Analysis & Synthesis report for Lab3
Mon Nov 11 12:58:48 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Parameter Settings for User Entity Instance: Top-level Entity: |processor_arm
  6. Parameter Settings for User Entity Instance: datapath:dp
  7. Parameter Settings for User Entity Instance: datapath:dp|fetch:FETCH
  8. Parameter Settings for User Entity Instance: datapath:dp|fetch:FETCH|mux2:_mux
  9. Parameter Settings for User Entity Instance: datapath:dp|fetch:FETCH|flopr:flop
 10. Parameter Settings for User Entity Instance: datapath:dp|fetch:FETCH|flopre:f
 11. Parameter Settings for User Entity Instance: datapath:dp|flopre:IF_ID
 12. Parameter Settings for User Entity Instance: datapath:dp|mux2:m_hdu
 13. Parameter Settings for User Entity Instance: datapath:dp|decode:DECODE
 14. Parameter Settings for User Entity Instance: datapath:dp|decode:DECODE|mux2:ra2mux
 15. Parameter Settings for User Entity Instance: datapath:dp|flopr:ID_EX
 16. Parameter Settings for User Entity Instance: datapath:dp|execute:EXECUTE
 17. Parameter Settings for User Entity Instance: datapath:dp|execute:EXECUTE|mux2:_mux
 18. Parameter Settings for User Entity Instance: datapath:dp|execute:EXECUTE|alu:_alu
 19. Parameter Settings for User Entity Instance: datapath:dp|flopr:EX_MEM
 20. Parameter Settings for User Entity Instance: datapath:dp|flopr:MEM_WB
 21. Parameter Settings for User Entity Instance: datapath:dp|writeback:WRITEBACK
 22. Parameter Settings for User Entity Instance: datapath:dp|writeback:WRITEBACK|mux2:MtoRmux
 23. Parameter Settings for User Entity Instance: flopre:IF_ID_TOP
 24. Port Connectivity Checks: "datapath:dp|execute:EXECUTE"
 25. Port Connectivity Checks: "datapath:dp|flopr:ID_EX"
 26. Port Connectivity Checks: "datapath:dp|decode:DECODE"
 27. Port Connectivity Checks: "datapath:dp|mux2:m_hdu"
 28. Port Connectivity Checks: "datapath:dp|fetch:FETCH|flopre:f"
 29. Port Connectivity Checks: "datapath:dp"
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Nov 11 12:58:48 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Lab3                                        ;
; Top-level Entity Name              ; processor_arm                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; processor_arm      ; Lab3               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |processor_arm ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 64    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; N              ; 64    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|fetch:FETCH ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; size           ; 64    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|fetch:FETCH|mux2:_mux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 64    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|fetch:FETCH|flopr:flop ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SIZE           ; 64    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|fetch:FETCH|flopre:f ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; SIZE           ; 64    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopre:IF_ID ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 96    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:m_hdu ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 12    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|decode:DECODE ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 64    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|decode:DECODE|mux2:ra2mux ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopr:ID_EX ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; SIZE           ; 282   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|execute:EXECUTE ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; N              ; 64    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|execute:EXECUTE|mux2:_mux ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 64    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|execute:EXECUTE|alu:_alu ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; SIZE           ; 64    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopr:EX_MEM ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 204   ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopr:MEM_WB ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SIZE           ; 135   ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|writeback:WRITEBACK ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; N              ; 64    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|writeback:WRITEBACK|mux2:MtoRmux ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; N              ; 64    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flopre:IF_ID_TOP ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE           ; 11    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|execute:EXECUTE"                                            ;
+--------------+---------+------------------+--------------------------------------------------------+
; Port         ; Type    ; Severity         ; Details                                                ;
+--------------+---------+------------------+--------------------------------------------------------+
; ForwardA     ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; ForwardB     ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; writeData3_W ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; DM_addr      ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+--------------+---------+------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|flopr:ID_EX"                                                                                                                                                              ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input  ; Warning  ; Input port expression (293 bits) is wider than the input port (282 bits) it drives.  The 11 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q    ; Output ; Warning  ; Output or bidir port (282 bits) is wider than the port expression (272 bits) it drives; bit(s) "q[281..272]" have no fanouts                                                          ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|decode:DECODE"                                               ;
+---------------+---------+------------------+--------------------------------------------------------+
; Port          ; Type    ; Severity         ; Details                                                ;
+---------------+---------+------------------+--------------------------------------------------------+
; F_instruction ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; S_instruction ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+---------------+---------+------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|mux2:m_hdu"                                                                                                                         ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                        ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; d0    ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "d0[11..11]" will be connected to GND. ;
; d0    ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; d1    ; Input  ; Warning  ; Input port expression (11 bits) is smaller than the input port (12 bits) it drives.  Extra input bit(s) "d1[11..11]" will be connected to GND. ;
; y     ; Output ; Warning  ; Output or bidir port (12 bits) is wider than the port expression (11 bits) it drives; bit(s) "y[11..11]" have no fanouts                       ;
; y[11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|fetch:FETCH|flopre:f"                                                                                                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk  ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (1 bits) it drives.  The 63 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; d    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (64 bits) it drives.  Extra input bit(s) "d[63..1]" will be connected to GND.                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp"                                                                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; IM_addr[63..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; IM_addr[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; enable         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 11 12:58:22 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file writeback.sv
    Info (12023): Found entity 1: writeback File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/writeback.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sl2.sv
    Info (12023): Found entity 1: sl2 File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/sl2.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sillyfunction_tb.sv
    Info (12023): Found entity 1: sillyfunction_tb File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/sillyfunction_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sillyfunction.sv
    Info (12023): Found entity 1: sillyfunction File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/sillyfunction.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signext_tb.sv
    Info (12023): Found entity 1: signext_tb File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/signext_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signext.sv
    Info (12023): Found entity 1: signext File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/signext.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile_tb.sv
    Info (12023): Found entity 1: regfile_tb File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/regfile_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor_tb.sv
    Info (12023): Found entity 1: processor_tb File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file processor_arm.sv
    Info (12023): Found entity 1: processor_arm File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux64.sv
    Info (12023): Found entity 1: mux64 File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux64.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux32.sv
    Info (12023): Found entity 1: mux32 File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux32.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux16.sv
    Info (12023): Found entity 1: mux16 File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux16.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux8.sv
    Info (12023): Found entity 1: mux8 File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4.sv
    Info (12023): Found entity 1: mux4 File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux2.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file memory.sv
    Info (12023): Found entity 1: memory File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/memory.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file maindec_tb.sv
    Info (12023): Found entity 1: maindec_tb File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/maindec_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file maindec.sv
    Info (12023): Found entity 1: maindec File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/maindec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem_tb.sv
    Info (12023): Found entity 1: imem_tb File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr_tb.sv
    Info (12023): Found entity 1: flopr_tb File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopr_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopenr.sv
    Info (12023): Found entity 1: flopenr File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch_tb.sv
    Info (12023): Found entity 1: fetch_tb File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch.sv
    Info (12023): Found entity 1: fetch File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute.sv
    Info (12023): Found entity 1: execute File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/execute.sv Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file dmem.vhd
    Info (12022): Found design unit 1: dmem-behave File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/dmem.vhd Line: 21
    Info (12023): Found entity 1: dmem File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/dmem.vhd Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file decode.sv
    Info (12023): Found entity 1: decode File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/controller.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file aludec.sv
    Info (12023): Found entity 1: aludec File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/aludec.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: alu_tb File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/alu_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopre.sv
    Info (12023): Found entity 1: flopre File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopre_tb.sv
    Info (12023): Found entity 1: flopre_tb File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre_tb.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at datapath.sv(58): created implicit net for "BranchNotZero" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 58
Info (12127): Elaborating entity "processor_arm" for the top level hierarchy
Info (12128): Elaborating entity "controller" for hierarchy "controller:c" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv Line: 25
Info (12128): Elaborating entity "maindec" for hierarchy "controller:c|maindec:decPpal" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/controller.sv Line: 19
Info (12128): Elaborating entity "aludec" for hierarchy "controller:c|aludec:decAlu" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/controller.sv Line: 24
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:dp" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv Line: 45
Info (12128): Elaborating entity "fetch" for hierarchy "datapath:dp|fetch:FETCH" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 37
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:dp|fetch:FETCH|mux2:_mux" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv Line: 9
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:dp|fetch:FETCH|flopr:flop" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv Line: 10
Info (12128): Elaborating entity "flopre" for hierarchy "datapath:dp|fetch:FETCH|flopre:f" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv Line: 11
Warning (10240): Verilog HDL Always Construct warning at flopre.sv(7): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[0]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[1]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[2]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[3]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[4]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[5]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[6]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[7]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[8]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[9]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[10]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[11]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[12]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[13]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[14]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[15]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[16]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[17]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[18]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[19]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[20]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[21]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[22]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[23]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[24]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[25]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[26]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[27]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[28]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[29]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[30]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[31]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[32]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[33]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[34]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[35]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[36]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[37]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[38]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[39]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[40]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[41]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[42]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[43]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[44]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[45]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[46]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[47]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[48]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[49]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[50]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[51]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[52]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[53]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[54]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[55]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[56]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[57]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[58]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[59]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[60]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[61]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[62]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[63]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (12128): Elaborating entity "flopre" for hierarchy "datapath:dp|flopre:IF_ID" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 44
Warning (10240): Verilog HDL Always Construct warning at flopre.sv(7): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[0]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[1]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[2]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[3]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[4]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[5]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[6]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[7]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[8]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[9]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[10]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[11]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[12]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[13]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[14]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[15]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[16]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[17]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[18]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[19]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[20]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[21]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[22]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[23]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[24]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[25]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[26]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[27]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[28]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[29]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[30]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[31]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[32]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[33]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[34]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[35]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[36]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[37]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[38]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[39]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[40]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[41]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[42]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[43]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[44]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[45]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[46]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[47]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[48]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[49]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[50]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[51]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[52]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[53]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[54]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[55]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[56]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[57]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[58]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[59]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[60]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[61]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[62]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[63]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[64]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[65]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[66]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[67]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[68]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[69]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[70]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[71]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[72]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[73]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[74]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[75]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[76]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[77]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[78]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[79]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[80]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[81]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[82]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[83]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[84]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[85]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[86]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[87]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[88]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[89]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[90]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[91]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[92]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[93]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[94]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[95]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Warning (12125): Using design file hd_unit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: hd_unit File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/hd_unit.sv Line: 1
Info (12128): Elaborating entity "hd_unit" for hierarchy "datapath:dp|hd_unit:hdu" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 53
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:dp|mux2:m_hdu" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 60
Info (12128): Elaborating entity "decode" for hierarchy "datapath:dp|decode:DECODE" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 73
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:dp|decode:DECODE|mux2:ra2mux" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv Line: 12
Info (12128): Elaborating entity "regfile" for hierarchy "datapath:dp|decode:DECODE|regfile:registers" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv Line: 15
Info (12128): Elaborating entity "signext" for hierarchy "datapath:dp|decode:DECODE|signext:ext" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv Line: 22
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:dp|flopr:ID_EX" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 79
Info (12128): Elaborating entity "execute" for hierarchy "datapath:dp|execute:EXECUTE" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 96
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:dp|execute:EXECUTE|mux2:_mux" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/execute.sv Line: 10
Info (12128): Elaborating entity "alu" for hierarchy "datapath:dp|execute:EXECUTE|alu:_alu" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/execute.sv Line: 11
Info (12128): Elaborating entity "memory" for hierarchy "datapath:dp|memory:MEMORY" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 102
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:dp|flopr:EX_MEM" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 107
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:dp|flopr:MEM_WB" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 120
Info (12128): Elaborating entity "writeback" for hierarchy "datapath:dp|writeback:WRITEBACK" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 126
Info (12128): Elaborating entity "imem" for hierarchy "imem:instrMem" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv Line: 49
Warning (10030): Net "rom.data_a" at imem.sv(24) has no driver or initial value, using a default initial value '0' File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv Line: 24
Warning (10030): Net "rom.waddr_a" at imem.sv(24) has no driver or initial value, using a default initial value '0' File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv Line: 24
Warning (10030): Net "rom.we_a" at imem.sv(24) has no driver or initial value, using a default initial value '0' File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv Line: 24
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:dataMem" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv Line: 58
Info (12128): Elaborating entity "flopre" for hierarchy "flopre:IF_ID_TOP" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv Line: 64
Warning (10240): Verilog HDL Always Construct warning at flopre.sv(7): inferring latch(es) for variable "q", which holds its previous value in one or more paths through the always construct File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[0]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[1]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[2]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[3]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[4]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[5]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[6]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[7]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[8]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[9]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Info (10041): Inferred latch for "q[10]" at flopre.sv(7) File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv Line: 7
Error (12002): Port "DM_addr" does not exist in macrofunction "EXECUTE" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 96
Error (12002): Port "ForwardA" does not exist in macrofunction "EXECUTE" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 96
Error (12002): Port "ForwardB" does not exist in macrofunction "EXECUTE" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 96
Error (12002): Port "writeData3_W" does not exist in macrofunction "EXECUTE" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 96
Error (12002): Port "F_instruction" does not exist in macrofunction "DECODE" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 73
Error (12002): Port "S_instruction" does not exist in macrofunction "DECODE" File: C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv Line: 73
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 10 warnings
    Error: Peak virtual memory: 4822 megabytes
    Error: Processing ended: Mon Nov 11 12:58:49 2019
    Error: Elapsed time: 00:00:27
    Error: Total CPU time (on all processors): 00:00:52


