#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec  2 17:06:44 2016
# Process ID: 7689
# Current directory: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR
# Command line: vivado test_pound_FIR.xpr
# Log file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/vivado.log
# Journal file: /home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/vivado.jou
#-----------------------------------------------------------
start_gui
open_project test_pound_FIR.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pyb/git/oimp/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 5920.207 ; gain = 167.758 ; free physical = 4260 ; free virtual = 13332
update_compile_order -fileset sources_1
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_125M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- ggm:cogen:redpitaya_adc_dac_clk:1.0 - redpitaya_adc_dac_clk_0
Adding cell -- ggm:cogen:mixer_sin:1.0 - mixer_sin_0
Adding cell -- ggm:cogen:ad9767:1.0 - ad9767_0
Adding cell -- ggm:cogen:fir16RealbitsOneInTwoMult_v1_0:1.0 - fir16RealbitsOneInTwoMult_v1_0_0
Adding cell -- gwbs:user:ltc2145:1.0 - ltc2145_0
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_0
Adding cell -- user.org:user:red_pitaya_pid:1.0 - red_pitaya_pid_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_1
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_1
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_0
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_2
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_1
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_0
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_1
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_2
Adding cell -- user.org:user:nco_counter:1.0 - nco_counter_0
Adding cell -- user.org:user:nco_counter:1.0 - nco_counter_1
Adding cell -- ggm:cogen:data16_multi_to_ram:1.0 - data16_multi_to_ram_0
Adding cell -- ggm:cogen:data16_multi_to_ram:1.0 - data16_multi_to_ram_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <test_pound_FIR> from BD file </home/pyb/git/pyb/fpga/redpitaya/test_pound_FIR/test_pound_FIR.srcs/sources_1/bd/test_pound_FIR/test_pound_FIR.bd>
delete_bd_objs [get_bd_intf_nets nco_counter_0_data_dds] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells nco_counter_0]
delete_bd_objs [get_bd_cells mixer_sin_0]
delete_bd_objs [get_bd_nets nco_counter_1_dds_cos_o] [get_bd_nets nco_counter_1_dds_en_o] [get_bd_nets nco_counter_1_dds_clk_o] [get_bd_nets nco_counter_1_dds_rst_o] [get_bd_cells shifterReal_1]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M08_AXI] [get_bd_nets ltc2145_0_adc_clk] [get_bd_cells nco_counter_1]
delete_bd_objs [get_bd_intf_nets add_const_1_data_out] [get_bd_intf_nets moyenneurReal_2_data_out] [get_bd_cells moyenneurReal_2]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M07_AXI] [get_bd_cells data16_multi_to_ram_1]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M03_AXI] [get_bd_intf_nets moyenneurReal_0_data_out] [get_bd_intf_nets moyenneurReal_1_data_out] [get_bd_cells data16_multi_to_ram_0]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_1_data1_out] [get_bd_intf_nets shifterReal_2_data_out] [get_bd_cells shifterReal_2]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_1_data2_out] [get_bd_cells moyenneurReal_0]
delete_bd_objs [get_bd_intf_nets shifterReal_0_data_out] [get_bd_intf_nets fir16RealbitsOneInTwoMult_v1_0_0_data_out] [get_bd_cells shifterReal_0]
delete_bd_objs [get_bd_intf_nets red_pitaya_pid_0_data_out] [get_bd_cells dupplReal_1_to_2_1]
delete_bd_objs [get_bd_intf_nets add_const_0_data_out] [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M04_AXI] [get_bd_intf_nets dupplReal_1_to_2_0_data1_out] [get_bd_cells red_pitaya_pid_0]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_0_data2_out] [get_bd_cells moyenneurReal_1]
delete_bd_objs [get_bd_cells dupplReal_1_to_2_0]
set_property location {4 1255 881} [get_bd_cells add_const_1]
set_property location {4 1289 769} [get_bd_cells add_const_0]
undo
INFO: [Common 17-17] undo 'set_property location {4 1289 769} [get_bd_cells add_const_0]'
undo
INFO: [Common 17-17] undo 'set_property location {4 1255 881} [get_bd_cells add_const_1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells dupplReal_1_to_2_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_0_data2_out] [get_bd_cells moyenneurReal_1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M04_AXI] [get_bd_intf_nets dupplReal_1_to_2_0_data1_out] [get_bd_cells red_pitaya_pid_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets add_const_0_data_out] [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_cells fir16RealbitsOneInTwoMult_v1_0_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets red_pitaya_pid_0_data_out] [get_bd_cells dupplReal_1_to_2_1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets shifterReal_0_data_out] [get_bd_intf_nets fir16RealbitsOneInTwoMult_v1_0_0_data_out] [get_bd_cells shifterReal_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_1_data2_out] [get_bd_cells moyenneurReal_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_1_data1_out] [get_bd_intf_nets shifterReal_2_data_out] [get_bd_cells shifterReal_2]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M03_AXI] [get_bd_intf_nets moyenneurReal_0_data_out] [get_bd_intf_nets moyenneurReal_1_data_out] [get_bd_cells data16_multi_to_ram_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M07_AXI] [get_bd_cells data16_multi_to_ram_1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets add_const_1_data_out] [get_bd_intf_nets moyenneurReal_2_data_out] [get_bd_cells moyenneurReal_2]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M08_AXI] [get_bd_nets ltc2145_0_adc_clk] [get_bd_cells nco_counter_1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets nco_counter_1_dds_cos_o] [get_bd_nets nco_counter_1_dds_en_o] [get_bd_nets nco_counter_1_dds_clk_o] [get_bd_nets nco_counter_1_dds_rst_o] [get_bd_cells shifterReal_1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_cells mixer_sin_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets nco_counter_0_data_dds] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells nco_counter_0]'
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  2 17:09:24 2016...
