Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 17 23:38:05 2025
| Host         : Tims-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
DPIR-1     Warning           Asynchronous driver check                                         184         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (1341)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1341)
---------------------------------
 There are 1341 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.977        0.000                      0                 2484        0.051        0.000                      0                 2484        3.000        0.000                       0                  1343  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk100mhz               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.977        0.000                      0                 2484        0.135        0.000                      0                 2484        9.500        0.000                       0                  1339  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.979        0.000                      0                 2484        0.135        0.000                      0                 2484        9.500        0.000                       0                  1339  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.977        0.000                      0                 2484        0.051        0.000                      0                 2484  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.977        0.000                      0                 2484        0.051        0.000                      0                 2484  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz
  To Clock:  clk100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.793ns  (logic 10.514ns (55.946%)  route 8.279ns (44.054%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.161 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.161    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.400 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[2]
                         net (fo=1, routed)           0.492    16.892    u_sd_spi_file_reader/read_sector_no04_out[30]
    SLICE_X8Y58          LUT5 (Prop_lut5_I2_O)        0.301    17.193 r  u_sd_spi_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.515    17.708    u_sd_spi_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.124    17.832 r  u_sd_spi_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    17.832    u_sd_spi_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    18.044 r  u_sd_spi_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    18.044    u_sd_spi_file_reader/read_sector_no[30]
    SLICE_X7Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.599    18.552    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.489    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X7Y58          FDCE (Setup_fdce_C_D)        0.064    19.021    u_sd_spi_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -18.044    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.762ns  (logic 10.488ns (55.899%)  route 8.274ns (44.101%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.161 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.161    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.380 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[0]
                         net (fo=1, routed)           0.476    16.856    u_sd_spi_file_reader/read_sector_no04_out[28]
    SLICE_X8Y58          LUT5 (Prop_lut5_I2_O)        0.295    17.151 r  u_sd_spi_file_reader/read_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.527    17.677    u_sd_spi_file_reader/read_sector_no[28]_i_5_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    17.801 r  u_sd_spi_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    17.801    u_sd_spi_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X7Y59          MUXF7 (Prop_muxf7_I0_O)      0.212    18.013 r  u_sd_spi_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    18.013    u_sd_spi_file_reader/read_sector_no[28]
    SLICE_X7Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.598    18.551    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.489    19.040    
                         clock uncertainty           -0.084    18.956    
    SLICE_X7Y59          FDCE (Setup_fdce_C_D)        0.064    19.020    u_sd_spi_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         19.020    
                         arrival time                         -18.013    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.669ns  (logic 10.596ns (56.756%)  route 8.073ns (43.244%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.161 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.161    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.476 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[3]
                         net (fo=1, routed)           0.334    16.810    u_sd_spi_file_reader/read_sector_no04_out[31]
    SLICE_X10Y58         LUT5 (Prop_lut5_I2_O)        0.307    17.117 r  u_sd_spi_file_reader/read_sector_no[31]_i_19/O
                         net (fo=1, routed)           0.467    17.584    u_sd_spi_file_reader/read_sector_no[31]_i_19_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.124    17.708 r  u_sd_spi_file_reader/read_sector_no[31]_i_7/O
                         net (fo=1, routed)           0.000    17.708    u_sd_spi_file_reader/read_sector_no[31]_i_7_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    17.920 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    17.920    u_sd_spi_file_reader/read_sector_no[31]
    SLICE_X9Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.520    18.473    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.489    18.962    
                         clock uncertainty           -0.084    18.878    
    SLICE_X9Y58          FDCE (Setup_fdce_C_D)        0.064    18.942    u_sd_spi_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.642ns  (logic 10.600ns (56.860%)  route 8.042ns (43.140%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.161 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.161    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.484 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[1]
                         net (fo=1, routed)           0.316    16.800    u_sd_spi_file_reader/read_sector_no04_out[29]
    SLICE_X12Y59         LUT5 (Prop_lut5_I2_O)        0.306    17.106 r  u_sd_spi_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.454    17.560    u_sd_spi_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X10Y59         LUT5 (Prop_lut5_I4_O)        0.124    17.684 r  u_sd_spi_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    17.684    u_sd_spi_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X10Y59         MUXF7 (Prop_muxf7_I0_O)      0.209    17.893 r  u_sd_spi_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    17.893    u_sd_spi_file_reader/read_sector_no[29]
    SLICE_X10Y59         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.522    18.475    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y59         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.489    18.964    
                         clock uncertainty           -0.084    18.880    
    SLICE_X10Y59         FDCE (Setup_fdce_C_D)        0.113    18.993    u_sd_spi_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                         -17.893    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.639ns  (logic 10.315ns (55.341%)  route 8.324ns (44.659%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.682 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.830    13.512    u_sd_spi_file_reader/read_sector_no07_out[18]
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.301    13.813 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.813    u_sd_spi_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.453 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/O[3]
                         net (fo=3, routed)           0.633    15.086    u_sd_spi_file_reader/read_sector_no13_in[20]
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.392 r  u_sd_spi_file_reader/read_sector_no[23]_i_23/O
                         net (fo=1, routed)           0.000    15.392    u_sd_spi_file_reader/read_sector_no[23]_i_23_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.905 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.905    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.228 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.300    16.528    u_sd_spi_file_reader/read_sector_no04_out[25]
    SLICE_X13Y57         LUT5 (Prop_lut5_I2_O)        0.306    16.834 r  u_sd_spi_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.719    17.554    u_sd_spi_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X5Y58          LUT5 (Prop_lut5_I4_O)        0.124    17.678 r  u_sd_spi_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    17.678    u_sd_spi_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X5Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    17.890 r  u_sd_spi_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    17.890    u_sd_spi_file_reader/read_sector_no[25]
    SLICE_X5Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.599    18.552    u_sd_spi_file_reader/clk_out1
    SLICE_X5Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.489    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X5Y58          FDCE (Setup_fdce_C_D)        0.064    19.021    u_sd_spi_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.616ns  (logic 10.018ns (53.814%)  route 8.598ns (46.186%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.682 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.830    13.512    u_sd_spi_file_reader/read_sector_no07_out[18]
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.301    13.813 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.813    u_sd_spi_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.453 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/O[3]
                         net (fo=3, routed)           0.633    15.086    u_sd_spi_file_reader/read_sector_no13_in[20]
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.392 r  u_sd_spi_file_reader/read_sector_no[23]_i_23/O
                         net (fo=1, routed)           0.000    15.392    u_sd_spi_file_reader/read_sector_no[23]_i_23_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.936 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.618    16.554    u_sd_spi_file_reader/read_sector_no04_out[22]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.301    16.855 r  u_sd_spi_file_reader/read_sector_no[22]_i_4/O
                         net (fo=1, routed)           0.676    17.531    u_sd_spi_file_reader/read_sector_no[22]_i_4_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.124    17.655 r  u_sd_spi_file_reader/read_sector_no[22]_i_2/O
                         net (fo=1, routed)           0.000    17.655    u_sd_spi_file_reader/read_sector_no[22]_i_2_n_0
    SLICE_X4Y57          MUXF7 (Prop_muxf7_I0_O)      0.212    17.867 r  u_sd_spi_file_reader/read_sector_no_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    17.867    u_sd_spi_file_reader/read_sector_no[22]
    SLICE_X4Y57          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.599    18.552    u_sd_spi_file_reader/clk_out1
    SLICE_X4Y57          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[22]/C
                         clock pessimism              0.489    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X4Y57          FDCE (Setup_fdce_C_D)        0.064    19.021    u_sd_spi_file_reader/read_sector_no_reg[22]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -17.867    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.540ns  (logic 10.391ns (56.046%)  route 8.149ns (43.954%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.271 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.344    16.615    u_sd_spi_file_reader/read_sector_no04_out[27]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.307    16.922 r  u_sd_spi_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.533    17.455    u_sd_spi_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.124    17.579 r  u_sd_spi_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    17.579    u_sd_spi_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I0_O)      0.212    17.791 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    17.791    u_sd_spi_file_reader/read_sector_no[27]
    SLICE_X7Y57          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.599    18.552    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y57          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.489    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X7Y57          FDCE (Setup_fdce_C_D)        0.064    19.021    u_sd_spi_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -17.791    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.503ns  (logic 10.317ns (55.758%)  route 8.186ns (44.242%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.206 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.470    16.676    u_sd_spi_file_reader/read_sector_no04_out[26]
    SLICE_X9Y57          LUT5 (Prop_lut5_I2_O)        0.301    16.977 r  u_sd_spi_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.444    17.421    u_sd_spi_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I4_O)        0.124    17.545 r  u_sd_spi_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    17.545    u_sd_spi_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I0_O)      0.209    17.754 r  u_sd_spi_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    17.754    u_sd_spi_file_reader/read_sector_no[26]
    SLICE_X8Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.519    18.472    u_sd_spi_file_reader/clk_out1
    SLICE_X8Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.489    18.961    
                         clock uncertainty           -0.084    18.877    
    SLICE_X8Y59          FDCE (Setup_fdce_C_D)        0.113    18.990    u_sd_spi_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                         -17.754    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.376ns  (logic 10.200ns (55.506%)  route 8.176ns (44.494%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.682 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.830    13.512    u_sd_spi_file_reader/read_sector_no07_out[18]
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.301    13.813 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.813    u_sd_spi_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.453 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/O[3]
                         net (fo=3, routed)           0.633    15.086    u_sd_spi_file_reader/read_sector_no13_in[20]
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.392 r  u_sd_spi_file_reader/read_sector_no[23]_i_23/O
                         net (fo=1, routed)           0.000    15.392    u_sd_spi_file_reader/read_sector_no[23]_i_23_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.905 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.905    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.124 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.465    16.589    u_sd_spi_file_reader/read_sector_no04_out[24]
    SLICE_X9Y57          LUT5 (Prop_lut5_I2_O)        0.295    16.884 r  u_sd_spi_file_reader/read_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.407    17.291    u_sd_spi_file_reader/read_sector_no[24]_i_5_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124    17.415 r  u_sd_spi_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    17.415    u_sd_spi_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.212    17.627 r  u_sd_spi_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    17.627    u_sd_spi_file_reader/read_sector_no[24]
    SLICE_X9Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.519    18.472    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.489    18.961    
                         clock uncertainty           -0.084    18.877    
    SLICE_X9Y59          FDCE (Setup_fdce_C_D)        0.064    18.941    u_sd_spi_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -17.627    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.454ns  (logic 10.085ns (54.649%)  route 8.369ns (45.351%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.682 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.830    13.512    u_sd_spi_file_reader/read_sector_no07_out[18]
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.301    13.813 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.813    u_sd_spi_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.453 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/O[3]
                         net (fo=3, routed)           0.633    15.086    u_sd_spi_file_reader/read_sector_no13_in[20]
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.392 r  u_sd_spi_file_reader/read_sector_no[23]_i_23/O
                         net (fo=1, routed)           0.000    15.392    u_sd_spi_file_reader/read_sector_no[23]_i_23_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.000 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.500    16.500    u_sd_spi_file_reader/read_sector_no04_out[23]
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.307    16.807 r  u_sd_spi_file_reader/read_sector_no[23]_i_4/O
                         net (fo=1, routed)           0.565    17.372    u_sd_spi_file_reader/read_sector_no[23]_i_4_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124    17.496 r  u_sd_spi_file_reader/read_sector_no[23]_i_2/O
                         net (fo=1, routed)           0.000    17.496    u_sd_spi_file_reader/read_sector_no[23]_i_2_n_0
    SLICE_X2Y55          MUXF7 (Prop_muxf7_I0_O)      0.209    17.705 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    17.705    u_sd_spi_file_reader/read_sector_no[23]
    SLICE_X2Y55          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.602    18.555    u_sd_spi_file_reader/clk_out1
    SLICE_X2Y55          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[23]/C
                         clock pessimism              0.489    19.044    
                         clock uncertainty           -0.084    18.960    
    SLICE_X2Y55          FDCE (Setup_fdce_C_D)        0.113    19.073    u_sd_spi_file_reader/read_sector_no_reg[23]
  -------------------------------------------------------------------
                         required time                         19.073    
                         arrival time                         -17.705    
  -------------------------------------------------------------------
                         slack                                  1.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/first_fat_sector_no_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.350ns (75.366%)  route 0.114ns (24.634%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.640    -0.544    u_sd_spi_file_reader/clk_out1
    SLICE_X11Y49         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_sd_spi_file_reader/sector_content_reg[14][2]/Q
                         net (fo=1, routed)           0.114    -0.289    u_sd_spi_file_reader/resv_sectors[2]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045    -0.244 r  u_sd_spi_file_reader/first_fat_sector_no[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.244    u_sd_spi_file_reader/first_fat_sector_no[3]_i_3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.133 r  u_sd_spi_file_reader/first_fat_sector_no_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.132    u_sd_spi_file_reader/first_fat_sector_no_reg[3]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.079 r  u_sd_spi_file_reader/first_fat_sector_no_reg[7]_i_1/O[0]
                         net (fo=3, routed)           0.000    -0.079    u_sd_spi_file_reader/read_sector_no16_in[4]
    SLICE_X8Y50          FDCE                                         r  u_sd_spi_file_reader/first_fat_sector_no_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.845    -0.850    u_sd_spi_file_reader/clk_out1
    SLICE_X8Y50          FDCE                                         r  u_sd_spi_file_reader/first_fat_sector_no_reg[4]/C
                         clock pessimism              0.505    -0.344    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.130    -0.214    u_sd_spi_file_reader/first_fat_sector_no_reg[4]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/file_1st_size_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/fsize_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.570    -0.614    u_sd_spi_file_reader/clk_out1
    SLICE_X15Y62         FDCE                                         r  u_sd_spi_file_reader/file_1st_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  u_sd_spi_file_reader/file_1st_size_reg[1]/Q
                         net (fo=2, routed)           0.102    -0.371    u_sd_spi_file_reader/u_sd_spi_sector_reader/fsize_reg[23][1]
    SLICE_X14Y62         LUT2 (Prop_lut2_I0_O)        0.048    -0.323 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/fsize[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    u_sd_spi_file_reader/u_sd_spi_sector_reader_n_39
    SLICE_X14Y62         FDCE                                         r  u_sd_spi_file_reader/fsize_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.840    -0.855    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_sd_spi_file_reader/fsize_reg[1]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X14Y62         FDCE (Hold_fdce_C_D)         0.131    -0.470    u_sd_spi_file_reader/fsize_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/buffer_reg_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.081%)  route 0.226ns (57.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.638    -0.546    u_uart_tx/clk_out1
    SLICE_X8Y42          FDCE                                         r  u_uart_tx/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.164    -0.382 r  u_uart_tx/wptr_reg[8]/Q
                         net (fo=8, routed)           0.226    -0.156    u_uart_tx/wptr_reg[8]
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.956    -0.738    u_uart_tx/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/CLKARDCLK
                         clock pessimism              0.252    -0.486    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.303    u_uart_tx/buffer_reg_3
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/first_fat_sector_no_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.363ns (76.037%)  route 0.114ns (23.963%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.640    -0.544    u_sd_spi_file_reader/clk_out1
    SLICE_X11Y49         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_sd_spi_file_reader/sector_content_reg[14][2]/Q
                         net (fo=1, routed)           0.114    -0.289    u_sd_spi_file_reader/resv_sectors[2]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045    -0.244 r  u_sd_spi_file_reader/first_fat_sector_no[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.244    u_sd_spi_file_reader/first_fat_sector_no[3]_i_3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.133 r  u_sd_spi_file_reader/first_fat_sector_no_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.132    u_sd_spi_file_reader/first_fat_sector_no_reg[3]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.066 r  u_sd_spi_file_reader/first_fat_sector_no_reg[7]_i_1/O[2]
                         net (fo=3, routed)           0.000    -0.066    u_sd_spi_file_reader/read_sector_no16_in[6]
    SLICE_X8Y50          FDCE                                         r  u_sd_spi_file_reader/first_fat_sector_no_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.845    -0.850    u_sd_spi_file_reader/clk_out1
    SLICE_X8Y50          FDCE                                         r  u_sd_spi_file_reader/first_fat_sector_no_reg[6]/C
                         clock pessimism              0.505    -0.344    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.130    -0.214    u_sd_spi_file_reader/first_fat_sector_no_reg[6]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.640    -0.544    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X13Y47         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.302    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd_reg[39][1]
    SLICE_X14Y47         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session_n_43
    SLICE_X14Y47         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.915    -0.780    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X14Y47         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[9]/C
                         clock pessimism              0.252    -0.528    
    SLICE_X14Y47         FDCE (Hold_fdce_C_D)         0.121    -0.407    u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[9]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_uart_tx/txbits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/txbits_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.635    -0.549    u_uart_tx/clk_out1
    SLICE_X13Y35         FDCE                                         r  u_uart_tx/txbits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  u_uart_tx/txbits_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.305    u_uart_tx/txbits[1]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.260 r  u_uart_tx/txbits[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    u_uart_tx/txbits[0]_i_1_n_0
    SLICE_X14Y35         FDCE                                         r  u_uart_tx/txbits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.909    -0.786    u_uart_tx/clk_out1
    SLICE_X14Y35         FDCE                                         r  u_uart_tx/txbits_reg[0]/C
                         clock pessimism              0.252    -0.534    
    SLICE_X14Y35         FDCE (Hold_fdce_C_D)         0.120    -0.414    u_uart_tx/txbits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/buffer_reg_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.449%)  route 0.232ns (58.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.638    -0.546    u_uart_tx/clk_out1
    SLICE_X8Y41          FDCE                                         r  u_uart_tx/wptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.382 r  u_uart_tx/wptr_reg[7]/Q
                         net (fo=8, routed)           0.232    -0.150    u_uart_tx/wptr_reg[7]
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.956    -0.738    u_uart_tx/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/CLKARDCLK
                         clock pessimism              0.252    -0.486    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.303    u_uart_tx/buffer_reg_3
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/file_name_reg[6][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/fname_reg[6][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.557    -0.627    u_sd_spi_file_reader/clk_out1
    SLICE_X38Y70         FDCE                                         r  u_sd_spi_file_reader/file_name_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  u_sd_spi_file_reader/file_name_reg[6][3]/Q
                         net (fo=1, routed)           0.050    -0.413    u_sd_spi_file_reader/u_sd_spi_sector_reader/fname_reg[6][7][3]
    SLICE_X39Y70         LUT6 (Prop_lut6_I1_O)        0.045    -0.368 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/fname[6][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.368    u_sd_spi_file_reader/u_sd_spi_sector_reader_n_150
    SLICE_X39Y70         FDCE                                         r  u_sd_spi_file_reader/fname_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.827    -0.868    u_sd_spi_file_reader/clk_out1
    SLICE_X39Y70         FDCE                                         r  u_sd_spi_file_reader/fname_reg[6][3]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X39Y70         FDCE (Hold_fdce_C_D)         0.092    -0.522    u_sd_spi_file_reader/fname_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_uart_tx/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/txbits_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.635    -0.549    u_uart_tx/clk_out1
    SLICE_X12Y35         FDCE                                         r  u_uart_tx/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.385 r  u_uart_tx/data_reg[7]/Q
                         net (fo=1, routed)           0.052    -0.332    u_uart_tx/data[7]
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.045    -0.287 r  u_uart_tx/txbits[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    u_uart_tx/txbits[8]_i_1_n_0
    SLICE_X13Y35         FDCE                                         r  u_uart_tx/txbits_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.909    -0.786    u_uart_tx/clk_out1
    SLICE_X13Y35         FDCE                                         r  u_uart_tx/txbits_reg[8]/C
                         clock pessimism              0.250    -0.536    
    SLICE_X13Y35         FDCE (Hold_fdce_C_D)         0.092    -0.444    u_uart_tx/txbits_reg[8]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/buffer_reg_3/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.909%)  route 0.237ns (59.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.638    -0.546    u_uart_tx/clk_out1
    SLICE_X8Y40          FDCE                                         r  u_uart_tx/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.164    -0.382 r  u_uart_tx/wptr_reg[0]/Q
                         net (fo=8, routed)           0.237    -0.145    u_uart_tx/wptr_reg[0]
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.956    -0.738    u_uart_tx/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/CLKARDCLK
                         clock pessimism              0.252    -0.486    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.303    u_uart_tx/buffer_reg_3
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y7      u_uart_tx/buffer_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9      u_uart_tx/buffer_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y10     u_uart_tx/buffer_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y8      u_uart_tx/buffer_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y12     u_uart_tx/buffer_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7      u_uart_tx/buffer_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      u_uart_tx/buffer_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10     u_uart_tx/buffer_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      u_uart_tx/buffer_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y12     u_uart_tx/buffer_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y49     u_sd_spi_file_reader/cluster_sector_offset_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y49     u_sd_spi_file_reader/cluster_sector_offset_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y49     u_sd_spi_file_reader/cluster_sector_offset_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y49     u_sd_spi_file_reader/cluster_sector_offset_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y49     u_sd_spi_file_reader/cluster_sector_offset_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y49     u_sd_spi_file_reader/cluster_sector_offset_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y49     u_sd_spi_file_reader/cluster_sector_offset_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y49     u_sd_spi_file_reader/cluster_sector_offset_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.793ns  (logic 10.514ns (55.946%)  route 8.279ns (44.054%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.161 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.161    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.400 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[2]
                         net (fo=1, routed)           0.492    16.892    u_sd_spi_file_reader/read_sector_no04_out[30]
    SLICE_X8Y58          LUT5 (Prop_lut5_I2_O)        0.301    17.193 r  u_sd_spi_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.515    17.708    u_sd_spi_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.124    17.832 r  u_sd_spi_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    17.832    u_sd_spi_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    18.044 r  u_sd_spi_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    18.044    u_sd_spi_file_reader/read_sector_no[30]
    SLICE_X7Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.599    18.552    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.489    19.041    
                         clock uncertainty           -0.082    18.959    
    SLICE_X7Y58          FDCE (Setup_fdce_C_D)        0.064    19.023    u_sd_spi_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         19.023    
                         arrival time                         -18.044    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.762ns  (logic 10.488ns (55.899%)  route 8.274ns (44.101%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.161 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.161    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.380 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[0]
                         net (fo=1, routed)           0.476    16.856    u_sd_spi_file_reader/read_sector_no04_out[28]
    SLICE_X8Y58          LUT5 (Prop_lut5_I2_O)        0.295    17.151 r  u_sd_spi_file_reader/read_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.527    17.677    u_sd_spi_file_reader/read_sector_no[28]_i_5_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    17.801 r  u_sd_spi_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    17.801    u_sd_spi_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X7Y59          MUXF7 (Prop_muxf7_I0_O)      0.212    18.013 r  u_sd_spi_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    18.013    u_sd_spi_file_reader/read_sector_no[28]
    SLICE_X7Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.598    18.551    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.489    19.040    
                         clock uncertainty           -0.082    18.958    
    SLICE_X7Y59          FDCE (Setup_fdce_C_D)        0.064    19.022    u_sd_spi_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                         -18.013    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.669ns  (logic 10.596ns (56.756%)  route 8.073ns (43.244%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.161 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.161    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.476 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[3]
                         net (fo=1, routed)           0.334    16.810    u_sd_spi_file_reader/read_sector_no04_out[31]
    SLICE_X10Y58         LUT5 (Prop_lut5_I2_O)        0.307    17.117 r  u_sd_spi_file_reader/read_sector_no[31]_i_19/O
                         net (fo=1, routed)           0.467    17.584    u_sd_spi_file_reader/read_sector_no[31]_i_19_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.124    17.708 r  u_sd_spi_file_reader/read_sector_no[31]_i_7/O
                         net (fo=1, routed)           0.000    17.708    u_sd_spi_file_reader/read_sector_no[31]_i_7_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    17.920 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    17.920    u_sd_spi_file_reader/read_sector_no[31]
    SLICE_X9Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.520    18.473    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.489    18.962    
                         clock uncertainty           -0.082    18.880    
    SLICE_X9Y58          FDCE (Setup_fdce_C_D)        0.064    18.944    u_sd_spi_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.642ns  (logic 10.600ns (56.860%)  route 8.042ns (43.140%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.161 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.161    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.484 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[1]
                         net (fo=1, routed)           0.316    16.800    u_sd_spi_file_reader/read_sector_no04_out[29]
    SLICE_X12Y59         LUT5 (Prop_lut5_I2_O)        0.306    17.106 r  u_sd_spi_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.454    17.560    u_sd_spi_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X10Y59         LUT5 (Prop_lut5_I4_O)        0.124    17.684 r  u_sd_spi_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    17.684    u_sd_spi_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X10Y59         MUXF7 (Prop_muxf7_I0_O)      0.209    17.893 r  u_sd_spi_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    17.893    u_sd_spi_file_reader/read_sector_no[29]
    SLICE_X10Y59         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.522    18.475    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y59         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.489    18.964    
                         clock uncertainty           -0.082    18.882    
    SLICE_X10Y59         FDCE (Setup_fdce_C_D)        0.113    18.995    u_sd_spi_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         18.995    
                         arrival time                         -17.893    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.639ns  (logic 10.315ns (55.341%)  route 8.324ns (44.659%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.682 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.830    13.512    u_sd_spi_file_reader/read_sector_no07_out[18]
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.301    13.813 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.813    u_sd_spi_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.453 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/O[3]
                         net (fo=3, routed)           0.633    15.086    u_sd_spi_file_reader/read_sector_no13_in[20]
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.392 r  u_sd_spi_file_reader/read_sector_no[23]_i_23/O
                         net (fo=1, routed)           0.000    15.392    u_sd_spi_file_reader/read_sector_no[23]_i_23_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.905 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.905    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.228 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.300    16.528    u_sd_spi_file_reader/read_sector_no04_out[25]
    SLICE_X13Y57         LUT5 (Prop_lut5_I2_O)        0.306    16.834 r  u_sd_spi_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.719    17.554    u_sd_spi_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X5Y58          LUT5 (Prop_lut5_I4_O)        0.124    17.678 r  u_sd_spi_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    17.678    u_sd_spi_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X5Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    17.890 r  u_sd_spi_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    17.890    u_sd_spi_file_reader/read_sector_no[25]
    SLICE_X5Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.599    18.552    u_sd_spi_file_reader/clk_out1
    SLICE_X5Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.489    19.041    
                         clock uncertainty           -0.082    18.959    
    SLICE_X5Y58          FDCE (Setup_fdce_C_D)        0.064    19.023    u_sd_spi_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         19.023    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.616ns  (logic 10.018ns (53.814%)  route 8.598ns (46.186%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.682 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.830    13.512    u_sd_spi_file_reader/read_sector_no07_out[18]
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.301    13.813 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.813    u_sd_spi_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.453 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/O[3]
                         net (fo=3, routed)           0.633    15.086    u_sd_spi_file_reader/read_sector_no13_in[20]
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.392 r  u_sd_spi_file_reader/read_sector_no[23]_i_23/O
                         net (fo=1, routed)           0.000    15.392    u_sd_spi_file_reader/read_sector_no[23]_i_23_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.936 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.618    16.554    u_sd_spi_file_reader/read_sector_no04_out[22]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.301    16.855 r  u_sd_spi_file_reader/read_sector_no[22]_i_4/O
                         net (fo=1, routed)           0.676    17.531    u_sd_spi_file_reader/read_sector_no[22]_i_4_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.124    17.655 r  u_sd_spi_file_reader/read_sector_no[22]_i_2/O
                         net (fo=1, routed)           0.000    17.655    u_sd_spi_file_reader/read_sector_no[22]_i_2_n_0
    SLICE_X4Y57          MUXF7 (Prop_muxf7_I0_O)      0.212    17.867 r  u_sd_spi_file_reader/read_sector_no_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    17.867    u_sd_spi_file_reader/read_sector_no[22]
    SLICE_X4Y57          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.599    18.552    u_sd_spi_file_reader/clk_out1
    SLICE_X4Y57          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[22]/C
                         clock pessimism              0.489    19.041    
                         clock uncertainty           -0.082    18.959    
    SLICE_X4Y57          FDCE (Setup_fdce_C_D)        0.064    19.023    u_sd_spi_file_reader/read_sector_no_reg[22]
  -------------------------------------------------------------------
                         required time                         19.023    
                         arrival time                         -17.867    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.540ns  (logic 10.391ns (56.046%)  route 8.149ns (43.954%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.271 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.344    16.615    u_sd_spi_file_reader/read_sector_no04_out[27]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.307    16.922 r  u_sd_spi_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.533    17.455    u_sd_spi_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.124    17.579 r  u_sd_spi_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    17.579    u_sd_spi_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I0_O)      0.212    17.791 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    17.791    u_sd_spi_file_reader/read_sector_no[27]
    SLICE_X7Y57          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.599    18.552    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y57          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.489    19.041    
                         clock uncertainty           -0.082    18.959    
    SLICE_X7Y57          FDCE (Setup_fdce_C_D)        0.064    19.023    u_sd_spi_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         19.023    
                         arrival time                         -17.791    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.503ns  (logic 10.317ns (55.758%)  route 8.186ns (44.242%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.206 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.470    16.676    u_sd_spi_file_reader/read_sector_no04_out[26]
    SLICE_X9Y57          LUT5 (Prop_lut5_I2_O)        0.301    16.977 r  u_sd_spi_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.444    17.421    u_sd_spi_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I4_O)        0.124    17.545 r  u_sd_spi_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    17.545    u_sd_spi_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I0_O)      0.209    17.754 r  u_sd_spi_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    17.754    u_sd_spi_file_reader/read_sector_no[26]
    SLICE_X8Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.519    18.472    u_sd_spi_file_reader/clk_out1
    SLICE_X8Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.489    18.961    
                         clock uncertainty           -0.082    18.879    
    SLICE_X8Y59          FDCE (Setup_fdce_C_D)        0.113    18.992    u_sd_spi_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         18.992    
                         arrival time                         -17.754    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.316ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.376ns  (logic 10.200ns (55.506%)  route 8.176ns (44.494%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.682 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.830    13.512    u_sd_spi_file_reader/read_sector_no07_out[18]
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.301    13.813 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.813    u_sd_spi_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.453 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/O[3]
                         net (fo=3, routed)           0.633    15.086    u_sd_spi_file_reader/read_sector_no13_in[20]
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.392 r  u_sd_spi_file_reader/read_sector_no[23]_i_23/O
                         net (fo=1, routed)           0.000    15.392    u_sd_spi_file_reader/read_sector_no[23]_i_23_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.905 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.905    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.124 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.465    16.589    u_sd_spi_file_reader/read_sector_no04_out[24]
    SLICE_X9Y57          LUT5 (Prop_lut5_I2_O)        0.295    16.884 r  u_sd_spi_file_reader/read_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.407    17.291    u_sd_spi_file_reader/read_sector_no[24]_i_5_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124    17.415 r  u_sd_spi_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    17.415    u_sd_spi_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.212    17.627 r  u_sd_spi_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    17.627    u_sd_spi_file_reader/read_sector_no[24]
    SLICE_X9Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.519    18.472    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.489    18.961    
                         clock uncertainty           -0.082    18.879    
    SLICE_X9Y59          FDCE (Setup_fdce_C_D)        0.064    18.943    u_sd_spi_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         18.943    
                         arrival time                         -17.627    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.454ns  (logic 10.085ns (54.649%)  route 8.369ns (45.351%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.682 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.830    13.512    u_sd_spi_file_reader/read_sector_no07_out[18]
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.301    13.813 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.813    u_sd_spi_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.453 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/O[3]
                         net (fo=3, routed)           0.633    15.086    u_sd_spi_file_reader/read_sector_no13_in[20]
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.392 r  u_sd_spi_file_reader/read_sector_no[23]_i_23/O
                         net (fo=1, routed)           0.000    15.392    u_sd_spi_file_reader/read_sector_no[23]_i_23_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.000 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.500    16.500    u_sd_spi_file_reader/read_sector_no04_out[23]
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.307    16.807 r  u_sd_spi_file_reader/read_sector_no[23]_i_4/O
                         net (fo=1, routed)           0.565    17.372    u_sd_spi_file_reader/read_sector_no[23]_i_4_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124    17.496 r  u_sd_spi_file_reader/read_sector_no[23]_i_2/O
                         net (fo=1, routed)           0.000    17.496    u_sd_spi_file_reader/read_sector_no[23]_i_2_n_0
    SLICE_X2Y55          MUXF7 (Prop_muxf7_I0_O)      0.209    17.705 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    17.705    u_sd_spi_file_reader/read_sector_no[23]
    SLICE_X2Y55          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.602    18.555    u_sd_spi_file_reader/clk_out1
    SLICE_X2Y55          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[23]/C
                         clock pessimism              0.489    19.044    
                         clock uncertainty           -0.082    18.962    
    SLICE_X2Y55          FDCE (Setup_fdce_C_D)        0.113    19.075    u_sd_spi_file_reader/read_sector_no_reg[23]
  -------------------------------------------------------------------
                         required time                         19.075    
                         arrival time                         -17.705    
  -------------------------------------------------------------------
                         slack                                  1.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/first_fat_sector_no_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.350ns (75.366%)  route 0.114ns (24.634%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.640    -0.544    u_sd_spi_file_reader/clk_out1
    SLICE_X11Y49         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_sd_spi_file_reader/sector_content_reg[14][2]/Q
                         net (fo=1, routed)           0.114    -0.289    u_sd_spi_file_reader/resv_sectors[2]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045    -0.244 r  u_sd_spi_file_reader/first_fat_sector_no[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.244    u_sd_spi_file_reader/first_fat_sector_no[3]_i_3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.133 r  u_sd_spi_file_reader/first_fat_sector_no_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.132    u_sd_spi_file_reader/first_fat_sector_no_reg[3]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.079 r  u_sd_spi_file_reader/first_fat_sector_no_reg[7]_i_1/O[0]
                         net (fo=3, routed)           0.000    -0.079    u_sd_spi_file_reader/read_sector_no16_in[4]
    SLICE_X8Y50          FDCE                                         r  u_sd_spi_file_reader/first_fat_sector_no_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.845    -0.850    u_sd_spi_file_reader/clk_out1
    SLICE_X8Y50          FDCE                                         r  u_sd_spi_file_reader/first_fat_sector_no_reg[4]/C
                         clock pessimism              0.505    -0.344    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.130    -0.214    u_sd_spi_file_reader/first_fat_sector_no_reg[4]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/file_1st_size_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/fsize_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.570    -0.614    u_sd_spi_file_reader/clk_out1
    SLICE_X15Y62         FDCE                                         r  u_sd_spi_file_reader/file_1st_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  u_sd_spi_file_reader/file_1st_size_reg[1]/Q
                         net (fo=2, routed)           0.102    -0.371    u_sd_spi_file_reader/u_sd_spi_sector_reader/fsize_reg[23][1]
    SLICE_X14Y62         LUT2 (Prop_lut2_I0_O)        0.048    -0.323 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/fsize[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    u_sd_spi_file_reader/u_sd_spi_sector_reader_n_39
    SLICE_X14Y62         FDCE                                         r  u_sd_spi_file_reader/fsize_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.840    -0.855    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_sd_spi_file_reader/fsize_reg[1]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X14Y62         FDCE (Hold_fdce_C_D)         0.131    -0.470    u_sd_spi_file_reader/fsize_reg[1]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/buffer_reg_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.081%)  route 0.226ns (57.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.638    -0.546    u_uart_tx/clk_out1
    SLICE_X8Y42          FDCE                                         r  u_uart_tx/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.164    -0.382 r  u_uart_tx/wptr_reg[8]/Q
                         net (fo=8, routed)           0.226    -0.156    u_uart_tx/wptr_reg[8]
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.956    -0.738    u_uart_tx/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/CLKARDCLK
                         clock pessimism              0.252    -0.486    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.303    u_uart_tx/buffer_reg_3
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/first_fat_sector_no_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.363ns (76.037%)  route 0.114ns (23.963%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.640    -0.544    u_sd_spi_file_reader/clk_out1
    SLICE_X11Y49         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_sd_spi_file_reader/sector_content_reg[14][2]/Q
                         net (fo=1, routed)           0.114    -0.289    u_sd_spi_file_reader/resv_sectors[2]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045    -0.244 r  u_sd_spi_file_reader/first_fat_sector_no[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.244    u_sd_spi_file_reader/first_fat_sector_no[3]_i_3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.133 r  u_sd_spi_file_reader/first_fat_sector_no_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.132    u_sd_spi_file_reader/first_fat_sector_no_reg[3]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.066 r  u_sd_spi_file_reader/first_fat_sector_no_reg[7]_i_1/O[2]
                         net (fo=3, routed)           0.000    -0.066    u_sd_spi_file_reader/read_sector_no16_in[6]
    SLICE_X8Y50          FDCE                                         r  u_sd_spi_file_reader/first_fat_sector_no_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.845    -0.850    u_sd_spi_file_reader/clk_out1
    SLICE_X8Y50          FDCE                                         r  u_sd_spi_file_reader/first_fat_sector_no_reg[6]/C
                         clock pessimism              0.505    -0.344    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.130    -0.214    u_sd_spi_file_reader/first_fat_sector_no_reg[6]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.640    -0.544    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X13Y47         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.302    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd_reg[39][1]
    SLICE_X14Y47         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session_n_43
    SLICE_X14Y47         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.915    -0.780    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X14Y47         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[9]/C
                         clock pessimism              0.252    -0.528    
    SLICE_X14Y47         FDCE (Hold_fdce_C_D)         0.121    -0.407    u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[9]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_uart_tx/txbits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/txbits_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.635    -0.549    u_uart_tx/clk_out1
    SLICE_X13Y35         FDCE                                         r  u_uart_tx/txbits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  u_uart_tx/txbits_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.305    u_uart_tx/txbits[1]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.260 r  u_uart_tx/txbits[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    u_uart_tx/txbits[0]_i_1_n_0
    SLICE_X14Y35         FDCE                                         r  u_uart_tx/txbits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.909    -0.786    u_uart_tx/clk_out1
    SLICE_X14Y35         FDCE                                         r  u_uart_tx/txbits_reg[0]/C
                         clock pessimism              0.252    -0.534    
    SLICE_X14Y35         FDCE (Hold_fdce_C_D)         0.120    -0.414    u_uart_tx/txbits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/buffer_reg_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.449%)  route 0.232ns (58.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.638    -0.546    u_uart_tx/clk_out1
    SLICE_X8Y41          FDCE                                         r  u_uart_tx/wptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.382 r  u_uart_tx/wptr_reg[7]/Q
                         net (fo=8, routed)           0.232    -0.150    u_uart_tx/wptr_reg[7]
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.956    -0.738    u_uart_tx/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/CLKARDCLK
                         clock pessimism              0.252    -0.486    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.303    u_uart_tx/buffer_reg_3
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/file_name_reg[6][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/fname_reg[6][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.557    -0.627    u_sd_spi_file_reader/clk_out1
    SLICE_X38Y70         FDCE                                         r  u_sd_spi_file_reader/file_name_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  u_sd_spi_file_reader/file_name_reg[6][3]/Q
                         net (fo=1, routed)           0.050    -0.413    u_sd_spi_file_reader/u_sd_spi_sector_reader/fname_reg[6][7][3]
    SLICE_X39Y70         LUT6 (Prop_lut6_I1_O)        0.045    -0.368 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/fname[6][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.368    u_sd_spi_file_reader/u_sd_spi_sector_reader_n_150
    SLICE_X39Y70         FDCE                                         r  u_sd_spi_file_reader/fname_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.827    -0.868    u_sd_spi_file_reader/clk_out1
    SLICE_X39Y70         FDCE                                         r  u_sd_spi_file_reader/fname_reg[6][3]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X39Y70         FDCE (Hold_fdce_C_D)         0.092    -0.522    u_sd_spi_file_reader/fname_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_uart_tx/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/txbits_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.635    -0.549    u_uart_tx/clk_out1
    SLICE_X12Y35         FDCE                                         r  u_uart_tx/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.385 r  u_uart_tx/data_reg[7]/Q
                         net (fo=1, routed)           0.052    -0.332    u_uart_tx/data[7]
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.045    -0.287 r  u_uart_tx/txbits[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    u_uart_tx/txbits[8]_i_1_n_0
    SLICE_X13Y35         FDCE                                         r  u_uart_tx/txbits_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.909    -0.786    u_uart_tx/clk_out1
    SLICE_X13Y35         FDCE                                         r  u_uart_tx/txbits_reg[8]/C
                         clock pessimism              0.250    -0.536    
    SLICE_X13Y35         FDCE (Hold_fdce_C_D)         0.092    -0.444    u_uart_tx/txbits_reg[8]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/buffer_reg_3/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.909%)  route 0.237ns (59.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.638    -0.546    u_uart_tx/clk_out1
    SLICE_X8Y40          FDCE                                         r  u_uart_tx/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.164    -0.382 r  u_uart_tx/wptr_reg[0]/Q
                         net (fo=8, routed)           0.237    -0.145    u_uart_tx/wptr_reg[0]
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.956    -0.738    u_uart_tx/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/CLKARDCLK
                         clock pessimism              0.252    -0.486    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.303    u_uart_tx/buffer_reg_3
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y7      u_uart_tx/buffer_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9      u_uart_tx/buffer_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y10     u_uart_tx/buffer_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y8      u_uart_tx/buffer_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y12     u_uart_tx/buffer_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7      u_uart_tx/buffer_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y9      u_uart_tx/buffer_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y10     u_uart_tx/buffer_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      u_uart_tx/buffer_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y12     u_uart_tx/buffer_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y49     u_sd_spi_file_reader/cluster_sector_offset_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y49     u_sd_spi_file_reader/cluster_sector_offset_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y49     u_sd_spi_file_reader/cluster_sector_offset_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y49     u_sd_spi_file_reader/cluster_sector_offset_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y49     u_sd_spi_file_reader/cluster_sector_offset_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y49     u_sd_spi_file_reader/cluster_sector_offset_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y49     u_sd_spi_file_reader/cluster_sector_offset_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y49     u_sd_spi_file_reader/cluster_sector_offset_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X12Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X18Y48     u_sd_spi_file_reader/cluster_sector_offset_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.793ns  (logic 10.514ns (55.946%)  route 8.279ns (44.054%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.161 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.161    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.400 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[2]
                         net (fo=1, routed)           0.492    16.892    u_sd_spi_file_reader/read_sector_no04_out[30]
    SLICE_X8Y58          LUT5 (Prop_lut5_I2_O)        0.301    17.193 r  u_sd_spi_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.515    17.708    u_sd_spi_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.124    17.832 r  u_sd_spi_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    17.832    u_sd_spi_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    18.044 r  u_sd_spi_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    18.044    u_sd_spi_file_reader/read_sector_no[30]
    SLICE_X7Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.599    18.552    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.489    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X7Y58          FDCE (Setup_fdce_C_D)        0.064    19.021    u_sd_spi_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -18.044    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.762ns  (logic 10.488ns (55.899%)  route 8.274ns (44.101%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.161 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.161    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.380 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[0]
                         net (fo=1, routed)           0.476    16.856    u_sd_spi_file_reader/read_sector_no04_out[28]
    SLICE_X8Y58          LUT5 (Prop_lut5_I2_O)        0.295    17.151 r  u_sd_spi_file_reader/read_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.527    17.677    u_sd_spi_file_reader/read_sector_no[28]_i_5_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    17.801 r  u_sd_spi_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    17.801    u_sd_spi_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X7Y59          MUXF7 (Prop_muxf7_I0_O)      0.212    18.013 r  u_sd_spi_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    18.013    u_sd_spi_file_reader/read_sector_no[28]
    SLICE_X7Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.598    18.551    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.489    19.040    
                         clock uncertainty           -0.084    18.956    
    SLICE_X7Y59          FDCE (Setup_fdce_C_D)        0.064    19.020    u_sd_spi_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         19.020    
                         arrival time                         -18.013    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.669ns  (logic 10.596ns (56.756%)  route 8.073ns (43.244%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.161 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.161    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.476 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[3]
                         net (fo=1, routed)           0.334    16.810    u_sd_spi_file_reader/read_sector_no04_out[31]
    SLICE_X10Y58         LUT5 (Prop_lut5_I2_O)        0.307    17.117 r  u_sd_spi_file_reader/read_sector_no[31]_i_19/O
                         net (fo=1, routed)           0.467    17.584    u_sd_spi_file_reader/read_sector_no[31]_i_19_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.124    17.708 r  u_sd_spi_file_reader/read_sector_no[31]_i_7/O
                         net (fo=1, routed)           0.000    17.708    u_sd_spi_file_reader/read_sector_no[31]_i_7_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    17.920 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    17.920    u_sd_spi_file_reader/read_sector_no[31]
    SLICE_X9Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.520    18.473    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.489    18.962    
                         clock uncertainty           -0.084    18.878    
    SLICE_X9Y58          FDCE (Setup_fdce_C_D)        0.064    18.942    u_sd_spi_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.642ns  (logic 10.600ns (56.860%)  route 8.042ns (43.140%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.161 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.161    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.484 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[1]
                         net (fo=1, routed)           0.316    16.800    u_sd_spi_file_reader/read_sector_no04_out[29]
    SLICE_X12Y59         LUT5 (Prop_lut5_I2_O)        0.306    17.106 r  u_sd_spi_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.454    17.560    u_sd_spi_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X10Y59         LUT5 (Prop_lut5_I4_O)        0.124    17.684 r  u_sd_spi_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    17.684    u_sd_spi_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X10Y59         MUXF7 (Prop_muxf7_I0_O)      0.209    17.893 r  u_sd_spi_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    17.893    u_sd_spi_file_reader/read_sector_no[29]
    SLICE_X10Y59         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.522    18.475    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y59         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.489    18.964    
                         clock uncertainty           -0.084    18.880    
    SLICE_X10Y59         FDCE (Setup_fdce_C_D)        0.113    18.993    u_sd_spi_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                         -17.893    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.639ns  (logic 10.315ns (55.341%)  route 8.324ns (44.659%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.682 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.830    13.512    u_sd_spi_file_reader/read_sector_no07_out[18]
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.301    13.813 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.813    u_sd_spi_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.453 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/O[3]
                         net (fo=3, routed)           0.633    15.086    u_sd_spi_file_reader/read_sector_no13_in[20]
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.392 r  u_sd_spi_file_reader/read_sector_no[23]_i_23/O
                         net (fo=1, routed)           0.000    15.392    u_sd_spi_file_reader/read_sector_no[23]_i_23_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.905 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.905    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.228 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.300    16.528    u_sd_spi_file_reader/read_sector_no04_out[25]
    SLICE_X13Y57         LUT5 (Prop_lut5_I2_O)        0.306    16.834 r  u_sd_spi_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.719    17.554    u_sd_spi_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X5Y58          LUT5 (Prop_lut5_I4_O)        0.124    17.678 r  u_sd_spi_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    17.678    u_sd_spi_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X5Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    17.890 r  u_sd_spi_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    17.890    u_sd_spi_file_reader/read_sector_no[25]
    SLICE_X5Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.599    18.552    u_sd_spi_file_reader/clk_out1
    SLICE_X5Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.489    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X5Y58          FDCE (Setup_fdce_C_D)        0.064    19.021    u_sd_spi_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.616ns  (logic 10.018ns (53.814%)  route 8.598ns (46.186%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.682 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.830    13.512    u_sd_spi_file_reader/read_sector_no07_out[18]
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.301    13.813 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.813    u_sd_spi_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.453 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/O[3]
                         net (fo=3, routed)           0.633    15.086    u_sd_spi_file_reader/read_sector_no13_in[20]
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.392 r  u_sd_spi_file_reader/read_sector_no[23]_i_23/O
                         net (fo=1, routed)           0.000    15.392    u_sd_spi_file_reader/read_sector_no[23]_i_23_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.936 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.618    16.554    u_sd_spi_file_reader/read_sector_no04_out[22]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.301    16.855 r  u_sd_spi_file_reader/read_sector_no[22]_i_4/O
                         net (fo=1, routed)           0.676    17.531    u_sd_spi_file_reader/read_sector_no[22]_i_4_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.124    17.655 r  u_sd_spi_file_reader/read_sector_no[22]_i_2/O
                         net (fo=1, routed)           0.000    17.655    u_sd_spi_file_reader/read_sector_no[22]_i_2_n_0
    SLICE_X4Y57          MUXF7 (Prop_muxf7_I0_O)      0.212    17.867 r  u_sd_spi_file_reader/read_sector_no_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    17.867    u_sd_spi_file_reader/read_sector_no[22]
    SLICE_X4Y57          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.599    18.552    u_sd_spi_file_reader/clk_out1
    SLICE_X4Y57          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[22]/C
                         clock pessimism              0.489    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X4Y57          FDCE (Setup_fdce_C_D)        0.064    19.021    u_sd_spi_file_reader/read_sector_no_reg[22]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -17.867    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.540ns  (logic 10.391ns (56.046%)  route 8.149ns (43.954%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.271 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.344    16.615    u_sd_spi_file_reader/read_sector_no04_out[27]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.307    16.922 r  u_sd_spi_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.533    17.455    u_sd_spi_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.124    17.579 r  u_sd_spi_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    17.579    u_sd_spi_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I0_O)      0.212    17.791 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    17.791    u_sd_spi_file_reader/read_sector_no[27]
    SLICE_X7Y57          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.599    18.552    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y57          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.489    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X7Y57          FDCE (Setup_fdce_C_D)        0.064    19.021    u_sd_spi_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -17.791    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.503ns  (logic 10.317ns (55.758%)  route 8.186ns (44.242%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.206 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.470    16.676    u_sd_spi_file_reader/read_sector_no04_out[26]
    SLICE_X9Y57          LUT5 (Prop_lut5_I2_O)        0.301    16.977 r  u_sd_spi_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.444    17.421    u_sd_spi_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I4_O)        0.124    17.545 r  u_sd_spi_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    17.545    u_sd_spi_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I0_O)      0.209    17.754 r  u_sd_spi_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    17.754    u_sd_spi_file_reader/read_sector_no[26]
    SLICE_X8Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.519    18.472    u_sd_spi_file_reader/clk_out1
    SLICE_X8Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.489    18.961    
                         clock uncertainty           -0.084    18.877    
    SLICE_X8Y59          FDCE (Setup_fdce_C_D)        0.113    18.990    u_sd_spi_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                         -17.754    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.376ns  (logic 10.200ns (55.506%)  route 8.176ns (44.494%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.682 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.830    13.512    u_sd_spi_file_reader/read_sector_no07_out[18]
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.301    13.813 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.813    u_sd_spi_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.453 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/O[3]
                         net (fo=3, routed)           0.633    15.086    u_sd_spi_file_reader/read_sector_no13_in[20]
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.392 r  u_sd_spi_file_reader/read_sector_no[23]_i_23/O
                         net (fo=1, routed)           0.000    15.392    u_sd_spi_file_reader/read_sector_no[23]_i_23_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.905 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.905    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.124 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.465    16.589    u_sd_spi_file_reader/read_sector_no04_out[24]
    SLICE_X9Y57          LUT5 (Prop_lut5_I2_O)        0.295    16.884 r  u_sd_spi_file_reader/read_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.407    17.291    u_sd_spi_file_reader/read_sector_no[24]_i_5_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124    17.415 r  u_sd_spi_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    17.415    u_sd_spi_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.212    17.627 r  u_sd_spi_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    17.627    u_sd_spi_file_reader/read_sector_no[24]
    SLICE_X9Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.519    18.472    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.489    18.961    
                         clock uncertainty           -0.084    18.877    
    SLICE_X9Y59          FDCE (Setup_fdce_C_D)        0.064    18.941    u_sd_spi_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -17.627    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.454ns  (logic 10.085ns (54.649%)  route 8.369ns (45.351%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.682 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.830    13.512    u_sd_spi_file_reader/read_sector_no07_out[18]
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.301    13.813 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.813    u_sd_spi_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.453 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/O[3]
                         net (fo=3, routed)           0.633    15.086    u_sd_spi_file_reader/read_sector_no13_in[20]
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.392 r  u_sd_spi_file_reader/read_sector_no[23]_i_23/O
                         net (fo=1, routed)           0.000    15.392    u_sd_spi_file_reader/read_sector_no[23]_i_23_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.000 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.500    16.500    u_sd_spi_file_reader/read_sector_no04_out[23]
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.307    16.807 r  u_sd_spi_file_reader/read_sector_no[23]_i_4/O
                         net (fo=1, routed)           0.565    17.372    u_sd_spi_file_reader/read_sector_no[23]_i_4_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124    17.496 r  u_sd_spi_file_reader/read_sector_no[23]_i_2/O
                         net (fo=1, routed)           0.000    17.496    u_sd_spi_file_reader/read_sector_no[23]_i_2_n_0
    SLICE_X2Y55          MUXF7 (Prop_muxf7_I0_O)      0.209    17.705 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    17.705    u_sd_spi_file_reader/read_sector_no[23]
    SLICE_X2Y55          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.602    18.555    u_sd_spi_file_reader/clk_out1
    SLICE_X2Y55          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[23]/C
                         clock pessimism              0.489    19.044    
                         clock uncertainty           -0.084    18.960    
    SLICE_X2Y55          FDCE (Setup_fdce_C_D)        0.113    19.073    u_sd_spi_file_reader/read_sector_no_reg[23]
  -------------------------------------------------------------------
                         required time                         19.073    
                         arrival time                         -17.705    
  -------------------------------------------------------------------
                         slack                                  1.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/first_fat_sector_no_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.350ns (75.366%)  route 0.114ns (24.634%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.640    -0.544    u_sd_spi_file_reader/clk_out1
    SLICE_X11Y49         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_sd_spi_file_reader/sector_content_reg[14][2]/Q
                         net (fo=1, routed)           0.114    -0.289    u_sd_spi_file_reader/resv_sectors[2]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045    -0.244 r  u_sd_spi_file_reader/first_fat_sector_no[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.244    u_sd_spi_file_reader/first_fat_sector_no[3]_i_3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.133 r  u_sd_spi_file_reader/first_fat_sector_no_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.132    u_sd_spi_file_reader/first_fat_sector_no_reg[3]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.079 r  u_sd_spi_file_reader/first_fat_sector_no_reg[7]_i_1/O[0]
                         net (fo=3, routed)           0.000    -0.079    u_sd_spi_file_reader/read_sector_no16_in[4]
    SLICE_X8Y50          FDCE                                         r  u_sd_spi_file_reader/first_fat_sector_no_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.845    -0.850    u_sd_spi_file_reader/clk_out1
    SLICE_X8Y50          FDCE                                         r  u_sd_spi_file_reader/first_fat_sector_no_reg[4]/C
                         clock pessimism              0.505    -0.344    
                         clock uncertainty            0.084    -0.260    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.130    -0.130    u_sd_spi_file_reader/first_fat_sector_no_reg[4]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/file_1st_size_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/fsize_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.570    -0.614    u_sd_spi_file_reader/clk_out1
    SLICE_X15Y62         FDCE                                         r  u_sd_spi_file_reader/file_1st_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  u_sd_spi_file_reader/file_1st_size_reg[1]/Q
                         net (fo=2, routed)           0.102    -0.371    u_sd_spi_file_reader/u_sd_spi_sector_reader/fsize_reg[23][1]
    SLICE_X14Y62         LUT2 (Prop_lut2_I0_O)        0.048    -0.323 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/fsize[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    u_sd_spi_file_reader/u_sd_spi_sector_reader_n_39
    SLICE_X14Y62         FDCE                                         r  u_sd_spi_file_reader/fsize_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.840    -0.855    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_sd_spi_file_reader/fsize_reg[1]/C
                         clock pessimism              0.253    -0.601    
                         clock uncertainty            0.084    -0.517    
    SLICE_X14Y62         FDCE (Hold_fdce_C_D)         0.131    -0.386    u_sd_spi_file_reader/fsize_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/buffer_reg_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.081%)  route 0.226ns (57.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.638    -0.546    u_uart_tx/clk_out1
    SLICE_X8Y42          FDCE                                         r  u_uart_tx/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.164    -0.382 r  u_uart_tx/wptr_reg[8]/Q
                         net (fo=8, routed)           0.226    -0.156    u_uart_tx/wptr_reg[8]
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.956    -0.738    u_uart_tx/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/CLKARDCLK
                         clock pessimism              0.252    -0.486    
                         clock uncertainty            0.084    -0.402    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.219    u_uart_tx/buffer_reg_3
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/first_fat_sector_no_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.363ns (76.037%)  route 0.114ns (23.963%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.640    -0.544    u_sd_spi_file_reader/clk_out1
    SLICE_X11Y49         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_sd_spi_file_reader/sector_content_reg[14][2]/Q
                         net (fo=1, routed)           0.114    -0.289    u_sd_spi_file_reader/resv_sectors[2]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045    -0.244 r  u_sd_spi_file_reader/first_fat_sector_no[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.244    u_sd_spi_file_reader/first_fat_sector_no[3]_i_3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.133 r  u_sd_spi_file_reader/first_fat_sector_no_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.132    u_sd_spi_file_reader/first_fat_sector_no_reg[3]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.066 r  u_sd_spi_file_reader/first_fat_sector_no_reg[7]_i_1/O[2]
                         net (fo=3, routed)           0.000    -0.066    u_sd_spi_file_reader/read_sector_no16_in[6]
    SLICE_X8Y50          FDCE                                         r  u_sd_spi_file_reader/first_fat_sector_no_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.845    -0.850    u_sd_spi_file_reader/clk_out1
    SLICE_X8Y50          FDCE                                         r  u_sd_spi_file_reader/first_fat_sector_no_reg[6]/C
                         clock pessimism              0.505    -0.344    
                         clock uncertainty            0.084    -0.260    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.130    -0.130    u_sd_spi_file_reader/first_fat_sector_no_reg[6]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.640    -0.544    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X13Y47         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.302    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd_reg[39][1]
    SLICE_X14Y47         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session_n_43
    SLICE_X14Y47         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.915    -0.780    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X14Y47         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[9]/C
                         clock pessimism              0.252    -0.528    
                         clock uncertainty            0.084    -0.444    
    SLICE_X14Y47         FDCE (Hold_fdce_C_D)         0.121    -0.323    u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[9]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_uart_tx/txbits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/txbits_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.635    -0.549    u_uart_tx/clk_out1
    SLICE_X13Y35         FDCE                                         r  u_uart_tx/txbits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  u_uart_tx/txbits_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.305    u_uart_tx/txbits[1]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.260 r  u_uart_tx/txbits[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    u_uart_tx/txbits[0]_i_1_n_0
    SLICE_X14Y35         FDCE                                         r  u_uart_tx/txbits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.909    -0.786    u_uart_tx/clk_out1
    SLICE_X14Y35         FDCE                                         r  u_uart_tx/txbits_reg[0]/C
                         clock pessimism              0.252    -0.534    
                         clock uncertainty            0.084    -0.450    
    SLICE_X14Y35         FDCE (Hold_fdce_C_D)         0.120    -0.330    u_uart_tx/txbits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/buffer_reg_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.449%)  route 0.232ns (58.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.638    -0.546    u_uart_tx/clk_out1
    SLICE_X8Y41          FDCE                                         r  u_uart_tx/wptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.382 r  u_uart_tx/wptr_reg[7]/Q
                         net (fo=8, routed)           0.232    -0.150    u_uart_tx/wptr_reg[7]
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.956    -0.738    u_uart_tx/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/CLKARDCLK
                         clock pessimism              0.252    -0.486    
                         clock uncertainty            0.084    -0.402    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.219    u_uart_tx/buffer_reg_3
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/file_name_reg[6][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/fname_reg[6][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.557    -0.627    u_sd_spi_file_reader/clk_out1
    SLICE_X38Y70         FDCE                                         r  u_sd_spi_file_reader/file_name_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  u_sd_spi_file_reader/file_name_reg[6][3]/Q
                         net (fo=1, routed)           0.050    -0.413    u_sd_spi_file_reader/u_sd_spi_sector_reader/fname_reg[6][7][3]
    SLICE_X39Y70         LUT6 (Prop_lut6_I1_O)        0.045    -0.368 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/fname[6][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.368    u_sd_spi_file_reader/u_sd_spi_sector_reader_n_150
    SLICE_X39Y70         FDCE                                         r  u_sd_spi_file_reader/fname_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.827    -0.868    u_sd_spi_file_reader/clk_out1
    SLICE_X39Y70         FDCE                                         r  u_sd_spi_file_reader/fname_reg[6][3]/C
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.084    -0.530    
    SLICE_X39Y70         FDCE (Hold_fdce_C_D)         0.092    -0.438    u_sd_spi_file_reader/fname_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_uart_tx/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/txbits_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.635    -0.549    u_uart_tx/clk_out1
    SLICE_X12Y35         FDCE                                         r  u_uart_tx/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.385 r  u_uart_tx/data_reg[7]/Q
                         net (fo=1, routed)           0.052    -0.332    u_uart_tx/data[7]
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.045    -0.287 r  u_uart_tx/txbits[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    u_uart_tx/txbits[8]_i_1_n_0
    SLICE_X13Y35         FDCE                                         r  u_uart_tx/txbits_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.909    -0.786    u_uart_tx/clk_out1
    SLICE_X13Y35         FDCE                                         r  u_uart_tx/txbits_reg[8]/C
                         clock pessimism              0.250    -0.536    
                         clock uncertainty            0.084    -0.452    
    SLICE_X13Y35         FDCE (Hold_fdce_C_D)         0.092    -0.360    u_uart_tx/txbits_reg[8]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/buffer_reg_3/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.909%)  route 0.237ns (59.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.638    -0.546    u_uart_tx/clk_out1
    SLICE_X8Y40          FDCE                                         r  u_uart_tx/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.164    -0.382 r  u_uart_tx/wptr_reg[0]/Q
                         net (fo=8, routed)           0.237    -0.145    u_uart_tx/wptr_reg[0]
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.956    -0.738    u_uart_tx/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/CLKARDCLK
                         clock pessimism              0.252    -0.486    
                         clock uncertainty            0.084    -0.402    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.219    u_uart_tx/buffer_reg_3
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.793ns  (logic 10.514ns (55.946%)  route 8.279ns (44.054%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.161 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.161    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.400 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[2]
                         net (fo=1, routed)           0.492    16.892    u_sd_spi_file_reader/read_sector_no04_out[30]
    SLICE_X8Y58          LUT5 (Prop_lut5_I2_O)        0.301    17.193 r  u_sd_spi_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.515    17.708    u_sd_spi_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.124    17.832 r  u_sd_spi_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    17.832    u_sd_spi_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X7Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    18.044 r  u_sd_spi_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    18.044    u_sd_spi_file_reader/read_sector_no[30]
    SLICE_X7Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.599    18.552    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.489    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X7Y58          FDCE (Setup_fdce_C_D)        0.064    19.021    u_sd_spi_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -18.044    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.762ns  (logic 10.488ns (55.899%)  route 8.274ns (44.101%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.161 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.161    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.380 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[0]
                         net (fo=1, routed)           0.476    16.856    u_sd_spi_file_reader/read_sector_no04_out[28]
    SLICE_X8Y58          LUT5 (Prop_lut5_I2_O)        0.295    17.151 r  u_sd_spi_file_reader/read_sector_no[28]_i_5/O
                         net (fo=1, routed)           0.527    17.677    u_sd_spi_file_reader/read_sector_no[28]_i_5_n_0
    SLICE_X7Y59          LUT5 (Prop_lut5_I4_O)        0.124    17.801 r  u_sd_spi_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    17.801    u_sd_spi_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X7Y59          MUXF7 (Prop_muxf7_I0_O)      0.212    18.013 r  u_sd_spi_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    18.013    u_sd_spi_file_reader/read_sector_no[28]
    SLICE_X7Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.598    18.551    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.489    19.040    
                         clock uncertainty           -0.084    18.956    
    SLICE_X7Y59          FDCE (Setup_fdce_C_D)        0.064    19.020    u_sd_spi_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         19.020    
                         arrival time                         -18.013    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.669ns  (logic 10.596ns (56.756%)  route 8.073ns (43.244%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.161 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.161    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.476 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[3]
                         net (fo=1, routed)           0.334    16.810    u_sd_spi_file_reader/read_sector_no04_out[31]
    SLICE_X10Y58         LUT5 (Prop_lut5_I2_O)        0.307    17.117 r  u_sd_spi_file_reader/read_sector_no[31]_i_19/O
                         net (fo=1, routed)           0.467    17.584    u_sd_spi_file_reader/read_sector_no[31]_i_19_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I4_O)        0.124    17.708 r  u_sd_spi_file_reader/read_sector_no[31]_i_7/O
                         net (fo=1, routed)           0.000    17.708    u_sd_spi_file_reader/read_sector_no[31]_i_7_n_0
    SLICE_X9Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    17.920 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    17.920    u_sd_spi_file_reader/read_sector_no[31]
    SLICE_X9Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.520    18.473    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.489    18.962    
                         clock uncertainty           -0.084    18.878    
    SLICE_X9Y58          FDCE (Setup_fdce_C_D)        0.064    18.942    u_sd_spi_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.642ns  (logic 10.600ns (56.860%)  route 8.042ns (43.140%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.161 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.161    u_sd_spi_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.484 r  u_sd_spi_file_reader/read_sector_no_reg[31]_i_29/O[1]
                         net (fo=1, routed)           0.316    16.800    u_sd_spi_file_reader/read_sector_no04_out[29]
    SLICE_X12Y59         LUT5 (Prop_lut5_I2_O)        0.306    17.106 r  u_sd_spi_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.454    17.560    u_sd_spi_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X10Y59         LUT5 (Prop_lut5_I4_O)        0.124    17.684 r  u_sd_spi_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    17.684    u_sd_spi_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X10Y59         MUXF7 (Prop_muxf7_I0_O)      0.209    17.893 r  u_sd_spi_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    17.893    u_sd_spi_file_reader/read_sector_no[29]
    SLICE_X10Y59         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.522    18.475    u_sd_spi_file_reader/clk_out1
    SLICE_X10Y59         FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.489    18.964    
                         clock uncertainty           -0.084    18.880    
    SLICE_X10Y59         FDCE (Setup_fdce_C_D)        0.113    18.993    u_sd_spi_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         18.993    
                         arrival time                         -17.893    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.639ns  (logic 10.315ns (55.341%)  route 8.324ns (44.659%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.682 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.830    13.512    u_sd_spi_file_reader/read_sector_no07_out[18]
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.301    13.813 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.813    u_sd_spi_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.453 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/O[3]
                         net (fo=3, routed)           0.633    15.086    u_sd_spi_file_reader/read_sector_no13_in[20]
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.392 r  u_sd_spi_file_reader/read_sector_no[23]_i_23/O
                         net (fo=1, routed)           0.000    15.392    u_sd_spi_file_reader/read_sector_no[23]_i_23_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.905 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.905    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.228 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.300    16.528    u_sd_spi_file_reader/read_sector_no04_out[25]
    SLICE_X13Y57         LUT5 (Prop_lut5_I2_O)        0.306    16.834 r  u_sd_spi_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.719    17.554    u_sd_spi_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X5Y58          LUT5 (Prop_lut5_I4_O)        0.124    17.678 r  u_sd_spi_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    17.678    u_sd_spi_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X5Y58          MUXF7 (Prop_muxf7_I0_O)      0.212    17.890 r  u_sd_spi_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    17.890    u_sd_spi_file_reader/read_sector_no[25]
    SLICE_X5Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.599    18.552    u_sd_spi_file_reader/clk_out1
    SLICE_X5Y58          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.489    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X5Y58          FDCE (Setup_fdce_C_D)        0.064    19.021    u_sd_spi_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -17.890    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.616ns  (logic 10.018ns (53.814%)  route 8.598ns (46.186%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.682 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.830    13.512    u_sd_spi_file_reader/read_sector_no07_out[18]
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.301    13.813 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.813    u_sd_spi_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.453 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/O[3]
                         net (fo=3, routed)           0.633    15.086    u_sd_spi_file_reader/read_sector_no13_in[20]
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.392 r  u_sd_spi_file_reader/read_sector_no[23]_i_23/O
                         net (fo=1, routed)           0.000    15.392    u_sd_spi_file_reader/read_sector_no[23]_i_23_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    15.936 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.618    16.554    u_sd_spi_file_reader/read_sector_no04_out[22]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.301    16.855 r  u_sd_spi_file_reader/read_sector_no[22]_i_4/O
                         net (fo=1, routed)           0.676    17.531    u_sd_spi_file_reader/read_sector_no[22]_i_4_n_0
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.124    17.655 r  u_sd_spi_file_reader/read_sector_no[22]_i_2/O
                         net (fo=1, routed)           0.000    17.655    u_sd_spi_file_reader/read_sector_no[22]_i_2_n_0
    SLICE_X4Y57          MUXF7 (Prop_muxf7_I0_O)      0.212    17.867 r  u_sd_spi_file_reader/read_sector_no_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    17.867    u_sd_spi_file_reader/read_sector_no[22]
    SLICE_X4Y57          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.599    18.552    u_sd_spi_file_reader/clk_out1
    SLICE_X4Y57          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[22]/C
                         clock pessimism              0.489    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X4Y57          FDCE (Setup_fdce_C_D)        0.064    19.021    u_sd_spi_file_reader/read_sector_no_reg[22]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -17.867    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.540ns  (logic 10.391ns (56.046%)  route 8.149ns (43.954%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.271 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.344    16.615    u_sd_spi_file_reader/read_sector_no04_out[27]
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.307    16.922 r  u_sd_spi_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.533    17.455    u_sd_spi_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.124    17.579 r  u_sd_spi_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    17.579    u_sd_spi_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I0_O)      0.212    17.791 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    17.791    u_sd_spi_file_reader/read_sector_no[27]
    SLICE_X7Y57          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.599    18.552    u_sd_spi_file_reader/clk_out1
    SLICE_X7Y57          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.489    19.041    
                         clock uncertainty           -0.084    18.957    
    SLICE_X7Y57          FDCE (Setup_fdce_C_D)        0.064    19.021    u_sd_spi_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         19.021    
                         arrival time                         -17.791    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.503ns  (logic 10.317ns (55.758%)  route 8.186ns (44.242%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.637 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.637    u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.968 r  u_sd_spi_file_reader/rootdir_sector_reg[23]_i_1/O[3]
                         net (fo=8, routed)           0.916    13.884    u_sd_spi_file_reader/read_sector_no07_out[23]
    SLICE_X15Y56         LUT2 (Prop_lut2_I0_O)        0.307    14.191 r  u_sd_spi_file_reader/first_data_sector_no[24]_i_3/O
                         net (fo=1, routed)           0.000    14.191    u_sd_spi_file_reader/first_data_sector_no[24]_i_3_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.592 r  u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.592    u_sd_spi_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.814 r  u_sd_spi_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.515    15.329    u_sd_spi_file_reader/read_sector_no13_in[25]
    SLICE_X12Y57         LUT2 (Prop_lut2_I0_O)        0.299    15.628 r  u_sd_spi_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    15.628    u_sd_spi_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.206 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.470    16.676    u_sd_spi_file_reader/read_sector_no04_out[26]
    SLICE_X9Y57          LUT5 (Prop_lut5_I2_O)        0.301    16.977 r  u_sd_spi_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.444    17.421    u_sd_spi_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I4_O)        0.124    17.545 r  u_sd_spi_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    17.545    u_sd_spi_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I0_O)      0.209    17.754 r  u_sd_spi_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    17.754    u_sd_spi_file_reader/read_sector_no[26]
    SLICE_X8Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.519    18.472    u_sd_spi_file_reader/clk_out1
    SLICE_X8Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.489    18.961    
                         clock uncertainty           -0.084    18.877    
    SLICE_X8Y59          FDCE (Setup_fdce_C_D)        0.113    18.990    u_sd_spi_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                         -17.754    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.376ns  (logic 10.200ns (55.506%)  route 8.176ns (44.494%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.682 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.830    13.512    u_sd_spi_file_reader/read_sector_no07_out[18]
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.301    13.813 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.813    u_sd_spi_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.453 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/O[3]
                         net (fo=3, routed)           0.633    15.086    u_sd_spi_file_reader/read_sector_no13_in[20]
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.392 r  u_sd_spi_file_reader/read_sector_no[23]_i_23/O
                         net (fo=1, routed)           0.000    15.392    u_sd_spi_file_reader/read_sector_no[23]_i_23_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.905 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.905    u_sd_spi_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.124 r  u_sd_spi_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.465    16.589    u_sd_spi_file_reader/read_sector_no04_out[24]
    SLICE_X9Y57          LUT5 (Prop_lut5_I2_O)        0.295    16.884 r  u_sd_spi_file_reader/read_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.407    17.291    u_sd_spi_file_reader/read_sector_no[24]_i_5_n_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I4_O)        0.124    17.415 r  u_sd_spi_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    17.415    u_sd_spi_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X9Y59          MUXF7 (Prop_muxf7_I0_O)      0.212    17.627 r  u_sd_spi_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    17.627    u_sd_spi_file_reader/read_sector_no[24]
    SLICE_X9Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.519    18.472    u_sd_spi_file_reader/clk_out1
    SLICE_X9Y59          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.489    18.961    
                         clock uncertainty           -0.084    18.877    
    SLICE_X9Y59          FDCE (Setup_fdce_C_D)        0.064    18.941    u_sd_spi_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -17.627    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[22][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/read_sector_no_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.454ns  (logic 10.085ns (54.649%)  route 8.369ns (45.351%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 18.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.696    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.373 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.663    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.567 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.817    -0.749    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y42         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[22][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.231 f  u_sd_spi_file_reader/sector_content_reg[22][2]/Q
                         net (fo=2, routed)           0.858     0.626    u_sd_spi_file_reader/p_0_in1_in[2]
    SLICE_X15Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.750 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7/O
                         net (fo=1, routed)           0.573     1.324    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_7_n_0
    SLICE_X15Y42         LUT5 (Prop_lut5_I4_O)        0.124     1.448 f  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.263     1.711    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=71, routed)          1.011     2.845    u_sd_spi_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X10Y60         LUT6 (Prop_lut6_I0_O)        0.124     2.969 f  u_sd_spi_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.428     4.397    u_sd_spi_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.118     4.515 r  u_sd_spi_file_reader/read_sector_no1__1_i_14/O
                         net (fo=1, routed)           0.689     5.205    u_sd_spi_file_reader/read_sector_no1__1_i_14_n_0
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.238     9.443 r  u_sd_spi_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.445    u_sd_spi_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.963 r  u_sd_spi_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           1.017    11.980    u_sd_spi_file_reader/read_sector_no1__2_n_105
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.124    12.104 r  u_sd_spi_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    12.104    u_sd_spi_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.682 r  u_sd_spi_file_reader/rootdir_sector_reg[19]_i_1/O[2]
                         net (fo=8, routed)           0.830    13.512    u_sd_spi_file_reader/read_sector_no07_out[18]
    SLICE_X15Y55         LUT2 (Prop_lut2_I1_O)        0.301    13.813 r  u_sd_spi_file_reader/first_data_sector_no[20]_i_5/O
                         net (fo=1, routed)           0.000    13.813    u_sd_spi_file_reader/first_data_sector_no[20]_i_5_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.453 r  u_sd_spi_file_reader/first_data_sector_no_reg[20]_i_2/O[3]
                         net (fo=3, routed)           0.633    15.086    u_sd_spi_file_reader/read_sector_no13_in[20]
    SLICE_X12Y56         LUT2 (Prop_lut2_I0_O)        0.306    15.392 r  u_sd_spi_file_reader/read_sector_no[23]_i_23/O
                         net (fo=1, routed)           0.000    15.392    u_sd_spi_file_reader/read_sector_no[23]_i_23_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.000 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.500    16.500    u_sd_spi_file_reader/read_sector_no04_out[23]
    SLICE_X8Y57          LUT5 (Prop_lut5_I2_O)        0.307    16.807 r  u_sd_spi_file_reader/read_sector_no[23]_i_4/O
                         net (fo=1, routed)           0.565    17.372    u_sd_spi_file_reader/read_sector_no[23]_i_4_n_0
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124    17.496 r  u_sd_spi_file_reader/read_sector_no[23]_i_2/O
                         net (fo=1, routed)           0.000    17.496    u_sd_spi_file_reader/read_sector_no[23]_i_2_n_0
    SLICE_X2Y55          MUXF7 (Prop_muxf7_I0_O)      0.209    17.705 r  u_sd_spi_file_reader/read_sector_no_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    17.705    u_sd_spi_file_reader/read_sector_no[23]
    SLICE_X2Y55          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    N15                                               0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.392    21.392 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.554    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    15.232 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    16.862    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.953 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        1.602    18.555    u_sd_spi_file_reader/clk_out1
    SLICE_X2Y55          FDCE                                         r  u_sd_spi_file_reader/read_sector_no_reg[23]/C
                         clock pessimism              0.489    19.044    
                         clock uncertainty           -0.084    18.960    
    SLICE_X2Y55          FDCE (Setup_fdce_C_D)        0.113    19.073    u_sd_spi_file_reader/read_sector_no_reg[23]
  -------------------------------------------------------------------
                         required time                         19.073    
                         arrival time                         -17.705    
  -------------------------------------------------------------------
                         slack                                  1.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/first_fat_sector_no_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.350ns (75.366%)  route 0.114ns (24.634%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.640    -0.544    u_sd_spi_file_reader/clk_out1
    SLICE_X11Y49         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_sd_spi_file_reader/sector_content_reg[14][2]/Q
                         net (fo=1, routed)           0.114    -0.289    u_sd_spi_file_reader/resv_sectors[2]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045    -0.244 r  u_sd_spi_file_reader/first_fat_sector_no[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.244    u_sd_spi_file_reader/first_fat_sector_no[3]_i_3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.133 r  u_sd_spi_file_reader/first_fat_sector_no_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.132    u_sd_spi_file_reader/first_fat_sector_no_reg[3]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.079 r  u_sd_spi_file_reader/first_fat_sector_no_reg[7]_i_1/O[0]
                         net (fo=3, routed)           0.000    -0.079    u_sd_spi_file_reader/read_sector_no16_in[4]
    SLICE_X8Y50          FDCE                                         r  u_sd_spi_file_reader/first_fat_sector_no_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.845    -0.850    u_sd_spi_file_reader/clk_out1
    SLICE_X8Y50          FDCE                                         r  u_sd_spi_file_reader/first_fat_sector_no_reg[4]/C
                         clock pessimism              0.505    -0.344    
                         clock uncertainty            0.084    -0.260    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.130    -0.130    u_sd_spi_file_reader/first_fat_sector_no_reg[4]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/file_1st_size_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/fsize_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.570    -0.614    u_sd_spi_file_reader/clk_out1
    SLICE_X15Y62         FDCE                                         r  u_sd_spi_file_reader/file_1st_size_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  u_sd_spi_file_reader/file_1st_size_reg[1]/Q
                         net (fo=2, routed)           0.102    -0.371    u_sd_spi_file_reader/u_sd_spi_sector_reader/fsize_reg[23][1]
    SLICE_X14Y62         LUT2 (Prop_lut2_I0_O)        0.048    -0.323 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/fsize[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    u_sd_spi_file_reader/u_sd_spi_sector_reader_n_39
    SLICE_X14Y62         FDCE                                         r  u_sd_spi_file_reader/fsize_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.840    -0.855    u_sd_spi_file_reader/clk_out1
    SLICE_X14Y62         FDCE                                         r  u_sd_spi_file_reader/fsize_reg[1]/C
                         clock pessimism              0.253    -0.601    
                         clock uncertainty            0.084    -0.517    
    SLICE_X14Y62         FDCE (Hold_fdce_C_D)         0.131    -0.386    u_sd_spi_file_reader/fsize_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/buffer_reg_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.081%)  route 0.226ns (57.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.638    -0.546    u_uart_tx/clk_out1
    SLICE_X8Y42          FDCE                                         r  u_uart_tx/wptr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.164    -0.382 r  u_uart_tx/wptr_reg[8]/Q
                         net (fo=8, routed)           0.226    -0.156    u_uart_tx/wptr_reg[8]
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.956    -0.738    u_uart_tx/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/CLKARDCLK
                         clock pessimism              0.252    -0.486    
                         clock uncertainty            0.084    -0.402    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.219    u_uart_tx/buffer_reg_3
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/sector_content_reg[14][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/first_fat_sector_no_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.363ns (76.037%)  route 0.114ns (23.963%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.640    -0.544    u_sd_spi_file_reader/clk_out1
    SLICE_X11Y49         FDRE                                         r  u_sd_spi_file_reader/sector_content_reg[14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  u_sd_spi_file_reader/sector_content_reg[14][2]/Q
                         net (fo=1, routed)           0.114    -0.289    u_sd_spi_file_reader/resv_sectors[2]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.045    -0.244 r  u_sd_spi_file_reader/first_fat_sector_no[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.244    u_sd_spi_file_reader/first_fat_sector_no[3]_i_3_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.133 r  u_sd_spi_file_reader/first_fat_sector_no_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.132    u_sd_spi_file_reader/first_fat_sector_no_reg[3]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.066 r  u_sd_spi_file_reader/first_fat_sector_no_reg[7]_i_1/O[2]
                         net (fo=3, routed)           0.000    -0.066    u_sd_spi_file_reader/read_sector_no16_in[6]
    SLICE_X8Y50          FDCE                                         r  u_sd_spi_file_reader/first_fat_sector_no_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.845    -0.850    u_sd_spi_file_reader/clk_out1
    SLICE_X8Y50          FDCE                                         r  u_sd_spi_file_reader/first_fat_sector_no_reg[6]/C
                         clock pessimism              0.505    -0.344    
                         clock uncertainty            0.084    -0.260    
    SLICE_X8Y50          FDCE (Hold_fdce_C_D)         0.130    -0.130    u_sd_spi_file_reader/first_fat_sector_no_reg[6]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.640    -0.544    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X13Y47         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/target_sector_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.302    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd_reg[39][1]
    SLICE_X14Y47         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session/cmd[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    u_sd_spi_file_reader/u_sd_spi_sector_reader/u_spi_session_n_43
    SLICE_X14Y47         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.915    -0.780    u_sd_spi_file_reader/u_sd_spi_sector_reader/clk_out1
    SLICE_X14Y47         FDCE                                         r  u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[9]/C
                         clock pessimism              0.252    -0.528    
                         clock uncertainty            0.084    -0.444    
    SLICE_X14Y47         FDCE (Hold_fdce_C_D)         0.121    -0.323    u_sd_spi_file_reader/u_sd_spi_sector_reader/cmd_reg[9]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_uart_tx/txbits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/txbits_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.635    -0.549    u_uart_tx/clk_out1
    SLICE_X13Y35         FDCE                                         r  u_uart_tx/txbits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  u_uart_tx/txbits_reg[1]/Q
                         net (fo=1, routed)           0.102    -0.305    u_uart_tx/txbits[1]
    SLICE_X14Y35         LUT2 (Prop_lut2_I1_O)        0.045    -0.260 r  u_uart_tx/txbits[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    u_uart_tx/txbits[0]_i_1_n_0
    SLICE_X14Y35         FDCE                                         r  u_uart_tx/txbits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.909    -0.786    u_uart_tx/clk_out1
    SLICE_X14Y35         FDCE                                         r  u_uart_tx/txbits_reg[0]/C
                         clock pessimism              0.252    -0.534    
                         clock uncertainty            0.084    -0.450    
    SLICE_X14Y35         FDCE (Hold_fdce_C_D)         0.120    -0.330    u_uart_tx/txbits_reg[0]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/buffer_reg_3/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.449%)  route 0.232ns (58.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.638    -0.546    u_uart_tx/clk_out1
    SLICE_X8Y41          FDCE                                         r  u_uart_tx/wptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.382 r  u_uart_tx/wptr_reg[7]/Q
                         net (fo=8, routed)           0.232    -0.150    u_uart_tx/wptr_reg[7]
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.956    -0.738    u_uart_tx/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/CLKARDCLK
                         clock pessimism              0.252    -0.486    
                         clock uncertainty            0.084    -0.402    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.219    u_uart_tx/buffer_reg_3
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_sd_spi_file_reader/file_name_reg[6][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_spi_file_reader/fname_reg[6][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.557    -0.627    u_sd_spi_file_reader/clk_out1
    SLICE_X38Y70         FDCE                                         r  u_sd_spi_file_reader/file_name_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  u_sd_spi_file_reader/file_name_reg[6][3]/Q
                         net (fo=1, routed)           0.050    -0.413    u_sd_spi_file_reader/u_sd_spi_sector_reader/fname_reg[6][7][3]
    SLICE_X39Y70         LUT6 (Prop_lut6_I1_O)        0.045    -0.368 r  u_sd_spi_file_reader/u_sd_spi_sector_reader/fname[6][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.368    u_sd_spi_file_reader/u_sd_spi_sector_reader_n_150
    SLICE_X39Y70         FDCE                                         r  u_sd_spi_file_reader/fname_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.827    -0.868    u_sd_spi_file_reader/clk_out1
    SLICE_X39Y70         FDCE                                         r  u_sd_spi_file_reader/fname_reg[6][3]/C
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.084    -0.530    
    SLICE_X39Y70         FDCE (Hold_fdce_C_D)         0.092    -0.438    u_sd_spi_file_reader/fname_reg[6][3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_uart_tx/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/txbits_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.635    -0.549    u_uart_tx/clk_out1
    SLICE_X12Y35         FDCE                                         r  u_uart_tx/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.385 r  u_uart_tx/data_reg[7]/Q
                         net (fo=1, routed)           0.052    -0.332    u_uart_tx/data[7]
    SLICE_X13Y35         LUT5 (Prop_lut5_I3_O)        0.045    -0.287 r  u_uart_tx/txbits[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    u_uart_tx/txbits[8]_i_1_n_0
    SLICE_X13Y35         FDCE                                         r  u_uart_tx/txbits_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.909    -0.786    u_uart_tx/clk_out1
    SLICE_X13Y35         FDCE                                         r  u_uart_tx/txbits_reg[8]/C
                         clock pessimism              0.250    -0.536    
                         clock uncertainty            0.084    -0.452    
    SLICE_X13Y35         FDCE (Hold_fdce_C_D)         0.092    -0.360    u_uart_tx/txbits_reg[8]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_uart_tx/wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/buffer_reg_3/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.909%)  route 0.237ns (59.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.705 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.210    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.184 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.638    -0.546    u_uart_tx/clk_out1
    SLICE_X8Y40          FDCE                                         r  u_uart_tx/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDCE (Prop_fdce_C_Q)         0.164    -0.382 r  u_uart_tx/wptr_reg[0]/Q
                         net (fo=8, routed)           0.237    -0.145    u_uart_tx/wptr_reg[0]
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.898    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.263 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.723    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.694 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1341, routed)        0.956    -0.738    u_uart_tx/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  u_uart_tx/buffer_reg_3/CLKARDCLK
                         clock pessimism              0.252    -0.486    
                         clock uncertainty            0.084    -0.402    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.219    u_uart_tx/buffer_reg_3
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.075    





