{
  "Top": "nn_inference",
  "RtlTop": "nn_inference",
  "RtlPrefix": "",
  "RtlSubPrefix": "nn_inference_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_img": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_img_address0",
          "name": "input_img_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_img_ce0",
          "name": "input_img_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_img_q0",
          "name": "input_img_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r_address0",
          "name": "output_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ce0",
          "name": "output_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_we0",
          "name": "output_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_d0",
          "name": "output_r_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/mads\/EmbeddedFinal\/EmbeddedFinalMPSoC\/ip\/nn_inference.zip",
      "config_export -rtl=vhdl"
    ],
    "DirectiveTcl": [
      "set_directive_top nn_inference -name nn_inference",
      "set_directive_top nn_inference -name nn_inference"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "nn_inference"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "nn_inference",
    "Version": "1.0",
    "DisplayName": "Nn_inference",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_nn_inference_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/src\/matmul.cpp"],
    "Vhdl": [
      "impl\/vhdl\/nn_inference_applySingleKernel.vhd",
      "impl\/vhdl\/nn_inference_AXI_CPU_s_axi.vhd",
      "impl\/vhdl\/nn_inference_facc_32ns_32ns_1ns_32_3_no_dsp_1.vhd",
      "impl\/vhdl\/nn_inference_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/nn_inference_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/nn_inference_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/nn_inference_fully_connected_in.vhd",
      "impl\/vhdl\/nn_inference_img.vhd",
      "impl\/vhdl\/nn_inference_mat_mul.vhd",
      "impl\/vhdl\/nn_inference_mat_mul_1.vhd",
      "impl\/vhdl\/nn_inference_mat_mul_1_layer8_weights.vhd",
      "impl\/vhdl\/nn_inference_mat_mul_2.vhd",
      "impl\/vhdl\/nn_inference_mat_mul_2_layer9_weights.vhd",
      "impl\/vhdl\/nn_inference_mat_mul_3.vhd",
      "impl\/vhdl\/nn_inference_mat_mul_3_layer10_weights.vhd",
      "impl\/vhdl\/nn_inference_mat_mul_layer7_weights.vhd",
      "impl\/vhdl\/nn_inference_maxPooling.vhd",
      "impl\/vhdl\/nn_inference_mul_mul_11s_6ns_11_4_1.vhd",
      "impl\/vhdl\/nn_inference_out_conv.vhd",
      "impl\/vhdl\/nn_inference_urem_6ns_6ns_5_10_seq_1.vhd",
      "impl\/vhdl\/nn_inference.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/nn_inference_applySingleKernel.v",
      "impl\/verilog\/nn_inference_AXI_CPU_s_axi.v",
      "impl\/verilog\/nn_inference_facc_32ns_32ns_1ns_32_3_no_dsp_1.v",
      "impl\/verilog\/nn_inference_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/nn_inference_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/nn_inference_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/nn_inference_fully_connected_in.v",
      "impl\/verilog\/nn_inference_img.v",
      "impl\/verilog\/nn_inference_mat_mul.v",
      "impl\/verilog\/nn_inference_mat_mul_1.v",
      "impl\/verilog\/nn_inference_mat_mul_1_layer8_weights.v",
      "impl\/verilog\/nn_inference_mat_mul_1_layer8_weights_rom.dat",
      "impl\/verilog\/nn_inference_mat_mul_2.v",
      "impl\/verilog\/nn_inference_mat_mul_2_layer9_weights.v",
      "impl\/verilog\/nn_inference_mat_mul_2_layer9_weights_rom.dat",
      "impl\/verilog\/nn_inference_mat_mul_3.v",
      "impl\/verilog\/nn_inference_mat_mul_3_layer10_weights.v",
      "impl\/verilog\/nn_inference_mat_mul_3_layer10_weights_rom.dat",
      "impl\/verilog\/nn_inference_mat_mul_layer7_weights.v",
      "impl\/verilog\/nn_inference_mat_mul_layer7_weights_rom.dat",
      "impl\/verilog\/nn_inference_maxPooling.v",
      "impl\/verilog\/nn_inference_mul_mul_11s_6ns_11_4_1.v",
      "impl\/verilog\/nn_inference_out_conv.v",
      "impl\/verilog\/nn_inference_urem_6ns_6ns_5_10_seq_1.v",
      "impl\/verilog\/nn_inference.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/nn_inference_v1_0\/data\/nn_inference.mdd",
      "impl\/misc\/drivers\/nn_inference_v1_0\/data\/nn_inference.tcl",
      "impl\/misc\/drivers\/nn_inference_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/nn_inference_v1_0\/src\/xnn_inference.c",
      "impl\/misc\/drivers\/nn_inference_v1_0\/src\/xnn_inference.h",
      "impl\/misc\/drivers\/nn_inference_v1_0\/src\/xnn_inference_hw.h",
      "impl\/misc\/drivers\/nn_inference_v1_0\/src\/xnn_inference_linux.c",
      "impl\/misc\/drivers\/nn_inference_v1_0\/src\/xnn_inference_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/FAcc_ip.tcl",
      "impl\/misc\/nn_inference_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/nn_inference_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/nn_inference_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/nn_inference.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/mads\/EmbeddedFinal\/EmbeddedFinalMPSoC\/hls\/NeuralNetwork_kernel\/NeuralNetworkKernel\/NN_kernel\/.debug\/nn_inference.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "FAcc",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Add_Sub_Value Add CONFIG.Has_ACLKEN true CONFIG.Has_ARESETn true CONFIG.Operation_Type Accumulator CONFIG.C_Optimization Low_Latency CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.C_Mult_Usage No_Usage CONFIG.Has_RESULT_TREADY false CONFIG.C_Latency 2 CONFIG.C_Rate 1 CONFIG.Has_A_TLAST true CONFIG.RESULT_TLAST_Behv Pass_A_TLAST"
      },
      {
        "Name": "nn_inference_ap_fadd_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name nn_inference_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "nn_inference_ap_fcmp_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name nn_inference_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "nn_inference_ap_fmul_2_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name nn_inference_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_AXI_CPU",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "input_img_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"input_img_address0": "DATA"},
      "ports": ["input_img_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input_img"
        }]
    },
    "input_img_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_img_q0": "DATA"},
      "ports": ["input_img_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input_img"
        }]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "output_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"output_r_address0": "DATA"},
      "ports": ["output_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "output_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"output_r_d0": "DATA"},
      "ports": ["output_r_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "s_axi_AXI_CPU": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_AXI_CPU_",
      "paramPrefix": "C_S_AXI_AXI_CPU_",
      "ports": [
        "s_axi_AXI_CPU_ARADDR",
        "s_axi_AXI_CPU_ARREADY",
        "s_axi_AXI_CPU_ARVALID",
        "s_axi_AXI_CPU_AWADDR",
        "s_axi_AXI_CPU_AWREADY",
        "s_axi_AXI_CPU_AWVALID",
        "s_axi_AXI_CPU_BREADY",
        "s_axi_AXI_CPU_BRESP",
        "s_axi_AXI_CPU_BVALID",
        "s_axi_AXI_CPU_RDATA",
        "s_axi_AXI_CPU_RREADY",
        "s_axi_AXI_CPU_RRESP",
        "s_axi_AXI_CPU_RVALID",
        "s_axi_AXI_CPU_WDATA",
        "s_axi_AXI_CPU_WREADY",
        "s_axi_AXI_CPU_WSTRB",
        "s_axi_AXI_CPU_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_AXI_CPU_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXI_CPU_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXI_CPU_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXI_CPU_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXI_CPU_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXI_CPU_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXI_CPU_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXI_CPU_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXI_CPU_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXI_CPU_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXI_CPU_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXI_CPU_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXI_CPU_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXI_CPU_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXI_CPU_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXI_CPU_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXI_CPU_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "input_img_address0": {
      "dir": "out",
      "width": "11"
    },
    "input_img_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_img_q0": {
      "dir": "in",
      "width": "32"
    },
    "output_r_address0": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "output_r_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "nn_inference",
      "Instances": [
        {
          "ModuleName": "applySingleKernel",
          "InstanceName": "grp_applySingleKernel_fu_4518"
        },
        {
          "ModuleName": "maxPooling",
          "InstanceName": "grp_maxPooling_fu_4568"
        },
        {
          "ModuleName": "mat_mul",
          "InstanceName": "grp_mat_mul_fu_4582"
        },
        {
          "ModuleName": "mat_mul_1",
          "InstanceName": "grp_mat_mul_1_fu_4590"
        },
        {
          "ModuleName": "mat_mul_2",
          "InstanceName": "grp_mat_mul_2_fu_4598"
        },
        {
          "ModuleName": "mat_mul_3",
          "InstanceName": "grp_mat_mul_3_fu_4606"
        }
      ]
    },
    "Info": {
      "applySingleKernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "maxPooling": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mat_mul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mat_mul_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mat_mul_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mat_mul_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "nn_inference": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "applySingleKernel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.749"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_44_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "1045",
            "PipelineDepthMax": "3145",
            "PipelineDepth": "1045 ~ 3145",
            "Loops": [
              {
                "Name": "VITIS_LOOP_47_2",
                "TripCount": "",
                "LatencyMin": "99",
                "LatencyMax": "309",
                "Latency": "99 ~ 309",
                "PipelineII": "5",
                "PipelineDepth": "55"
              },
              {
                "Name": "VITIS_LOOP_47_2",
                "TripCount": "",
                "LatencyMin": "99",
                "LatencyMax": "309",
                "Latency": "99 ~ 309",
                "PipelineII": "5",
                "PipelineDepth": "55"
              },
              {
                "Name": "VITIS_LOOP_47_2",
                "TripCount": "",
                "LatencyMin": "99",
                "LatencyMax": "309",
                "Latency": "99 ~ 309",
                "PipelineII": "5",
                "PipelineDepth": "55"
              },
              {
                "Name": "VITIS_LOOP_47_2",
                "TripCount": "",
                "LatencyMin": "99",
                "LatencyMax": "309",
                "Latency": "99 ~ 309",
                "PipelineII": "5",
                "PipelineDepth": "55"
              },
              {
                "Name": "VITIS_LOOP_47_2",
                "TripCount": "",
                "LatencyMin": "99",
                "LatencyMax": "309",
                "Latency": "99 ~ 309",
                "PipelineII": "5",
                "PipelineDepth": "55"
              },
              {
                "Name": "VITIS_LOOP_47_2",
                "TripCount": "",
                "LatencyMin": "99",
                "LatencyMax": "309",
                "Latency": "99 ~ 309",
                "PipelineII": "5",
                "PipelineDepth": "55"
              },
              {
                "Name": "VITIS_LOOP_47_2",
                "TripCount": "",
                "LatencyMin": "99",
                "LatencyMax": "309",
                "Latency": "99 ~ 309",
                "PipelineII": "5",
                "PipelineDepth": "55"
              },
              {
                "Name": "VITIS_LOOP_47_2",
                "TripCount": "",
                "LatencyMin": "99",
                "LatencyMax": "309",
                "Latency": "99 ~ 309",
                "PipelineII": "5",
                "PipelineDepth": "55"
              },
              {
                "Name": "VITIS_LOOP_47_2",
                "TripCount": "",
                "LatencyMin": "99",
                "LatencyMax": "309",
                "Latency": "99 ~ 309",
                "PipelineII": "5",
                "PipelineDepth": "55"
              },
              {
                "Name": "VITIS_LOOP_47_2",
                "TripCount": "",
                "LatencyMin": "103",
                "LatencyMax": "313",
                "Latency": "103 ~ 313",
                "PipelineII": "5",
                "PipelineDepth": "55"
              }
            ]
          }],
        "Area": {
          "DSP": "22",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "6",
          "FF": "4365",
          "AVAIL_FF": "141120",
          "UTIL_FF": "3",
          "LUT": "7110",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "10",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "maxPooling": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.482"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "56",
            "PipelineDepthMax": "1043",
            "PipelineDepth": "56 ~ 1043",
            "Loops": [
              {
                "Name": "VITIS_LOOP_32_2",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "99",
                "Latency": "0 ~ 99",
                "PipelineII": "3",
                "PipelineDepth": "7"
              },
              {
                "Name": "VITIS_LOOP_32_2",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "99",
                "Latency": "0 ~ 99",
                "PipelineII": "3",
                "PipelineDepth": "7"
              },
              {
                "Name": "VITIS_LOOP_32_2",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "99",
                "Latency": "0 ~ 99",
                "PipelineII": "3",
                "PipelineDepth": "7"
              },
              {
                "Name": "VITIS_LOOP_32_2",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "99",
                "Latency": "0 ~ 99",
                "PipelineII": "3",
                "PipelineDepth": "7"
              },
              {
                "Name": "VITIS_LOOP_32_2",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "99",
                "Latency": "0 ~ 99",
                "PipelineII": "3",
                "PipelineDepth": "7"
              },
              {
                "Name": "VITIS_LOOP_32_2",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "99",
                "Latency": "0 ~ 99",
                "PipelineII": "3",
                "PipelineDepth": "7"
              },
              {
                "Name": "VITIS_LOOP_32_2",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "99",
                "Latency": "0 ~ 99",
                "PipelineII": "3",
                "PipelineDepth": "7"
              },
              {
                "Name": "VITIS_LOOP_32_2",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "99",
                "Latency": "0 ~ 99",
                "PipelineII": "3",
                "PipelineDepth": "7"
              },
              {
                "Name": "VITIS_LOOP_32_2",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "99",
                "Latency": "0 ~ 99",
                "PipelineII": "3",
                "PipelineDepth": "7"
              },
              {
                "Name": "VITIS_LOOP_32_2",
                "TripCount": "",
                "LatencyMin": "5",
                "LatencyMax": "101",
                "Latency": "5 ~ 101",
                "PipelineII": "3",
                "PipelineDepth": "7"
              }
            ]
          }],
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "5",
          "FF": "3562",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "7094",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "10",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mat_mul": {
        "Latency": {
          "LatencyBest": "585",
          "LatencyAvg": "585",
          "LatencyWorst": "585",
          "PipelineII": "585",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.368"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_66_1",
            "TripCount": "8",
            "Latency": "584",
            "PipelineII": "",
            "PipelineDepth": "73",
            "Loops": [
              {
                "Name": "VITIS_LOOP_70_2",
                "TripCount": "10",
                "Latency": "16",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "VITIS_LOOP_70_2",
                "TripCount": "10",
                "Latency": "16",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "VITIS_LOOP_70_2",
                "TripCount": "10",
                "Latency": "16",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "VITIS_LOOP_70_2",
                "TripCount": "10",
                "Latency": "16",
                "PipelineII": "1",
                "PipelineDepth": "8"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "FF": "1358",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "4226",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "5",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mat_mul_1": {
        "Latency": {
          "LatencyBest": "1289",
          "LatencyAvg": "1289",
          "LatencyWorst": "1289",
          "PipelineII": "1289",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.354"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_66_1",
            "TripCount": "8",
            "Latency": "1288",
            "PipelineII": "",
            "PipelineDepth": "161",
            "Loops": [
              {
                "Name": "VITIS_LOOP_70_2",
                "TripCount": "32",
                "Latency": "38",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "VITIS_LOOP_70_2",
                "TripCount": "32",
                "Latency": "38",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "VITIS_LOOP_70_2",
                "TripCount": "32",
                "Latency": "38",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "VITIS_LOOP_70_2",
                "TripCount": "32",
                "Latency": "38",
                "PipelineII": "1",
                "PipelineDepth": "8"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "FF": "1353",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "4152",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "5",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mat_mul_2": {
        "Latency": {
          "LatencyBest": "323",
          "LatencyAvg": "323",
          "LatencyWorst": "323",
          "PipelineII": "323",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.354"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_66_1",
            "TripCount": "2",
            "Latency": "322",
            "PipelineII": "",
            "PipelineDepth": "161",
            "Loops": [
              {
                "Name": "VITIS_LOOP_70_2",
                "TripCount": "32",
                "Latency": "38",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "VITIS_LOOP_70_2",
                "TripCount": "32",
                "Latency": "38",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "VITIS_LOOP_70_2",
                "TripCount": "32",
                "Latency": "38",
                "PipelineII": "1",
                "PipelineDepth": "8"
              },
              {
                "Name": "VITIS_LOOP_70_2",
                "TripCount": "32",
                "Latency": "38",
                "PipelineII": "1",
                "PipelineDepth": "8"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "FF": "1335",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "4140",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "5",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "mat_mul_3": {
        "Latency": {
          "LatencyBest": "32",
          "LatencyAvg": "32",
          "LatencyWorst": "32",
          "PipelineII": "32",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.368"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_70_2",
            "TripCount": "8",
            "Latency": "14",
            "PipelineII": "1",
            "PipelineDepth": "8"
          },
          {
            "Name": "VITIS_LOOP_70_2",
            "TripCount": "8",
            "Latency": "14",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "FF": "697",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "2048",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "nn_inference": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.808"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_125_1",
            "TripCount": "1620",
            "Latency": "1620",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "3",
          "DSP": "53",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "14",
          "FF": "18831",
          "AVAIL_FF": "141120",
          "UTIL_FF": "13",
          "LUT": "55485",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "78",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-01-14 11:20:18 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
