

================================================================
== Vitis HLS Report for 'aes_round_Pipeline_mixColumnsLoop'
================================================================
* Date:           Wed Apr 17 16:01:50 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mixColumnsLoop  |       28|       28|         7|          7|          7|     4|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 7, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.28>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc15.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:337]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.13ns)   --->   "%icmp_ln337 = icmp_eq  i3 %i_2, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:337]   --->   Operation 14 'icmp' 'icmp_ln337' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.65ns)   --->   "%add_ln337 = add i3 %i_2, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:337]   --->   Operation 16 'add' 'add_ln337' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln337 = br i1 %icmp_ln337, void %for.inc15.i.split, void %for.inc.i15.preheader.exitStub" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:337]   --->   Operation 17 'br' 'br_ln337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln337 = zext i3 %i_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:337]   --->   Operation 18 'zext' 'zext_ln337' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 %zext_ln337" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 19 'getelementptr' 'state_addr' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%cpy = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 20 'load' 'cpy' <Predicate = (!icmp_ln337)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (0.96ns)   --->   "%xor_ln343 = xor i3 %i_2, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 21 'xor' 'xor_ln343' <Predicate = (!icmp_ln337)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln343 = zext i3 %xor_ln343" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 22 'zext' 'zext_ln343' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr i8 %state, i64 0, i64 %zext_ln343" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 23 'getelementptr' 'state_addr_1' <Predicate = (!icmp_ln337)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%cpy_1 = load i4 %state_addr_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 24 'load' 'cpy_1' <Predicate = (!icmp_ln337)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln337 = store i3 %add_ln337, i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:337]   --->   Operation 25 'store' 'store_ln337' <Predicate = (!icmp_ln337)> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln337)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 26 [1/2] (2.32ns)   --->   "%cpy = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 26 'load' 'cpy' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/2] (2.32ns)   --->   "%cpy_1 = load i4 %state_addr_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 27 'load' 'cpy_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln343_1_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %i_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 28 'bitconcatenate' 'zext_ln343_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln343_1 = zext i4 %zext_ln343_1_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 29 'zext' 'zext_ln343_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%state_addr_2 = getelementptr i8 %state, i64 0, i64 %zext_ln343_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 30 'getelementptr' 'state_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.32ns)   --->   "%cpy_2 = load i4 %state_addr_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 31 'load' 'cpy_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln343 = sext i3 %xor_ln343" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 32 'sext' 'sext_ln343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln343_2 = zext i4 %sext_ln343" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 33 'zext' 'zext_ln343_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%state_addr_3 = getelementptr i8 %state, i64 0, i64 %zext_ln343_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 34 'getelementptr' 'state_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.32ns)   --->   "%cpy_3 = load i4 %state_addr_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 35 'load' 'cpy_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 4.99>
ST_3 : Operation 36 [1/2] (2.32ns)   --->   "%cpy_2 = load i4 %state_addr_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 36 'load' 'cpy_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/2] (2.32ns)   --->   "%cpy_3 = load i4 %state_addr_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343]   --->   Operation 37 'load' 'cpy_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 38 [1/1] (4.99ns)   --->   "%tmp = call i8 @galois_multiplication, i8 %cpy, i4 2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:365]   --->   Operation 38 'call' 'tmp' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 39 [1/1] (4.99ns)   --->   "%tmp_4 = call i8 @galois_multiplication, i8 %cpy_1, i4 2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:370]   --->   Operation 39 'call' 'tmp_4' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [1/1] (4.99ns)   --->   "%tmp_5 = call i8 @galois_multiplication, i8 %cpy, i4 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:371]   --->   Operation 40 'call' 'tmp_5' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.98>
ST_4 : Operation 41 [1/1] (4.99ns)   --->   "%tmp_1 = call i8 @galois_multiplication, i8 %cpy_3, i4 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:366]   --->   Operation 41 'call' 'tmp_1' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 42 [1/1] (4.99ns)   --->   "%tmp_2 = call i8 @galois_multiplication, i8 %cpy_2, i4 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:367]   --->   Operation 42 'call' 'tmp_2' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 43 [1/1] (4.99ns)   --->   "%tmp_6 = call i8 @galois_multiplication, i8 %cpy_2, i4 3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:373]   --->   Operation 43 'call' 'tmp_6' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln372)   --->   "%xor_ln372_2 = xor i8 %tmp_5, i8 %tmp_6" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:372]   --->   Operation 44 'xor' 'xor_ln372_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln372)   --->   "%xor_ln372_1 = xor i8 %tmp_1, i8 %tmp_4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:372]   --->   Operation 45 'xor' 'xor_ln372_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln372 = xor i8 %xor_ln372_1, i8 %xor_ln372_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:372]   --->   Operation 46 'xor' 'xor_ln372' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.98>
ST_5 : Operation 47 [1/1] (4.99ns)   --->   "%tmp_3 = call i8 @galois_multiplication, i8 %cpy_1, i4 3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:368]   --->   Operation 47 'call' 'tmp_3' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln367)   --->   "%xor_ln367_2 = xor i8 %tmp_3, i8 %tmp_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:367]   --->   Operation 48 'xor' 'xor_ln367_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node xor_ln367)   --->   "%xor_ln367_1 = xor i8 %tmp_1, i8 %tmp" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:367]   --->   Operation 49 'xor' 'xor_ln367_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln367 = xor i8 %xor_ln367_1, i8 %xor_ln367_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:367]   --->   Operation 50 'xor' 'xor_ln367' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (4.99ns)   --->   "%tmp_7 = call i8 @galois_multiplication, i8 %cpy_2, i4 2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:375]   --->   Operation 51 'call' 'tmp_7' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 52 [1/1] (4.99ns)   --->   "%tmp_8 = call i8 @galois_multiplication, i8 %cpy_1, i4 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:376]   --->   Operation 52 'call' 'tmp_8' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln352 = store i8 %xor_ln372, i4 %state_addr_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:352]   --->   Operation 53 'store' 'store_ln352' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 5.98>
ST_6 : Operation 54 [1/1] (4.99ns)   --->   "%tmp_9 = call i8 @galois_multiplication, i8 %cpy_3, i4 3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378]   --->   Operation 54 'call' 'tmp_9' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node xor_ln377)   --->   "%xor_ln377_1 = xor i8 %tmp_7, i8 %tmp_5" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:377]   --->   Operation 55 'xor' 'xor_ln377_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node xor_ln377)   --->   "%xor_ln377_2 = xor i8 %tmp_9, i8 %tmp_8" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:377]   --->   Operation 56 'xor' 'xor_ln377_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln377 = xor i8 %xor_ln377_2, i8 %xor_ln377_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:377]   --->   Operation 57 'xor' 'xor_ln377' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (4.99ns)   --->   "%tmp_s = call i8 @galois_multiplication, i8 %cpy_3, i4 2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:380]   --->   Operation 58 'call' 'tmp_s' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 59 [1/1] (4.99ns)   --->   "%tmp_10 = call i8 @galois_multiplication, i8 %cpy, i4 3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:383]   --->   Operation 59 'call' 'tmp_10' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln382)   --->   "%xor_ln382_1 = xor i8 %tmp_8, i8 %tmp_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:382]   --->   Operation 60 'xor' 'xor_ln382_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xor_ln382)   --->   "%xor_ln382_2 = xor i8 %tmp_s, i8 %tmp_10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:382]   --->   Operation 61 'xor' 'xor_ln382_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln382 = xor i8 %xor_ln382_2, i8 %xor_ln382_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:382]   --->   Operation 62 'xor' 'xor_ln382' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln352 = store i8 %xor_ln367, i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:352]   --->   Operation 63 'store' 'store_ln352' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln339 = specpipeline void @_ssdm_op_SpecPipeline, i32 7, i32 0, i32 0, i32 0, void @empty_22" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:339]   --->   Operation 64 'specpipeline' 'specpipeline_ln339' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln332 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:332]   --->   Operation 65 'specloopname' 'specloopname_ln332' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (2.32ns)   --->   "%store_ln352 = store i8 %xor_ln377, i4 %state_addr_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:352]   --->   Operation 66 'store' 'store_ln352' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln352 = store i8 %xor_ln382, i4 %state_addr_3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:352]   --->   Operation 67 'store' 'store_ln352' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln337 = br void %for.inc15.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:337]   --->   Operation 68 'br' 'br_ln337' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.29ns
The critical path consists of the following:
	'alloca' operation ('i') [2]  (0 ns)
	'load' operation ('i', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:337) on local variable 'i' [6]  (0 ns)
	'xor' operation ('xor_ln343', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343) [17]  (0.965 ns)
	'getelementptr' operation ('state_addr_1', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343) [19]  (0 ns)
	'load' operation ('cpy', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343) on array 'state' [20]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('cpy', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:343) on array 'state' [16]  (2.32 ns)

 <State 3>: 4.99ns
The critical path consists of the following:
	'call' operation ('tmp', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:365) to 'galois_multiplication' [29]  (4.99 ns)

 <State 4>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_1', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:366) to 'galois_multiplication' [30]  (4.99 ns)
	'xor' operation ('xor_ln372_1', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:372) [40]  (0 ns)
	'xor' operation ('xor_ln372', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:372) [41]  (0.99 ns)

 <State 5>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_3', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:368) to 'galois_multiplication' [32]  (4.99 ns)
	'xor' operation ('xor_ln367_2', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:367) [33]  (0 ns)
	'xor' operation ('xor_ln367', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:367) [35]  (0.99 ns)

 <State 6>: 5.98ns
The critical path consists of the following:
	'call' operation ('tmp_9', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:378) to 'galois_multiplication' [44]  (4.99 ns)
	'xor' operation ('xor_ln377_2', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:377) [46]  (0 ns)
	'xor' operation ('xor_ln377', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:377) [47]  (0.99 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln352', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:352) of variable 'xor_ln377', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:377 on array 'state' [55]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
