m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/simulation/modelsim
valu
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1573490060
!i10b 1
!s100 =1Cme]Bz]B]LXKHMefK0g3
IKM<zD9kUKRL^k`PY8GihE1
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 alu_sv_unit
S1
R0
Z4 w1572611537
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/alu.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/alu.sv
L0 1
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1573490060.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/alu.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/alu.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work {+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3}
Z9 tCvgOpt 0
valudec
R1
R2
!i10b 1
!s100 GPMcaAd[1YMYjgZ=[78DF0
IERiboP;Z^f[S22^[:GRR>3
R3
!s105 aludec_sv_unit
S1
R0
R4
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/aludec.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/aludec.sv
L0 3
R5
r1
!s85 0
31
R6
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/aludec.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/aludec.sv|
!i113 1
R7
R8
R9
vcontroller
R1
Z10 !s110 1573490059
!i10b 1
!s100 6MLjf3d]nQnH1KA8anaOI2
IE[;l4kf^8F@GGR`K^d1QO3
R3
!s105 controller_sv_unit
S1
R0
R4
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/controller.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/controller.sv
L0 3
R5
r1
!s85 0
31
Z11 !s108 1573490059.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/controller.sv|
!i113 1
R7
R8
R9
vdatapath
R1
R10
!i10b 1
!s100 ;AE]jn^dmb4F;elgz3K>i1
I>GDEThJ1DA9_g@=3`VT]a0
R3
!s105 datapath_sv_unit
S1
R0
w1573489322
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv
L0 3
R5
r1
!s85 0
31
R11
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/datapath.sv|
!i113 1
R7
R8
R9
vdecode
R1
R10
!i10b 1
!s100 >B695@19=VFLHnI7PCIf43
InjNchRQ@Y=B4H;0ck`WM53
R3
!s105 decode_sv_unit
S1
R0
Z12 w1572611539
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv
L0 3
R5
r1
!s85 0
31
R11
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/decode.sv|
!i113 1
R7
R8
R9
Edmem
R12
Z13 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z14 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z15 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z16 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z17 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z18 8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/dmem.vhd
Z19 FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/dmem.vhd
l0
L12
Vbn3b0?2?3c<CA[;DdzR8^2
!s100 9UhgcemjCI:F<bA>GRZY=0
Z20 OV;C;10.5b;63
33
Z21 !s110 1573490061
!i10b 1
Z22 !s108 1573490061.000000
Z23 !s90 -reportprogress|300|-2008|-work|work|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/dmem.vhd|
Z24 !s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/dmem.vhd|
!i113 1
Z25 o-2008 -work work
Z26 tExplicit 1 CvgOpt 0
Abehave
R13
R14
R15
R16
R17
DEx4 work 4 dmem 0 22 bn3b0?2?3c<CA[;DdzR8^2
l48
L21
VDh96PiNJ]7?7j;Lg;aQ4C2
!s100 :T59bj[[mPPf;6aL4X8bL0
R20
33
R21
!i10b 1
R22
R23
R24
!i113 1
R25
R26
vexecute
R1
R10
!i10b 1
!s100 lA[8;mQYE=BBKzZB4:o?;2
I?XJLJMGF5gfmD^VBA3Ofc2
R3
!s105 execute_sv_unit
S1
R0
R12
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/execute.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/execute.sv
L0 1
R5
r1
!s85 0
31
R11
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/execute.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/execute.sv|
!i113 1
R7
R8
R9
vfetch
R1
R10
!i10b 1
!s100 @nk]l:BDbiS^hKN9mJgA<2
IRI@RlYVG_W@Y33RAOL1mI2
R3
!s105 fetch_sv_unit
S1
R0
w1573489627
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv
L0 1
R5
r1
!s85 0
31
Z27 !s108 1573490058.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/fetch.sv|
!i113 1
R7
R8
R9
vflopr
R1
Z28 !s110 1573490058
!i10b 1
!s100 kL@NB4QKh2Xd@HBZG@Cg=2
IEKnhc0gmE3gFGk]A7>gMA2
R3
!s105 flopr_sv_unit
S1
R0
Z29 w1573487529
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopr.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopr.sv
L0 1
R5
r1
!s85 0
31
R27
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopr.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopr.sv|
!i113 1
R7
R8
R9
vflopre
R1
R2
!i10b 1
!s100 0Y[WT;Vd^_Q:8PHlbk0O=3
I:e:OoOnBz6^[49if]]7Cz2
R3
!s105 flopre_sv_unit
S1
R0
w1573489876
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/flopre.sv|
!i113 1
R7
R8
R9
vhd_unit
R1
R2
!i10b 1
!s100 8ON@m:3XDCnMFIf`=DWBo2
I^HYz`1ZfgQkJBK=M;X=T@3
R3
!s105 hd_unit_sv_unit
S1
R0
R29
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/hd_unit.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/hd_unit.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/hd_unit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/hd_unit.sv|
!i113 1
R7
R8
R9
vimem
R1
R28
!i10b 1
!s100 H>2lEZ]XJ8kW[2>Am;h3z3
Ial0aEWJL3_;GVz??7VVhd0
R3
!s105 imem_sv_unit
S1
R0
w1573487546
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv
L0 1
R5
r1
!s85 0
31
R27
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/imem.sv|
!i113 1
R7
R8
R9
vmaindec
R1
R28
!i10b 1
!s100 KTF`7;KUS0dFb4M8Y>UVj2
Ik1bM:7hOe1TQ>BJ:eUj?k0
R3
!s105 maindec_sv_unit
S1
R0
Z30 w1572611540
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/maindec.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/maindec.sv
L0 1
R5
r1
!s85 0
31
R27
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/maindec.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/maindec.sv|
!i113 1
R7
R8
R9
vmemory
R1
Z31 !s110 1573490057
!i10b 1
!s100 :QaJFCgiF`DbUSUTmWUH23
IiR@GnUN8C=cUX16aVfL]R1
R3
!s105 memory_sv_unit
S1
R0
R30
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/memory.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/memory.sv
L0 3
R5
r1
!s85 0
31
Z32 !s108 1573490057.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/memory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/memory.sv|
!i113 1
R7
R8
R9
vmux2
R1
R31
!i10b 1
!s100 ZcFDEPCUJJ5S4b`8L47QX0
I?X=TJfLAhkcOnhZXKlzYU0
R3
!s105 mux2_sv_unit
S1
R0
R30
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux2.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux2.sv
L0 3
R5
r1
!s85 0
31
R32
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux2.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/mux2.sv|
!i113 1
R7
R8
R9
vprocessor_arm
R1
R31
!i10b 1
!s100 3TD;6Z;EPCURbN04XmFY20
IPki1[Xj5BellOZoLjCK6o2
R3
!s105 processor_arm_sv_unit
S1
R0
w1573487706
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv
L0 3
R5
r1
!s85 0
31
R32
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_arm.sv|
!i113 1
R7
R8
R9
vprocessor_tb
R1
!s110 1573490062
!i10b 1
!s100 4MZHVh?]hNTBcY[U3jOWb0
I3;_Z9EnUHI9BfG<68oGAm3
R3
!s105 processor_tb_sv_unit
S1
R0
w1572620775
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_tb.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_tb.sv
L0 4
R5
r1
!s85 0
31
R22
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/processor_tb.sv|
!i113 1
R7
R8
R9
vregfile
R1
R31
!i10b 1
!s100 KYFX5GL9`]JoQnkQHZz[S0
I]HKRNH2<Tzhm74OhfYDVi0
R3
!s105 regfile_sv_unit
S1
R0
R30
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/regfile.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/regfile.sv
L0 1
R5
r1
!s85 0
31
R32
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/regfile.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/regfile.sv|
!i113 1
R7
R8
R9
vsignext
R1
Z33 !s110 1573490056
!i10b 1
!s100 2ZRMD`bBSXDBVj5CaaQFc1
I50d88LLb1OCOF1`hN93]:1
R3
!s105 signext_sv_unit
S1
R0
R30
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/signext.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/signext.sv
L0 1
R5
r1
!s85 0
31
Z34 !s108 1573490056.000000
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/signext.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/signext.sv|
!i113 1
R7
R8
R9
vwriteback
R1
R33
!i10b 1
!s100 hk5;3<F?WSmSJ]D;T7OMW3
IN9M4jK80o8l0lM]mW<jXD0
R3
!s105 writeback_sv_unit
S1
R0
R30
8C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/writeback.sv
FC:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/writeback.sv
L0 3
R5
r1
!s85 0
31
R34
!s107 C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/writeback.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3|C:/Users/mat_o/Desktop/Cosas Facultad/ArqComp/ArquitecturaFPGA/Lab3/writeback.sv|
!i113 1
R7
R8
R9
