boundary constraints 0.18994322511974496
interconnection length 0.17266907446923402
feasible b*-tree 0.1369335919974957
perturbation 0.13395602396894213
related modules 0.12478545731944277
simulated annealing 0.12055579428284177
logic modules 0.10708949965528002
feasibility conditions 0.09492263762284193
algorithm 0.08887519685822223
modules 0.08042699074599997
module placement problem 0.07701621594516932
outputs 0.06959089326078573
silicon area 0.06892177119653861
sequence pairs 0.062024688957705514
module placement 0.060136612142865704
