Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 26 23:04:53 2022
| Host         : LAPTOP-TDKNUURL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Cache02Data_wrapper_timing_summary_routed.rpt -pb Cache02Data_wrapper_timing_summary_routed.pb -rpx Cache02Data_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Cache02Data_wrapper
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  98          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (42)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (42)
-------------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.778        0.000                      0                  585        0.179        0.000                      0                  585        4.090        0.000                       0                   698  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.778        0.000                      0                  585        0.179        0.000                      0                  585        4.090        0.000                       0                   698  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 dinb_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.246ns (16.385%)  route 1.255ns (83.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 10.388 - 5.000 ) 
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.211     5.682    clk_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  dinb_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.246     5.928 r  dinb_reg[51]/Q
                         net (fo=4, routed)           1.255     7.183    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[15]
    RAMB36_X1Y5          RAMB36E1                                     r  cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.167    10.388    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.725    
                         clock uncertainty           -0.035    10.690    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                     -0.729     9.961    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.961    
                         arrival time                          -7.183    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             2.785ns  (required time - arrival time)
  Source:                 writeIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 0.269ns (15.263%)  route 1.493ns (84.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 10.400 - 5.000 ) 
    Source Clock Delay      (SCD):    5.676ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.205     5.676    clk_IBUF_BUFG
    SLICE_X23Y35         FDRE                                         r  writeIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.269     5.945 r  writeIndex_reg[2]/Q
                         net (fo=8, routed)           1.493     7.438    cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y7          RAMB36E1                                     r  cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.179    10.400    cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.737    
                         clock uncertainty           -0.035    10.702    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.479    10.223    cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.223    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  2.785    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 dinb_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.246ns (17.263%)  route 1.179ns (82.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 10.388 - 5.000 ) 
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.212     5.683    clk_IBUF_BUFG
    SLICE_X19Y47         FDRE                                         r  dinb_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.246     5.929 r  dinb_reg[61]/Q
                         net (fo=4, routed)           1.179     7.108    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[25]
    RAMB36_X1Y5          RAMB36E1                                     r  cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPBDIP[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.167    10.388    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.725    
                         clock uncertainty           -0.035    10.690    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[2])
                                                     -0.729     9.961    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.961    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 dinb_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.246ns (17.523%)  route 1.158ns (82.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 10.388 - 5.000 ) 
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.211     5.682    clk_IBUF_BUFG
    SLICE_X25Y48         FDRE                                         r  dinb_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.246     5.928 r  dinb_reg[49]/Q
                         net (fo=4, routed)           1.158     7.086    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[13]
    RAMB36_X1Y5          RAMB36E1                                     r  cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.167    10.388    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.725    
                         clock uncertainty           -0.035    10.690    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                     -0.729     9.961    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.961    
                         arrival time                          -7.086    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 dinb_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.269ns (18.024%)  route 1.223ns (81.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 10.388 - 5.000 ) 
    Source Clock Delay      (SCD):    5.681ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.210     5.681    clk_IBUF_BUFG
    SLICE_X27Y43         FDRE                                         r  dinb_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.269     5.950 r  dinb_reg[38]/Q
                         net (fo=4, routed)           1.223     7.173    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[2]
    RAMB36_X1Y5          RAMB36E1                                     r  cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.167    10.388    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.725    
                         clock uncertainty           -0.035    10.690    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                     -0.624    10.066    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.066    
                         arrival time                          -7.173    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 writeIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.269ns (16.546%)  route 1.357ns (83.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 10.400 - 5.000 ) 
    Source Clock Delay      (SCD):    5.677ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.206     5.677    clk_IBUF_BUFG
    SLICE_X21Y36         FDRE                                         r  writeIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.269     5.946 r  writeIndex_reg[1]/Q
                         net (fo=8, routed)           1.357     7.303    cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y7          RAMB36E1                                     r  cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.179    10.400    cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.737    
                         clock uncertainty           -0.035    10.702    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.479    10.223    cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.223    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 dinb_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            cache02Data_04/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[20]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.269ns (19.027%)  route 1.145ns (80.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 10.396 - 5.000 ) 
    Source Clock Delay      (SCD):    5.726ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.255     5.726    clk_IBUF_BUFG
    SLICE_X15Y37         FDRE                                         r  dinb_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.269     5.995 r  dinb_reg[22]/Q
                         net (fo=4, routed)           1.145     7.140    cache02Data_04/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[22]
    RAMB36_X0Y6          RAMB36E1                                     r  cache02Data_04/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.175    10.396    cache02Data_04/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  cache02Data_04/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.733    
                         clock uncertainty           -0.035    10.698    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                     -0.624    10.074    cache02Data_04/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 dinb_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[25]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.246ns (18.615%)  route 1.076ns (81.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 10.388 - 5.000 ) 
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.212     5.683    clk_IBUF_BUFG
    SLICE_X19Y48         FDRE                                         r  dinb_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.246     5.929 r  dinb_reg[63]/Q
                         net (fo=4, routed)           1.076     7.004    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[27]
    RAMB36_X1Y5          RAMB36E1                                     r  cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.167    10.388    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.725    
                         clock uncertainty           -0.035    10.690    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[25])
                                                     -0.724     9.966    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.966    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 dinb_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.246ns (18.713%)  route 1.069ns (81.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 10.388 - 5.000 ) 
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.211     5.682    clk_IBUF_BUFG
    SLICE_X23Y48         FDRE                                         r  dinb_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.246     5.928 r  dinb_reg[47]/Q
                         net (fo=4, routed)           1.069     6.996    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[11]
    RAMB36_X1Y5          RAMB36E1                                     r  cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.167    10.388    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.725    
                         clock uncertainty           -0.035    10.690    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                     -0.729     9.961    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.961    
                         arrival time                          -6.996    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 dinb_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.269ns (19.110%)  route 1.139ns (80.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 10.388 - 5.000 ) 
    Source Clock Delay      (SCD):    5.682ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.211     5.682    clk_IBUF_BUFG
    SLICE_X23Y48         FDRE                                         r  dinb_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.269     5.951 r  dinb_reg[46]/Q
                         net (fo=4, routed)           1.139     7.089    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[10]
    RAMB36_X1Y5          RAMB36E1                                     r  cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    AL31                                              0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     5.639 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     8.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     8.221 f  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.167    10.388    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.338    10.725    
                         clock uncertainty           -0.035    10.690    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                     -0.624    10.066    cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.066    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  2.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 treeData_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            treeData_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.146ns (54.799%)  route 0.120ns (45.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.829     2.107    clk_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  treeData_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.118     2.225 r  treeData_reg[2][5]/Q
                         net (fo=2, routed)           0.120     2.346    treeData_reg_n_0_[2][5]
    SLICE_X34Y37         LUT4 (Prop_lut4_I3_O)        0.028     2.374 r  treeData[2][5]_i_1/O
                         net (fo=1, routed)           0.000     2.374    treeData[2][5]_i_1_n_0
    SLICE_X34Y37         FDRE                                         r  treeData_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.091     2.610    clk_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  treeData_reg[2][5]/C
                         clock pessimism             -0.503     2.107    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.087     2.194    treeData_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 treeData_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            treeData_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.367%)  route 0.116ns (47.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.829     2.107    clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  treeData_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDRE (Prop_fdre_C_Q)         0.100     2.207 r  treeData_reg[0][4]/Q
                         net (fo=2, routed)           0.116     2.324    treeData_reg_n_0_[0][4]
    SLICE_X33Y36         LUT4 (Prop_lut4_I3_O)        0.028     2.352 r  treeData[0][4]_i_1/O
                         net (fo=1, routed)           0.000     2.352    treeData[0][4]_i_1_n_0
    SLICE_X33Y36         FDRE                                         r  treeData_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.091     2.610    clk_IBUF_BUFG
    SLICE_X33Y36         FDRE                                         r  treeData_reg[0][4]/C
                         clock pessimism             -0.503     2.107    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.061     2.168    treeData_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 tree_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            tree_reg[7][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.532%)  route 0.116ns (47.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.828     2.106    clk_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  tree_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.100     2.206 r  tree_reg[7][0]/Q
                         net (fo=2, routed)           0.116     2.322    tree_reg_n_0_[7][0]
    SLICE_X35Y35         LUT6 (Prop_lut6_I0_O)        0.028     2.350 r  tree[7][0]_i_1/O
                         net (fo=1, routed)           0.000     2.350    tree[7][0]_i_1_n_0
    SLICE_X35Y35         FDRE                                         r  tree_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.090     2.609    clk_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  tree_reg[7][0]/C
                         clock pessimism             -0.503     2.106    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.060     2.166    tree_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tree_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            tree_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.129ns (48.033%)  route 0.140ns (51.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.830     2.108    clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  tree_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.100     2.208 r  tree_reg[2][2]/Q
                         net (fo=2, routed)           0.140     2.348    tree_reg_n_0_[2][2]
    SLICE_X35Y38         LUT5 (Prop_lut5_I0_O)        0.029     2.377 r  tree[2][2]_i_1/O
                         net (fo=1, routed)           0.000     2.377    tree_reg[2]
    SLICE_X35Y38         FDRE                                         r  tree_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.093     2.612    clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  tree_reg[2][2]/C
                         clock pessimism             -0.504     2.108    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.070     2.178    tree_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 tree_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            tree_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.129ns (47.817%)  route 0.141ns (52.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.831     2.109    clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  tree_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.100     2.209 r  tree_reg[5][2]/Q
                         net (fo=2, routed)           0.141     2.350    tree_reg_n_0_[5][2]
    SLICE_X33Y39         LUT5 (Prop_lut5_I0_O)        0.029     2.379 r  tree[5][2]_i_1/O
                         net (fo=1, routed)           0.000     2.379    tree[5][2]_i_1_n_0
    SLICE_X33Y39         FDRE                                         r  tree_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.094     2.613    clk_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  tree_reg[5][2]/C
                         clock pessimism             -0.504     2.109    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.070     2.179    tree_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 tree_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            tree_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.145ns (49.023%)  route 0.151ns (50.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.830     2.108    clk_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  tree_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.118     2.226 r  tree_reg[0][2]/Q
                         net (fo=2, routed)           0.151     2.377    tree_reg_n_0_[0][2]
    SLICE_X34Y38         LUT5 (Prop_lut5_I4_O)        0.027     2.404 r  tree[0][2]_i_1/O
                         net (fo=1, routed)           0.000     2.404    tree_reg[0]
    SLICE_X34Y38         FDRE                                         r  tree_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.093     2.612    clk_IBUF_BUFG
    SLICE_X34Y38         FDRE                                         r  tree_reg[0][2]/C
                         clock pessimism             -0.504     2.108    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.093     2.201    tree_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 treeData_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            treeData_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.146ns (49.671%)  route 0.148ns (50.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.827     2.105    clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  treeData_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.118     2.223 r  treeData_reg[1][2]/Q
                         net (fo=2, routed)           0.148     2.371    treeData_reg_n_0_[1][2]
    SLICE_X38Y38         LUT5 (Prop_lut5_I4_O)        0.028     2.399 r  treeData[1][2]_i_1/O
                         net (fo=1, routed)           0.000     2.399    treeData[1][2]_i_1_n_0
    SLICE_X38Y38         FDRE                                         r  treeData_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.089     2.608    clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  treeData_reg[1][2]/C
                         clock pessimism             -0.503     2.105    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.087     2.192    treeData_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 treeData_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            treeData_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.839%)  route 0.140ns (52.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.825     2.103    clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  treeData_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.100     2.203 r  treeData_reg[0][2]/Q
                         net (fo=2, routed)           0.140     2.343    treeData_reg_n_0_[0][2]
    SLICE_X39Y36         LUT5 (Prop_lut5_I4_O)        0.028     2.371 r  treeData[0][2]_i_1/O
                         net (fo=1, routed)           0.000     2.371    treeData[0][2]_i_1_n_0
    SLICE_X39Y36         FDRE                                         r  treeData_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.086     2.605    clk_IBUF_BUFG
    SLICE_X39Y36         FDRE                                         r  treeData_reg[0][2]/C
                         clock pessimism             -0.502     2.103    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.060     2.163    treeData_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 treeData_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            treeData_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.839%)  route 0.140ns (52.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.830     2.108    clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  treeData_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.100     2.208 r  treeData_reg[0][5]/Q
                         net (fo=2, routed)           0.140     2.348    treeData_reg_n_0_[0][5]
    SLICE_X33Y37         LUT4 (Prop_lut4_I3_O)        0.028     2.376 r  treeData[0][5]_i_1/O
                         net (fo=1, routed)           0.000     2.376    treeData[0][5]_i_1_n_0
    SLICE_X33Y37         FDRE                                         r  treeData_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.092     2.611    clk_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  treeData_reg[0][5]/C
                         clock pessimism             -0.503     2.108    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.060     2.168    treeData_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 tree_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            tree_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.839%)  route 0.140ns (52.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.825     2.103    clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  tree_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.100     2.203 r  tree_reg[0][1]/Q
                         net (fo=2, routed)           0.140     2.343    tree_reg_n_0_[0][1]
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.028     2.371 r  tree[0][1]_i_1/O
                         net (fo=1, routed)           0.000     2.371    data7[1]
    SLICE_X37Y35         FDRE                                         r  tree_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.086     2.605    clk_IBUF_BUFG
    SLICE_X37Y35         FDRE                                         r  tree_reg[0][1]/C
                         clock pessimism             -0.502     2.103    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.060     2.163    tree_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         70.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         70.000      67.817     RAMB36_X0Y8   cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         70.000      67.817     RAMB36_X0Y8   cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         70.000      67.817     RAMB36_X1Y9   cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         70.000      67.817     RAMB36_X1Y9   cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         70.000      67.817     RAMB36_X0Y7   cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         70.000      67.817     RAMB36_X0Y7   cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         70.000      67.817     RAMB36_X1Y8   cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         70.000      67.817     RAMB36_X1Y8   cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         70.000      67.817     RAMB36_X1Y7   cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         70.000      67.817     RAMB36_X1Y7   cache02Data_03/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         65.000      64.090     SLICE_X12Y35  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.910         65.000      64.090     SLICE_X12Y35  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         65.000      64.090     SLICE_X12Y35  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.910         65.000      64.090     SLICE_X12Y35  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         65.000      64.090     SLICE_X12Y35  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.910         65.000      64.090     SLICE_X12Y35  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         65.000      64.090     SLICE_X12Y35  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.910         65.000      64.090     SLICE_X12Y35  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.910         65.000      64.090     SLICE_X12Y48  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            0.910         65.000      64.090     SLICE_X12Y48  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X12Y35  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X12Y35  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X12Y35  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X12Y35  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X12Y35  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X12Y35  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X12Y35  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X12Y35  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X12Y48  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.910         5.000       4.090      SLICE_X12Y48  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            DataMemRead[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.611ns  (logic 3.768ns (22.686%)  route 12.843ns (77.314%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[4]_inst/O
                         net (fo=339, routed)         6.202     6.941    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/A2
    SLICE_X18Y45         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.156     7.097 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.097    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/OA
    SLICE_X18Y45         MUXF7 (Prop_muxf7_I1_O)      0.123     7.220 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/F7.A/O
                         net (fo=1, routed)           0.000     7.220    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/O1
    SLICE_X18Y45         MUXF8 (Prop_muxf8_I1_O)      0.054     7.274 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29/F8/O
                         net (fo=1, routed)           0.729     8.003    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_29_29_n_0
    SLICE_X17Y45         LUT3 (Prop_lut3_I2_O)        0.167     8.170 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=2, routed)           0.687     8.857    MemRead[0][29]
    SLICE_X13Y43         LUT6 (Prop_lut6_I1_O)        0.170     9.027 r  DataMemRead_OBUF[29]_inst_i_2/O
                         net (fo=1, routed)           0.823     9.851    DataMemRead_OBUF[29]_inst_i_2_n_0
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.053     9.904 r  DataMemRead_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           4.401    14.305    DataMemRead_OBUF[29]
    AD32                 OBUF (Prop_obuf_I_O)         2.306    16.611 r  DataMemRead_OBUF[29]_inst/O
                         net (fo=0)                   0.000    16.611    DataMemRead[29]
    AD32                                                              r  DataMemRead[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            DataMemRead[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.506ns  (logic 3.702ns (22.430%)  route 12.804ns (77.570%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[4]_inst/O
                         net (fo=339, routed)         6.969     7.708    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/A2
    SLICE_X24Y48         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.093     7.801 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.801    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/OA
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I1_O)      0.123     7.924 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/F7.A/O
                         net (fo=1, routed)           0.000     7.924    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/O1
    SLICE_X24Y48         MUXF8 (Prop_muxf8_I1_O)      0.054     7.978 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14/F8/O
                         net (fo=1, routed)           0.765     8.743    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_14_14_n_0
    SLICE_X19Y48         LUT3 (Prop_lut3_I0_O)        0.156     8.899 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[14]_INST_0/O
                         net (fo=2, routed)           0.888     9.787    MemRead[0][14]
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.053     9.840 r  DataMemRead_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.302    10.142    DataMemRead_OBUF[14]_inst_i_2_n_0
    SLICE_X11Y44         LUT4 (Prop_lut4_I1_O)        0.065    10.207 r  DataMemRead_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.880    14.087    DataMemRead_OBUF[14]
    AH27                 OBUF (Prop_obuf_I_O)         2.419    16.506 r  DataMemRead_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.506    DataMemRead[14]
    AH27                                                              r  DataMemRead[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            DataMemRead[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.406ns  (logic 3.690ns (22.495%)  route 12.715ns (77.505%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[4]_inst/O
                         net (fo=339, routed)         6.204     6.943    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/A2
    SLICE_X14Y49         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.053     6.996 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.996    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/OD
    SLICE_X14Y49         MUXF7 (Prop_muxf7_I0_O)      0.136     7.132 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F7.B/O
                         net (fo=1, routed)           0.000     7.132    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/O0
    SLICE_X14Y49         MUXF8 (Prop_muxf8_I0_O)      0.057     7.189 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31/F8/O
                         net (fo=1, routed)           0.557     7.746    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_31_31_n_0
    SLICE_X15Y48         LUT3 (Prop_lut3_I0_O)        0.166     7.912 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=2, routed)           0.929     8.841    MemRead[0][31]
    SLICE_X15Y41         LUT6 (Prop_lut6_I1_O)        0.170     9.011 r  DataMemRead_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           0.457     9.468    DataMemRead_OBUF[31]_inst_i_2_n_0
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.053     9.521 r  DataMemRead_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           4.569    14.089    DataMemRead_OBUF[31]
    AH30                 OBUF (Prop_obuf_I_O)         2.316    16.406 r  DataMemRead_OBUF[31]_inst/O
                         net (fo=0)                   0.000    16.406    DataMemRead[31]
    AH30                                                              r  DataMemRead[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[8]
                            (input port)
  Destination:            DataMemRead[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.325ns  (logic 3.284ns (20.114%)  route 13.042ns (79.886%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM28                                              0.000     0.000 r  A[8] (IN)
                         net (fo=0)                   0.000     0.000    A[8]
    AM28                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[8]_inst/O
                         net (fo=394, routed)         4.872     5.611    A_IBUF[8]
    SLICE_X19Y42         LUT5 (Prop_lut5_I1_O)        0.053     5.664 r  j[0]_i_15/O
                         net (fo=1, routed)           0.273     5.937    j[0]_i_15_n_0
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.053     5.990 f  j[0]_i_5/O
                         net (fo=36, routed)          0.785     6.775    j[0]_i_5_n_0
    SLICE_X19Y36         LUT2 (Prop_lut2_I1_O)        0.053     6.828 f  j[1]_i_2/O
                         net (fo=33, routed)          2.303     9.131    j[1]_i_2_n_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I0_O)        0.053     9.184 f  DataMemRead_OBUF[20]_inst_i_4/O
                         net (fo=1, routed)           0.459     9.643    DataMemRead_OBUF[20]_inst_i_4_n_0
    SLICE_X8Y39          LUT4 (Prop_lut4_I3_O)        0.053     9.696 r  DataMemRead_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           4.350    14.046    DataMemRead_OBUF[20]
    AC28                 OBUF (Prop_obuf_I_O)         2.279    16.325 r  DataMemRead_OBUF[20]_inst/O
                         net (fo=0)                   0.000    16.325    DataMemRead[20]
    AC28                                                              r  DataMemRead[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[8]
                            (input port)
  Destination:            DataMemRead[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.291ns  (logic 3.308ns (20.307%)  route 12.983ns (79.693%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM28                                              0.000     0.000 r  A[8] (IN)
                         net (fo=0)                   0.000     0.000    A[8]
    AM28                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[8]_inst/O
                         net (fo=394, routed)         4.872     5.611    A_IBUF[8]
    SLICE_X19Y42         LUT5 (Prop_lut5_I1_O)        0.053     5.664 r  j[0]_i_15/O
                         net (fo=1, routed)           0.273     5.937    j[0]_i_15_n_0
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.053     5.990 f  j[0]_i_5/O
                         net (fo=36, routed)          0.785     6.775    j[0]_i_5_n_0
    SLICE_X19Y36         LUT2 (Prop_lut2_I1_O)        0.053     6.828 f  j[1]_i_2/O
                         net (fo=33, routed)          2.540     9.368    j[1]_i_2_n_0
    SLICE_X10Y38         LUT5 (Prop_lut5_I0_O)        0.053     9.421 f  DataMemRead_OBUF[25]_inst_i_4/O
                         net (fo=1, routed)           0.211     9.632    DataMemRead_OBUF[25]_inst_i_4_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.053     9.685 r  DataMemRead_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           4.303    13.987    DataMemRead_OBUF[25]
    AF31                 OBUF (Prop_obuf_I_O)         2.304    16.291 r  DataMemRead_OBUF[25]_inst/O
                         net (fo=0)                   0.000    16.291    DataMemRead[25]
    AF31                                                              r  DataMemRead[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[8]
                            (input port)
  Destination:            DataMemRead[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.145ns  (logic 3.269ns (20.249%)  route 12.876ns (79.751%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM28                                              0.000     0.000 r  A[8] (IN)
                         net (fo=0)                   0.000     0.000    A[8]
    AM28                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[8]_inst/O
                         net (fo=394, routed)         4.872     5.611    A_IBUF[8]
    SLICE_X19Y42         LUT5 (Prop_lut5_I1_O)        0.053     5.664 r  j[0]_i_15/O
                         net (fo=1, routed)           0.273     5.937    j[0]_i_15_n_0
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.053     5.990 f  j[0]_i_5/O
                         net (fo=36, routed)          0.785     6.775    j[0]_i_5_n_0
    SLICE_X19Y36         LUT2 (Prop_lut2_I1_O)        0.053     6.828 f  j[1]_i_2/O
                         net (fo=33, routed)          2.408     9.236    j[1]_i_2_n_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I0_O)        0.053     9.289 f  DataMemRead_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.713    10.001    DataMemRead_OBUF[2]_inst_i_4_n_0
    SLICE_X8Y40          LUT4 (Prop_lut4_I3_O)        0.053    10.054 r  DataMemRead_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.826    13.880    DataMemRead_OBUF[2]
    AC24                 OBUF (Prop_obuf_I_O)         2.265    16.145 r  DataMemRead_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.145    DataMemRead[2]
    AC24                                                              r  DataMemRead[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[8]
                            (input port)
  Destination:            DataMemRead[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.091ns  (logic 3.276ns (20.357%)  route 12.815ns (79.643%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM28                                              0.000     0.000 r  A[8] (IN)
                         net (fo=0)                   0.000     0.000    A[8]
    AM28                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[8]_inst/O
                         net (fo=394, routed)         4.872     5.611    A_IBUF[8]
    SLICE_X19Y42         LUT5 (Prop_lut5_I1_O)        0.053     5.664 r  j[0]_i_15/O
                         net (fo=1, routed)           0.273     5.937    j[0]_i_15_n_0
    SLICE_X17Y42         LUT3 (Prop_lut3_I1_O)        0.053     5.990 f  j[0]_i_5/O
                         net (fo=36, routed)          0.785     6.775    j[0]_i_5_n_0
    SLICE_X19Y36         LUT2 (Prop_lut2_I1_O)        0.053     6.828 f  j[1]_i_2/O
                         net (fo=33, routed)          2.607     9.435    j[1]_i_2_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.053     9.488 f  DataMemRead_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.561    10.050    DataMemRead_OBUF[1]_inst_i_4_n_0
    SLICE_X8Y42          LUT4 (Prop_lut4_I3_O)        0.053    10.103 r  DataMemRead_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.717    13.820    DataMemRead_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         2.271    16.091 r  DataMemRead_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.091    DataMemRead[1]
    AD24                                                              r  DataMemRead[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[9]
                            (input port)
  Destination:            DataMemRead[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.079ns  (logic 3.419ns (21.262%)  route 12.660ns (78.738%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN25                                              0.000     0.000 f  A[9] (IN)
                         net (fo=0)                   0.000     0.000    A[9]
    AN25                 IBUF (Prop_ibuf_I_O)         0.723     0.723 f  A_IBUF[9]_inst/O
                         net (fo=330, routed)         5.057     5.781    A_IBUF[9]
    SLICE_X20Y32         LUT6 (Prop_lut6_I3_O)        0.053     5.834 r  j[0]_i_7/O
                         net (fo=1, routed)           0.319     6.153    j[0]_i_7_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I0_O)        0.053     6.206 f  j[0]_i_2/O
                         net (fo=36, routed)          0.816     7.021    j[0]_i_2_n_0
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.070     7.091 f  hit_OBUF_inst_i_2/O
                         net (fo=44, routed)          1.867     8.958    hit_OBUF
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.169     9.127 r  DataMemRead_OBUF[30]_inst_i_2/O
                         net (fo=1, routed)           0.351     9.477    DataMemRead_OBUF[30]_inst_i_2_n_0
    SLICE_X16Y44         LUT4 (Prop_lut4_I1_O)        0.053     9.530 r  DataMemRead_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           4.251    13.782    DataMemRead_OBUF[30]
    AD31                 OBUF (Prop_obuf_I_O)         2.298    16.079 r  DataMemRead_OBUF[30]_inst/O
                         net (fo=0)                   0.000    16.079    DataMemRead[30]
    AD31                                                              r  DataMemRead[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            DataMemRead[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.031ns  (logic 3.684ns (22.980%)  route 12.347ns (77.020%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[4]_inst/O
                         net (fo=339, routed)         6.591     7.330    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/A2
    SLICE_X22Y51         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.193     7.523 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.523    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/OA
    SLICE_X22Y51         MUXF7 (Prop_muxf7_I1_O)      0.123     7.646 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/F7.A/O
                         net (fo=1, routed)           0.000     7.646    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/O1
    SLICE_X22Y51         MUXF8 (Prop_muxf8_I1_O)      0.054     7.700 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16/F8/O
                         net (fo=1, routed)           0.844     8.545    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_16_16_n_0
    SLICE_X17Y51         LUT3 (Prop_lut3_I2_O)        0.156     8.701 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.829     9.530    MemRead[0][16]
    SLICE_X17Y45         LUT6 (Prop_lut6_I1_O)        0.053     9.583 r  DataMemRead_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.131     9.714    DataMemRead_OBUF[16]_inst_i_2_n_0
    SLICE_X17Y45         LUT4 (Prop_lut4_I1_O)        0.053     9.767 r  DataMemRead_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           3.952    13.719    DataMemRead_OBUF[16]
    AG28                 OBUF (Prop_obuf_I_O)         2.312    16.031 r  DataMemRead_OBUF[16]_inst/O
                         net (fo=0)                   0.000    16.031    DataMemRead[16]
    AG28                                                              r  DataMemRead[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[9]
                            (input port)
  Destination:            DataMemRead[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.003ns  (logic 3.430ns (21.431%)  route 12.573ns (78.569%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN25                                              0.000     0.000 f  A[9] (IN)
                         net (fo=0)                   0.000     0.000    A[9]
    AN25                 IBUF (Prop_ibuf_I_O)         0.723     0.723 f  A_IBUF[9]_inst/O
                         net (fo=330, routed)         5.057     5.781    A_IBUF[9]
    SLICE_X20Y32         LUT6 (Prop_lut6_I3_O)        0.053     5.834 r  j[0]_i_7/O
                         net (fo=1, routed)           0.319     6.153    j[0]_i_7_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I0_O)        0.053     6.206 f  j[0]_i_2/O
                         net (fo=36, routed)          0.816     7.021    j[0]_i_2_n_0
    SLICE_X19Y36         LUT4 (Prop_lut4_I0_O)        0.070     7.091 f  hit_OBUF_inst_i_2/O
                         net (fo=44, routed)          1.750     8.841    hit_OBUF
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.169     9.010 r  DataMemRead_OBUF[28]_inst_i_2/O
                         net (fo=1, routed)           0.458     9.468    DataMemRead_OBUF[28]_inst_i_2_n_0
    SLICE_X16Y45         LUT4 (Prop_lut4_I1_O)        0.053     9.521 r  DataMemRead_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           4.174    13.695    DataMemRead_OBUF[28]
    AF30                 OBUF (Prop_obuf_I_O)         2.309    16.003 r  DataMemRead_OBUF[28]_inst/O
                         net (fo=0)                   0.000    16.003    DataMemRead[28]
    AF30                                                              r  DataMemRead[28] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[10]
                            (input port)
  Destination:            DataMemRead[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.283ns  (logic 1.338ns (31.247%)  route 2.945ns (68.753%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM25                                              0.000     0.000 r  A[10] (IN)
                         net (fo=0)                   0.000     0.000    A[10]
    AM25                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  A_IBUF[10]_inst/O
                         net (fo=42, routed)          1.042     1.169    A_IBUF[10]
    SLICE_X19Y47         LUT6 (Prop_lut6_I0_O)        0.028     1.197 r  j[0]_i_4/O
                         net (fo=68, routed)          0.277     1.473    j[0]_i_4_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I5_O)        0.028     1.501 r  DataMemRead_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.109     1.611    DataMemRead_OBUF[10]_inst_i_2_n_0
    SLICE_X16Y44         LUT4 (Prop_lut4_I1_O)        0.028     1.639 r  DataMemRead_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.517     3.156    DataMemRead_OBUF[10]
    AG26                 OBUF (Prop_obuf_I_O)         1.128     4.283 r  DataMemRead_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.283    DataMemRead[10]
    AG26                                                              r  DataMemRead[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MemWrite
                            (input port)
  Destination:            DataMemRead[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.536ns  (logic 1.278ns (28.168%)  route 3.258ns (71.832%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK32                                              0.000     0.000 f  MemWrite (IN)
                         net (fo=0)                   0.000     0.000    MemWrite
    AK32                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  MemWrite_IBUF_inst/O
                         net (fo=43, routed)          1.664     1.816    MemWrite_IBUF
    SLICE_X16Y42         LUT4 (Prop_lut4_I0_O)        0.028     1.844 r  DataMemRead_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.595     3.439    DataMemRead_OBUF[5]
    AE24                 OBUF (Prop_obuf_I_O)         1.097     4.536 r  DataMemRead_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.536    DataMemRead[5]
    AE24                                                              r  DataMemRead[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[10]
                            (input port)
  Destination:            DataMemRead[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.549ns  (logic 1.321ns (29.036%)  route 3.228ns (70.964%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM25                                              0.000     0.000 r  A[10] (IN)
                         net (fo=0)                   0.000     0.000    A[10]
    AM25                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  A_IBUF[10]_inst/O
                         net (fo=42, routed)          1.042     1.169    A_IBUF[10]
    SLICE_X19Y47         LUT6 (Prop_lut6_I0_O)        0.028     1.197 r  j[0]_i_4/O
                         net (fo=68, routed)          0.401     1.598    j[0]_i_4_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.028     1.626 r  DataMemRead_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.097     1.722    DataMemRead_OBUF[11]_inst_i_2_n_0
    SLICE_X13Y43         LUT4 (Prop_lut4_I1_O)        0.028     1.750 r  DataMemRead_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.689     3.439    DataMemRead_OBUF[11]
    AD27                 OBUF (Prop_obuf_I_O)         1.110     4.549 r  DataMemRead_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.549    DataMemRead[11]
    AD27                                                              r  DataMemRead[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[10]
                            (input port)
  Destination:            DataMemRead[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.553ns  (logic 1.341ns (29.455%)  route 3.212ns (70.545%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM25                                              0.000     0.000 r  A[10] (IN)
                         net (fo=0)                   0.000     0.000    A[10]
    AM25                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  A_IBUF[10]_inst/O
                         net (fo=42, routed)          1.042     1.169    A_IBUF[10]
    SLICE_X19Y47         LUT6 (Prop_lut6_I0_O)        0.028     1.197 f  j[0]_i_4/O
                         net (fo=68, routed)          0.406     1.603    j[0]_i_4_n_0
    SLICE_X17Y43         LUT5 (Prop_lut5_I1_O)        0.028     1.631 f  DataMemRead_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.124     1.755    DataMemRead_OBUF[7]_inst_i_4_n_0
    SLICE_X17Y43         LUT4 (Prop_lut4_I3_O)        0.028     1.783 r  DataMemRead_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.640     3.423    DataMemRead_OBUF[7]
    AF26                 OBUF (Prop_obuf_I_O)         1.130     4.553 r  DataMemRead_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.553    DataMemRead[7]
    AF26                                                              r  DataMemRead[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[10]
                            (input port)
  Destination:            DataMemRead[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.555ns  (logic 1.329ns (29.174%)  route 3.226ns (70.826%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM25                                              0.000     0.000 r  A[10] (IN)
                         net (fo=0)                   0.000     0.000    A[10]
    AM25                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  A_IBUF[10]_inst/O
                         net (fo=42, routed)          1.042     1.169    A_IBUF[10]
    SLICE_X19Y47         LUT6 (Prop_lut6_I0_O)        0.028     1.197 r  j[0]_i_4/O
                         net (fo=68, routed)          0.360     1.557    j[0]_i_4_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.028     1.585 r  DataMemRead_OBUF[17]_inst_i_2/O
                         net (fo=1, routed)           0.101     1.686    DataMemRead_OBUF[17]_inst_i_2_n_0
    SLICE_X16Y42         LUT4 (Prop_lut4_I1_O)        0.028     1.714 r  DataMemRead_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           1.723     3.437    DataMemRead_OBUF[17]
    AF28                 OBUF (Prop_obuf_I_O)         1.118     4.555 r  DataMemRead_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.555    DataMemRead[17]
    AF28                                                              r  DataMemRead[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[10]
                            (input port)
  Destination:            DataMemRead[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.584ns  (logic 1.357ns (29.599%)  route 3.227ns (70.401%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM25                                              0.000     0.000 r  A[10] (IN)
                         net (fo=0)                   0.000     0.000    A[10]
    AM25                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  A_IBUF[10]_inst/O
                         net (fo=42, routed)          1.042     1.169    A_IBUF[10]
    SLICE_X19Y47         LUT6 (Prop_lut6_I0_O)        0.028     1.197 r  j[0]_i_4/O
                         net (fo=68, routed)          0.398     1.595    j[0]_i_4_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I5_O)        0.028     1.623 r  DataMemRead_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.052     1.675    DataMemRead_OBUF[16]_inst_i_2_n_0
    SLICE_X17Y45         LUT4 (Prop_lut4_I1_O)        0.028     1.703 r  DataMemRead_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           1.735     3.438    DataMemRead_OBUF[16]
    AG28                 OBUF (Prop_obuf_I_O)         1.146     4.584 r  DataMemRead_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.584    DataMemRead[16]
    AG28                                                              r  DataMemRead[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[10]
                            (input port)
  Destination:            DataMemRead[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.589ns  (logic 1.340ns (29.190%)  route 3.250ns (70.810%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM25                                              0.000     0.000 r  A[10] (IN)
                         net (fo=0)                   0.000     0.000    A[10]
    AM25                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  A_IBUF[10]_inst/O
                         net (fo=42, routed)          1.042     1.169    A_IBUF[10]
    SLICE_X19Y47         LUT6 (Prop_lut6_I0_O)        0.028     1.197 r  j[0]_i_4/O
                         net (fo=68, routed)          0.374     1.571    j[0]_i_4_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.028     1.599 r  DataMemRead_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           0.116     1.715    DataMemRead_OBUF[12]_inst_i_2_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.028     1.743 r  DataMemRead_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.718     3.461    DataMemRead_OBUF[12]
    AD26                 OBUF (Prop_obuf_I_O)         1.129     4.589 r  DataMemRead_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.589    DataMemRead[12]
    AD26                                                              r  DataMemRead[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[10]
                            (input port)
  Destination:            DataMemRead[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.651ns  (logic 1.390ns (29.881%)  route 3.261ns (70.119%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM25                                              0.000     0.000 r  A[10] (IN)
                         net (fo=0)                   0.000     0.000    A[10]
    AM25                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  A_IBUF[10]_inst/O
                         net (fo=42, routed)          1.042     1.169    A_IBUF[10]
    SLICE_X19Y47         LUT6 (Prop_lut6_I0_O)        0.028     1.197 f  j[0]_i_4/O
                         net (fo=68, routed)          0.397     1.594    j[0]_i_4_n_0
    SLICE_X11Y44         LUT5 (Prop_lut5_I1_O)        0.028     1.622 f  DataMemRead_OBUF[14]_inst_i_4/O
                         net (fo=1, routed)           0.122     1.743    DataMemRead_OBUF[14]_inst_i_4_n_0
    SLICE_X11Y44         LUT4 (Prop_lut4_I3_O)        0.030     1.773 r  DataMemRead_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.701     3.474    DataMemRead_OBUF[14]
    AH27                 OBUF (Prop_obuf_I_O)         1.177     4.651 r  DataMemRead_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.651    DataMemRead[14]
    AH27                                                              r  DataMemRead[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[10]
                            (input port)
  Destination:            DataMemRead[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.682ns  (logic 1.353ns (28.895%)  route 3.329ns (71.105%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM25                                              0.000     0.000 r  A[10] (IN)
                         net (fo=0)                   0.000     0.000    A[10]
    AM25                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  A_IBUF[10]_inst/O
                         net (fo=42, routed)          1.042     1.169    A_IBUF[10]
    SLICE_X19Y47         LUT6 (Prop_lut6_I0_O)        0.028     1.197 r  j[0]_i_4/O
                         net (fo=68, routed)          0.231     1.428    j[0]_i_4_n_0
    SLICE_X17Y45         LUT6 (Prop_lut6_I5_O)        0.028     1.456 r  DataMemRead_OBUF[28]_inst_i_2/O
                         net (fo=1, routed)           0.176     1.632    DataMemRead_OBUF[28]_inst_i_2_n_0
    SLICE_X16Y45         LUT4 (Prop_lut4_I1_O)        0.028     1.660 r  DataMemRead_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           1.881     3.540    DataMemRead_OBUF[28]
    AF30                 OBUF (Prop_obuf_I_O)         1.142     4.682 r  DataMemRead_OBUF[28]_inst/O
                         net (fo=0)                   0.000     4.682    DataMemRead[28]
    AF30                                                              r  DataMemRead[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[10]
                            (input port)
  Destination:            DataMemRead[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.723ns  (logic 1.308ns (27.700%)  route 3.415ns (72.300%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM25                                              0.000     0.000 r  A[10] (IN)
                         net (fo=0)                   0.000     0.000    A[10]
    AM25                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  A_IBUF[10]_inst/O
                         net (fo=42, routed)          1.042     1.169    A_IBUF[10]
    SLICE_X19Y47         LUT6 (Prop_lut6_I0_O)        0.028     1.197 r  j[0]_i_4/O
                         net (fo=68, routed)          0.553     1.750    j[0]_i_4_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.028     1.778 r  DataMemRead_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.165     1.943    DataMemRead_OBUF[4]_inst_i_2_n_0
    SLICE_X16Y39         LUT4 (Prop_lut4_I1_O)        0.028     1.971 r  DataMemRead_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.655     3.626    DataMemRead_OBUF[4]
    AC25                 OBUF (Prop_obuf_I_O)         1.098     4.723 r  DataMemRead_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.723    DataMemRead[4]
    AC25                                                              r  DataMemRead[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.412ns  (logic 4.624ns (32.086%)  route 9.787ns (67.914%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.293     5.763    cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.080     7.843 f  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=13, routed)          0.656     8.500    Out[0][69]
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.053     8.553 r  j[0]_i_12/O
                         net (fo=1, routed)           0.638     9.191    j[0]_i_12_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.053     9.244 f  j[0]_i_4/O
                         net (fo=68, routed)          1.380    10.625    j[0]_i_4_n_0
    SLICE_X19Y36         LUT2 (Prop_lut2_I0_O)        0.053    10.678 f  j[1]_i_2/O
                         net (fo=33, routed)          2.303    12.981    j[1]_i_2_n_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I0_O)        0.053    13.034 f  DataMemRead_OBUF[20]_inst_i_4/O
                         net (fo=1, routed)           0.459    13.492    DataMemRead_OBUF[20]_inst_i_4_n_0
    SLICE_X8Y39          LUT4 (Prop_lut4_I3_O)        0.053    13.545 r  DataMemRead_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           4.350    17.896    DataMemRead_OBUF[20]
    AC28                 OBUF (Prop_obuf_I_O)         2.279    20.175 r  DataMemRead_OBUF[20]_inst/O
                         net (fo=0)                   0.000    20.175    DataMemRead[20]
    AC28                                                              r  DataMemRead[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.378ns  (logic 4.649ns (32.334%)  route 9.729ns (67.666%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.293     5.763    cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.080     7.843 f  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=13, routed)          0.656     8.500    Out[0][69]
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.053     8.553 r  j[0]_i_12/O
                         net (fo=1, routed)           0.638     9.191    j[0]_i_12_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.053     9.244 f  j[0]_i_4/O
                         net (fo=68, routed)          1.380    10.625    j[0]_i_4_n_0
    SLICE_X19Y36         LUT2 (Prop_lut2_I0_O)        0.053    10.678 f  j[1]_i_2/O
                         net (fo=33, routed)          2.540    13.218    j[1]_i_2_n_0
    SLICE_X10Y38         LUT5 (Prop_lut5_I0_O)        0.053    13.271 f  DataMemRead_OBUF[25]_inst_i_4/O
                         net (fo=1, routed)           0.211    13.482    DataMemRead_OBUF[25]_inst_i_4_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.053    13.535 r  DataMemRead_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           4.303    17.837    DataMemRead_OBUF[25]
    AF31                 OBUF (Prop_obuf_I_O)         2.304    20.141 r  DataMemRead_OBUF[25]_inst/O
                         net (fo=0)                   0.000    20.141    DataMemRead[25]
    AF31                                                              r  DataMemRead[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.231ns  (logic 4.610ns (32.391%)  route 9.622ns (67.609%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.293     5.763    cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.080     7.843 f  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=13, routed)          0.656     8.500    Out[0][69]
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.053     8.553 r  j[0]_i_12/O
                         net (fo=1, routed)           0.638     9.191    j[0]_i_12_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.053     9.244 f  j[0]_i_4/O
                         net (fo=68, routed)          1.380    10.625    j[0]_i_4_n_0
    SLICE_X19Y36         LUT2 (Prop_lut2_I0_O)        0.053    10.678 f  j[1]_i_2/O
                         net (fo=33, routed)          2.408    13.085    j[1]_i_2_n_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I0_O)        0.053    13.138 f  DataMemRead_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.713    13.851    DataMemRead_OBUF[2]_inst_i_4_n_0
    SLICE_X8Y40          LUT4 (Prop_lut4_I3_O)        0.053    13.904 r  DataMemRead_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.826    17.730    DataMemRead_OBUF[2]
    AC24                 OBUF (Prop_obuf_I_O)         2.265    19.995 r  DataMemRead_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.995    DataMemRead[2]
    AC24                                                              r  DataMemRead[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.177ns  (logic 4.616ns (32.560%)  route 9.561ns (67.440%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.293     5.763    cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.080     7.843 f  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=13, routed)          0.656     8.500    Out[0][69]
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.053     8.553 r  j[0]_i_12/O
                         net (fo=1, routed)           0.638     9.191    j[0]_i_12_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.053     9.244 f  j[0]_i_4/O
                         net (fo=68, routed)          1.380    10.625    j[0]_i_4_n_0
    SLICE_X19Y36         LUT2 (Prop_lut2_I0_O)        0.053    10.678 f  j[1]_i_2/O
                         net (fo=33, routed)          2.607    13.285    j[1]_i_2_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.053    13.338 f  DataMemRead_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.561    13.899    DataMemRead_OBUF[1]_inst_i_4_n_0
    SLICE_X8Y42          LUT4 (Prop_lut4_I3_O)        0.053    13.952 r  DataMemRead_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.717    17.669    DataMemRead_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         2.271    19.941 r  DataMemRead_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.941    DataMemRead[1]
    AD24                                                              r  DataMemRead[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.046ns  (logic 4.786ns (34.074%)  route 9.260ns (65.926%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.293     5.763    cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.080     7.843 f  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=13, routed)          0.656     8.500    Out[0][69]
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.053     8.553 r  j[0]_i_12/O
                         net (fo=1, routed)           0.638     9.191    j[0]_i_12_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.053     9.244 f  j[0]_i_4/O
                         net (fo=68, routed)          1.380    10.625    j[0]_i_4_n_0
    SLICE_X19Y36         LUT4 (Prop_lut4_I3_O)        0.062    10.687 f  hit_OBUF_inst_i_2/O
                         net (fo=44, routed)          1.559    12.246    hit_OBUF
    SLICE_X15Y41         LUT6 (Prop_lut6_I0_O)        0.169    12.415 r  DataMemRead_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           0.457    12.872    DataMemRead_OBUF[31]_inst_i_2_n_0
    SLICE_X15Y41         LUT4 (Prop_lut4_I1_O)        0.053    12.925 r  DataMemRead_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           4.569    17.493    DataMemRead_OBUF[31]
    AH30                 OBUF (Prop_obuf_I_O)         2.316    19.809 r  DataMemRead_OBUF[31]_inst/O
                         net (fo=0)                   0.000    19.809    DataMemRead[31]
    AH30                                                              r  DataMemRead[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.958ns  (logic 4.635ns (33.208%)  route 9.323ns (66.792%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.293     5.763    cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.080     7.843 f  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=13, routed)          0.656     8.500    Out[0][69]
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.053     8.553 r  j[0]_i_12/O
                         net (fo=1, routed)           0.638     9.191    j[0]_i_12_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.053     9.244 f  j[0]_i_4/O
                         net (fo=68, routed)          1.380    10.625    j[0]_i_4_n_0
    SLICE_X19Y36         LUT2 (Prop_lut2_I0_O)        0.053    10.678 f  j[1]_i_2/O
                         net (fo=33, routed)          1.987    12.665    j[1]_i_2_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I0_O)        0.053    12.718 f  DataMemRead_OBUF[21]_inst_i_4/O
                         net (fo=1, routed)           0.457    13.175    DataMemRead_OBUF[21]_inst_i_4_n_0
    SLICE_X10Y39         LUT4 (Prop_lut4_I3_O)        0.053    13.228 r  DataMemRead_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           4.204    17.431    DataMemRead_OBUF[21]
    AF29                 OBUF (Prop_obuf_I_O)         2.290    19.722 r  DataMemRead_OBUF[21]_inst/O
                         net (fo=0)                   0.000    19.722    DataMemRead[21]
    AF29                                                              r  DataMemRead[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.915ns  (logic 4.776ns (34.324%)  route 9.139ns (65.676%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.293     5.763    cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.080     7.843 f  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=13, routed)          0.656     8.500    Out[0][69]
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.053     8.553 r  j[0]_i_12/O
                         net (fo=1, routed)           0.638     9.191    j[0]_i_12_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.053     9.244 f  j[0]_i_4/O
                         net (fo=68, routed)          1.380    10.625    j[0]_i_4_n_0
    SLICE_X19Y36         LUT4 (Prop_lut4_I3_O)        0.062    10.687 f  hit_OBUF_inst_i_2/O
                         net (fo=44, routed)          1.240    11.926    hit_OBUF
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.169    12.095 r  DataMemRead_OBUF[29]_inst_i_2/O
                         net (fo=1, routed)           0.823    12.918    DataMemRead_OBUF[29]_inst_i_2_n_0
    SLICE_X13Y39         LUT4 (Prop_lut4_I1_O)        0.053    12.971 r  DataMemRead_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           4.401    17.372    DataMemRead_OBUF[29]
    AD32                 OBUF (Prop_obuf_I_O)         2.306    19.679 r  DataMemRead_OBUF[29]_inst/O
                         net (fo=0)                   0.000    19.679    DataMemRead[29]
    AD32                                                              r  DataMemRead[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.911ns  (logic 4.768ns (34.271%)  route 9.144ns (65.729%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.293     5.763    cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.080     7.843 f  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=13, routed)          0.656     8.500    Out[0][69]
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.053     8.553 r  j[0]_i_12/O
                         net (fo=1, routed)           0.638     9.191    j[0]_i_12_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.053     9.244 f  j[0]_i_4/O
                         net (fo=68, routed)          1.380    10.625    j[0]_i_4_n_0
    SLICE_X19Y36         LUT4 (Prop_lut4_I3_O)        0.062    10.687 f  hit_OBUF_inst_i_2/O
                         net (fo=44, routed)          1.867    12.553    hit_OBUF
    SLICE_X16Y45         LUT6 (Prop_lut6_I0_O)        0.169    12.722 r  DataMemRead_OBUF[30]_inst_i_2/O
                         net (fo=1, routed)           0.351    13.073    DataMemRead_OBUF[30]_inst_i_2_n_0
    SLICE_X16Y44         LUT4 (Prop_lut4_I1_O)        0.053    13.126 r  DataMemRead_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           4.251    17.377    DataMemRead_OBUF[30]
    AD31                 OBUF (Prop_obuf_I_O)         2.298    19.675 r  DataMemRead_OBUF[30]_inst/O
                         net (fo=0)                   0.000    19.675    DataMemRead[30]
    AD31                                                              r  DataMemRead[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.835ns  (logic 4.779ns (34.539%)  route 9.057ns (65.461%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.293     5.763    cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.080     7.843 f  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=13, routed)          0.656     8.500    Out[0][69]
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.053     8.553 r  j[0]_i_12/O
                         net (fo=1, routed)           0.638     9.191    j[0]_i_12_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.053     9.244 f  j[0]_i_4/O
                         net (fo=68, routed)          1.380    10.625    j[0]_i_4_n_0
    SLICE_X19Y36         LUT4 (Prop_lut4_I3_O)        0.062    10.687 f  hit_OBUF_inst_i_2/O
                         net (fo=44, routed)          1.750    12.437    hit_OBUF
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.169    12.606 r  DataMemRead_OBUF[28]_inst_i_2/O
                         net (fo=1, routed)           0.458    13.064    DataMemRead_OBUF[28]_inst_i_2_n_0
    SLICE_X16Y45         LUT4 (Prop_lut4_I1_O)        0.053    13.117 r  DataMemRead_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           4.174    17.290    DataMemRead_OBUF[28]
    AF30                 OBUF (Prop_obuf_I_O)         2.309    19.599 r  DataMemRead_OBUF[28]_inst/O
                         net (fo=0)                   0.000    19.599    DataMemRead[28]
    AF30                                                              r  DataMemRead[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.821ns  (logic 4.772ns (34.527%)  route 9.049ns (65.473%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.293     5.763    cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.080     7.843 f  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[31]
                         net (fo=13, routed)          0.656     8.500    Out[0][69]
    SLICE_X19Y48         LUT5 (Prop_lut5_I4_O)        0.053     8.553 r  j[0]_i_12/O
                         net (fo=1, routed)           0.638     9.191    j[0]_i_12_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I4_O)        0.053     9.244 f  j[0]_i_4/O
                         net (fo=68, routed)          1.380    10.625    j[0]_i_4_n_0
    SLICE_X19Y36         LUT4 (Prop_lut4_I3_O)        0.062    10.687 f  hit_OBUF_inst_i_2/O
                         net (fo=44, routed)          1.730    12.416    hit_OBUF
    SLICE_X17Y43         LUT6 (Prop_lut6_I0_O)        0.169    12.585 r  DataMemRead_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.557    13.142    DataMemRead_OBUF[15]_inst_i_2_n_0
    SLICE_X17Y42         LUT4 (Prop_lut4_I1_O)        0.053    13.195 r  DataMemRead_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.087    17.282    DataMemRead_OBUF[15]
    AH29                 OBUF (Prop_obuf_I_O)         2.302    19.584 r  DataMemRead_OBUF[15]_inst/O
                         net (fo=0)                   0.000    19.584    DataMemRead[15]
    AH29                                                              r  DataMemRead[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.650ns  (logic 1.728ns (47.356%)  route 1.921ns (52.644%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.897     2.175    cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      0.585     2.760 r  cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=1, routed)           0.207     2.966    Out[1][32]
    SLICE_X8Y38          LUT5 (Prop_lut5_I2_O)        0.028     2.994 f  DataMemRead_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.056     3.051    DataMemRead_OBUF[0]_inst_i_4_n_0
    SLICE_X8Y38          LUT4 (Prop_lut4_I3_O)        0.028     3.079 r  DataMemRead_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.658     4.737    DataMemRead_OBUF[0]
    AC23                 OBUF (Prop_obuf_I_O)         1.087     5.825 r  DataMemRead_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.825    DataMemRead[0]
    AC23                                                              r  DataMemRead[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.675ns  (logic 1.769ns (48.130%)  route 1.906ns (51.870%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.899     2.177    cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.585     2.762 r  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           0.280     3.041    Out[0][10]
    SLICE_X15Y44         LUT6 (Prop_lut6_I4_O)        0.028     3.069 r  DataMemRead_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.109     3.178    DataMemRead_OBUF[10]_inst_i_2_n_0
    SLICE_X16Y44         LUT4 (Prop_lut4_I1_O)        0.028     3.206 r  DataMemRead_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.517     4.724    DataMemRead_OBUF[10]
    AG26                 OBUF (Prop_obuf_I_O)         1.128     5.851 r  DataMemRead_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.851    DataMemRead[10]
    AG26                                                              r  DataMemRead[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.749ns  (logic 1.787ns (47.677%)  route 1.961ns (52.323%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.896     2.174    cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      0.585     2.759 r  cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[22]
                         net (fo=1, routed)           0.256     3.015    Out[1][59]
    SLICE_X16Y37         LUT5 (Prop_lut5_I2_O)        0.028     3.043 f  DataMemRead_OBUF[27]_inst_i_4/O
                         net (fo=1, routed)           0.116     3.159    DataMemRead_OBUF[27]_inst_i_4_n_0
    SLICE_X16Y37         LUT4 (Prop_lut4_I3_O)        0.028     3.187 r  DataMemRead_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           1.589     4.776    DataMemRead_OBUF[27]
    AG31                 OBUF (Prop_obuf_I_O)         1.146     5.922 r  DataMemRead_OBUF[27]_inst/O
                         net (fo=0)                   0.000     5.922    DataMemRead[27]
    AG31                                                              r  DataMemRead[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.783ns  (logic 1.621ns (42.845%)  route 2.162ns (57.155%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.862     2.140    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/WCLK
    SLICE_X12Y42         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297     2.437 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.437    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/OB
    SLICE_X12Y42         MUXF7 (Prop_muxf7_I0_O)      0.043     2.480 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000     2.480    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/O1
    SLICE_X12Y42         MUXF8 (Prop_muxf8_I1_O)      0.017     2.497 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.161     2.658    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_3_3_n_0
    SLICE_X13Y42         LUT3 (Prop_lut3_I2_O)        0.069     2.727 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=2, routed)           0.183     2.910    MemRead[0][3]
    SLICE_X8Y42          LUT6 (Prop_lut6_I1_O)        0.069     2.979 r  DataMemRead_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.107     3.086    DataMemRead_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y40          LUT4 (Prop_lut4_I1_O)        0.028     3.114 r  DataMemRead_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.711     4.825    DataMemRead_OBUF[3]
    AD25                 OBUF (Prop_obuf_I_O)         1.098     5.923 r  DataMemRead_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.923    DataMemRead[3]
    AD25                                                              r  DataMemRead[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.764ns  (logic 1.740ns (46.215%)  route 2.025ns (53.785%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.899     2.177    cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585     2.762 r  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           0.280     3.042    Out[0][2]
    SLICE_X8Y40          LUT6 (Prop_lut6_I4_O)        0.028     3.070 r  DataMemRead_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.056     3.125    DataMemRead_OBUF[2]_inst_i_2_n_0
    SLICE_X8Y40          LUT4 (Prop_lut4_I1_O)        0.028     3.153 r  DataMemRead_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.689     4.842    DataMemRead_OBUF[2]
    AC24                 OBUF (Prop_obuf_I_O)         1.099     5.941 r  DataMemRead_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.941    DataMemRead[2]
    AC24                                                              r  DataMemRead[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.764ns  (logic 1.746ns (46.385%)  route 2.018ns (53.615%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.899     2.177    cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.762 r  cache02Data_01/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.205     2.967    Out[0][1]
    SLICE_X8Y42          LUT6 (Prop_lut6_I4_O)        0.028     2.995 r  DataMemRead_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.186     3.181    DataMemRead_OBUF[1]_inst_i_2_n_0
    SLICE_X8Y42          LUT4 (Prop_lut4_I1_O)        0.028     3.209 r  DataMemRead_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.627     4.836    DataMemRead_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         1.105     5.941 r  DataMemRead_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.941    DataMemRead[1]
    AD24                                                              r  DataMemRead[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.769ns  (logic 1.771ns (46.997%)  route 1.998ns (53.003%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.896     2.174    cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585     2.759 r  cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           0.234     2.992    Out[1][39]
    SLICE_X17Y43         LUT5 (Prop_lut5_I2_O)        0.028     3.020 f  DataMemRead_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.124     3.144    DataMemRead_OBUF[7]_inst_i_4_n_0
    SLICE_X17Y43         LUT4 (Prop_lut4_I3_O)        0.028     3.172 r  DataMemRead_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.640     4.812    DataMemRead_OBUF[7]
    AF26                 OBUF (Prop_obuf_I_O)         1.130     5.942 r  DataMemRead_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.942    DataMemRead[7]
    AF26                                                              r  DataMemRead[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.775ns  (logic 1.751ns (46.381%)  route 2.024ns (53.619%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.896     2.174    cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585     2.759 r  cache02Data_02/Cache02Data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.219     2.978    Out[1][43]
    SLICE_X13Y43         LUT5 (Prop_lut5_I2_O)        0.028     3.006 f  DataMemRead_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.116     3.122    DataMemRead_OBUF[11]_inst_i_4_n_0
    SLICE_X13Y43         LUT4 (Prop_lut4_I3_O)        0.028     3.150 r  DataMemRead_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.689     4.839    DataMemRead_OBUF[11]
    AD27                 OBUF (Prop_obuf_I_O)         1.110     5.949 r  DataMemRead_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.949    DataMemRead[11]
    AD27                                                              r  DataMemRead[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.850ns  (logic 1.620ns (42.093%)  route 2.229ns (57.907%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.834     2.112    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/WCLK
    SLICE_X18Y39         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297     2.409 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.409    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/OB
    SLICE_X18Y39         MUXF7 (Prop_muxf7_I0_O)      0.043     2.452 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000     2.452    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/O1
    SLICE_X18Y39         MUXF8 (Prop_muxf8_I1_O)      0.017     2.469 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.239     2.708    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_5_5_n_0
    SLICE_X16Y39         LUT3 (Prop_lut3_I2_O)        0.069     2.777 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=2, routed)           0.167     2.944    MemRead[0][5]
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.069     3.013 r  DataMemRead_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.229     3.242    DataMemRead_OBUF[5]_inst_i_2_n_0
    SLICE_X16Y42         LUT4 (Prop_lut4_I1_O)        0.028     3.270 r  DataMemRead_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.595     4.864    DataMemRead_OBUF[5]
    AE24                 OBUF (Prop_obuf_I_O)         1.097     5.962 r  DataMemRead_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.962    DataMemRead[5]
    AE24                                                              r  DataMemRead[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Destination:            DataMemRead[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.838ns  (logic 1.578ns (41.099%)  route 2.261ns (58.901%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         0.859     2.137    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/WCLK
    SLICE_X14Y36         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.297     2.434 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.434    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/OB
    SLICE_X14Y36         MUXF7 (Prop_muxf7_I0_O)      0.043     2.477 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/F7.A/O
                         net (fo=1, routed)           0.000     2.477    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/O1
    SLICE_X14Y36         MUXF8 (Prop_muxf8_I1_O)      0.017     2.494 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4/F8/O
                         net (fo=1, routed)           0.232     2.726    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_4_4_n_0
    SLICE_X16Y39         LUT3 (Prop_lut3_I0_O)        0.067     2.793 r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0/O
                         net (fo=2, routed)           0.209     3.002    MemRead[0][4]
    SLICE_X16Y40         LUT6 (Prop_lut6_I1_O)        0.028     3.030 r  DataMemRead_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.165     3.196    DataMemRead_OBUF[4]_inst_i_2_n_0
    SLICE_X16Y39         LUT4 (Prop_lut4_I1_O)        0.028     3.224 r  DataMemRead_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.655     4.878    DataMemRead_OBUF[4]
    AC25                 OBUF (Prop_obuf_I_O)         1.098     5.976 r  DataMemRead_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.976    DataMemRead[4]
    AC25                                                              r  DataMemRead[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          5420 Endpoints
Min Delay          5420 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            dinb_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.409ns  (logic 1.207ns (9.729%)  route 11.202ns (90.271%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[4]_inst/O
                         net (fo=339, routed)         7.200     7.939    A_IBUF[4]
    SLICE_X25Y47         LUT5 (Prop_lut5_I3_O)        0.053     7.992 r  memcacheData_02_i_5/O
                         net (fo=256, routed)         3.235    11.227    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/A4
    SLICE_X30Y40         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.051    11.278 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.278    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/OC
    SLICE_X30Y40         MUXF7 (Prop_muxf7_I1_O)      0.140    11.418 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/F7.B/O
                         net (fo=1, routed)           0.000    11.418    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/O0
    SLICE_X30Y40         MUXF8 (Prop_muxf8_I0_O)      0.057    11.475 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5/F8/O
                         net (fo=1, routed)           0.767    12.242    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_5_5_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I0_O)        0.167    12.409 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.000    12.409    MemRead[1][5]
    SLICE_X27Y39         FDRE                                         r  dinb_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.095     5.316    clk_IBUF_BUFG
    SLICE_X27Y39         FDRE                                         r  dinb_reg[37]/C

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            dinb_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.329ns  (logic 1.196ns (9.703%)  route 11.133ns (90.297%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[4]_inst/O
                         net (fo=339, routed)         7.200     7.939    A_IBUF[4]
    SLICE_X25Y47         LUT5 (Prop_lut5_I3_O)        0.053     7.992 r  memcacheData_02_i_5/O
                         net (fo=256, routed)         3.386    11.378    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/A4
    SLICE_X20Y37         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.051    11.429 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.429    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/OC
    SLICE_X20Y37         MUXF7 (Prop_muxf7_I1_O)      0.140    11.569 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/F7.B/O
                         net (fo=1, routed)           0.000    11.569    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/O0
    SLICE_X20Y37         MUXF8 (Prop_muxf8_I0_O)      0.057    11.626 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22/F8/O
                         net (fo=1, routed)           0.547    12.173    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_22_22_n_0
    SLICE_X21Y38         LUT3 (Prop_lut3_I2_O)        0.156    12.329 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0/O
                         net (fo=1, routed)           0.000    12.329    MemRead[1][22]
    SLICE_X21Y38         FDRE                                         r  dinb_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.095     5.316    clk_IBUF_BUFG
    SLICE_X21Y38         FDRE                                         r  dinb_reg[54]/C

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            dinb_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.223ns  (logic 1.210ns (9.902%)  route 11.013ns (90.098%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[4]_inst/O
                         net (fo=339, routed)         7.200     7.939    A_IBUF[4]
    SLICE_X25Y47         LUT5 (Prop_lut5_I3_O)        0.053     7.992 r  memcacheData_02_i_5/O
                         net (fo=256, routed)         3.262    11.254    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/A4
    SLICE_X22Y37         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.051    11.305 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.305    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/OC
    SLICE_X22Y37         MUXF7 (Prop_muxf7_I1_O)      0.140    11.445 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F7.B/O
                         net (fo=1, routed)           0.000    11.445    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/O0
    SLICE_X22Y37         MUXF8 (Prop_muxf8_I0_O)      0.057    11.502 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           0.551    12.053    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_23_23_n_0
    SLICE_X21Y38         LUT3 (Prop_lut3_I2_O)        0.170    12.223 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=1, routed)           0.000    12.223    MemRead[1][23]
    SLICE_X21Y38         FDRE                                         r  dinb_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.095     5.316    clk_IBUF_BUFG
    SLICE_X21Y38         FDRE                                         r  dinb_reg[55]/C

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            dinb_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.222ns  (logic 1.206ns (9.869%)  route 11.016ns (90.131%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[4]_inst/O
                         net (fo=339, routed)         7.200     7.939    A_IBUF[4]
    SLICE_X25Y47         LUT5 (Prop_lut5_I3_O)        0.053     7.992 r  memcacheData_02_i_5/O
                         net (fo=256, routed)         3.246    11.238    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/A4
    SLICE_X26Y36         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.051    11.289 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.289    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/OC
    SLICE_X26Y36         MUXF7 (Prop_muxf7_I1_O)      0.140    11.429 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/F7.B/O
                         net (fo=1, routed)           0.000    11.429    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/O0
    SLICE_X26Y36         MUXF8 (Prop_muxf8_I0_O)      0.057    11.486 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9/F8/O
                         net (fo=1, routed)           0.570    12.056    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_9_9_n_0
    SLICE_X27Y38         LUT3 (Prop_lut3_I2_O)        0.166    12.222 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           0.000    12.222    MemRead[1][9]
    SLICE_X27Y38         FDRE                                         r  dinb_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.094     5.315    clk_IBUF_BUFG
    SLICE_X27Y38         FDRE                                         r  dinb_reg[41]/C

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            dinb_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.070ns  (logic 1.196ns (9.911%)  route 10.874ns (90.089%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[4]_inst/O
                         net (fo=339, routed)         7.200     7.939    A_IBUF[4]
    SLICE_X25Y47         LUT5 (Prop_lut5_I3_O)        0.053     7.992 r  memcacheData_02_i_5/O
                         net (fo=256, routed)         3.127    11.119    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/A4
    SLICE_X26Y37         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.051    11.170 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.170    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/OC
    SLICE_X26Y37         MUXF7 (Prop_muxf7_I1_O)      0.140    11.310 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/F7.B/O
                         net (fo=1, routed)           0.000    11.310    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/O0
    SLICE_X26Y37         MUXF8 (Prop_muxf8_I0_O)      0.057    11.367 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8/F8/O
                         net (fo=1, routed)           0.547    11.914    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_8_8_n_0
    SLICE_X27Y38         LUT3 (Prop_lut3_I0_O)        0.156    12.070 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           0.000    12.070    MemRead[1][8]
    SLICE_X27Y38         FDRE                                         r  dinb_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.094     5.315    clk_IBUF_BUFG
    SLICE_X27Y38         FDRE                                         r  dinb_reg[40]/C

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            dinb_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.044ns  (logic 1.199ns (9.957%)  route 10.845ns (90.043%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[4]_inst/O
                         net (fo=339, routed)         7.200     7.939    A_IBUF[4]
    SLICE_X25Y47         LUT5 (Prop_lut5_I3_O)        0.053     7.992 r  memcacheData_02_i_5/O
                         net (fo=256, routed)         3.129    11.121    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/A4
    SLICE_X26Y38         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.051    11.172 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.172    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/OC
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I1_O)      0.140    11.312 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/F7.B/O
                         net (fo=1, routed)           0.000    11.312    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/O0
    SLICE_X26Y38         MUXF8 (Prop_muxf8_I0_O)      0.057    11.369 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27/F8/O
                         net (fo=1, routed)           0.516    11.885    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_27_27_n_0
    SLICE_X25Y38         LUT3 (Prop_lut3_I2_O)        0.159    12.044 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[27]_INST_0/O
                         net (fo=1, routed)           0.000    12.044    MemRead[1][27]
    SLICE_X25Y38         FDRE                                         r  dinb_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.094     5.315    clk_IBUF_BUFG
    SLICE_X25Y38         FDRE                                         r  dinb_reg[59]/C

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            dinb_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.985ns  (logic 1.196ns (9.982%)  route 10.788ns (90.018%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[4]_inst/O
                         net (fo=339, routed)         7.200     7.939    A_IBUF[4]
    SLICE_X25Y47         LUT5 (Prop_lut5_I3_O)        0.053     7.992 r  memcacheData_02_i_5/O
                         net (fo=256, routed)         2.882    10.874    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/A4
    SLICE_X24Y40         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.051    10.925 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.925    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/OC
    SLICE_X24Y40         MUXF7 (Prop_muxf7_I1_O)      0.140    11.065 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/F7.B/O
                         net (fo=1, routed)           0.000    11.065    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/O0
    SLICE_X24Y40         MUXF8 (Prop_muxf8_I0_O)      0.057    11.122 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26/F8/O
                         net (fo=1, routed)           0.706    11.829    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_26_26_n_0
    SLICE_X25Y38         LUT3 (Prop_lut3_I2_O)        0.156    11.985 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=1, routed)           0.000    11.985    MemRead[1][26]
    SLICE_X25Y38         FDRE                                         r  dinb_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.094     5.315    clk_IBUF_BUFG
    SLICE_X25Y38         FDRE                                         r  dinb_reg[58]/C

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            dinb_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.898ns  (logic 1.196ns (10.055%)  route 10.702ns (89.945%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[4]_inst/O
                         net (fo=339, routed)         7.200     7.939    A_IBUF[4]
    SLICE_X25Y47         LUT5 (Prop_lut5_I3_O)        0.053     7.992 r  memcacheData_02_i_5/O
                         net (fo=256, routed)         2.896    10.888    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/A4
    SLICE_X22Y40         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.051    10.939 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.939    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OC
    SLICE_X22Y40         MUXF7 (Prop_muxf7_I1_O)      0.140    11.079 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    11.079    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/O0
    SLICE_X22Y40         MUXF8 (Prop_muxf8_I0_O)      0.057    11.136 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.606    11.742    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_n_0
    SLICE_X19Y38         LUT3 (Prop_lut3_I2_O)        0.156    11.898 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.000    11.898    MemRead[1][0]
    SLICE_X19Y38         FDRE                                         r  dinb_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.095     5.316    clk_IBUF_BUFG
    SLICE_X19Y38         FDRE                                         r  dinb_reg[32]/C

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            dinb_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.892ns  (logic 1.196ns (10.059%)  route 10.696ns (89.941%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[4]_inst/O
                         net (fo=339, routed)         7.200     7.939    A_IBUF[4]
    SLICE_X25Y47         LUT5 (Prop_lut5_I3_O)        0.053     7.992 r  memcacheData_02_i_5/O
                         net (fo=256, routed)         2.739    10.731    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/A4
    SLICE_X26Y41         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.051    10.782 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/RAMS64E_C/O
                         net (fo=1, routed)           0.000    10.782    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/OC
    SLICE_X26Y41         MUXF7 (Prop_muxf7_I1_O)      0.140    10.922 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/F7.B/O
                         net (fo=1, routed)           0.000    10.922    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/O0
    SLICE_X26Y41         MUXF8 (Prop_muxf8_I0_O)      0.057    10.979 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12/F8/O
                         net (fo=1, routed)           0.757    11.736    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_12_12_n_0
    SLICE_X25Y40         LUT3 (Prop_lut3_I0_O)        0.156    11.892 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[12]_INST_0/O
                         net (fo=1, routed)           0.000    11.892    MemRead[1][12]
    SLICE_X25Y40         FDRE                                         r  dinb_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.095     5.316    clk_IBUF_BUFG
    SLICE_X25Y40         FDRE                                         r  dinb_reg[44]/C

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            dinb_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.814ns  (logic 1.196ns (10.126%)  route 10.617ns (89.874%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        5.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[4]_inst/O
                         net (fo=339, routed)         7.200     7.939    A_IBUF[4]
    SLICE_X25Y47         LUT5 (Prop_lut5_I3_O)        0.053     7.992 r  memcacheData_02_i_5/O
                         net (fo=256, routed)         3.010    11.002    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/A4
    SLICE_X26Y39         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.051    11.053 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.053    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/OC
    SLICE_X26Y39         MUXF7 (Prop_muxf7_I1_O)      0.140    11.193 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/F7.B/O
                         net (fo=1, routed)           0.000    11.193    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/O0
    SLICE_X26Y39         MUXF8 (Prop_muxf8_I0_O)      0.057    11.250 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4/F8/O
                         net (fo=1, routed)           0.408    11.658    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_4_4_n_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I2_O)        0.156    11.814 r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0/O
                         net (fo=1, routed)           0.000    11.814    MemRead[1][4]
    SLICE_X27Y39         FDRE                                         r  dinb_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         2.095     5.316    clk_IBUF_BUFG
    SLICE_X27Y39         FDRE                                         r  dinb_reg[36]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[9]
                            (input port)
  Destination:            memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.124ns (12.533%)  route 0.865ns (87.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN25                                              0.000     0.000 r  A[9] (IN)
                         net (fo=0)                   0.000     0.000    A[9]
    AN25                 IBUF (Prop_ibuf_I_O)         0.124     0.124 r  A_IBUF[9]_inst/O
                         net (fo=330, routed)         0.865     0.989    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/A7
    SLICE_X24Y50         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.026     2.545    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/WCLK
    SLICE_X24Y50         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_A/CLK

Slack:                    inf
  Source:                 A[9]
                            (input port)
  Destination:            memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.124ns (12.533%)  route 0.865ns (87.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN25                                              0.000     0.000 r  A[9] (IN)
                         net (fo=0)                   0.000     0.000    A[9]
    AN25                 IBUF (Prop_ibuf_I_O)         0.124     0.124 r  A_IBUF[9]_inst/O
                         net (fo=330, routed)         0.865     0.989    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/A7
    SLICE_X24Y50         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.026     2.545    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/WCLK
    SLICE_X24Y50         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_B/CLK

Slack:                    inf
  Source:                 A[9]
                            (input port)
  Destination:            memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.124ns (12.533%)  route 0.865ns (87.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN25                                              0.000     0.000 r  A[9] (IN)
                         net (fo=0)                   0.000     0.000    A[9]
    AN25                 IBUF (Prop_ibuf_I_O)         0.124     0.124 r  A_IBUF[9]_inst/O
                         net (fo=330, routed)         0.865     0.989    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/A7
    SLICE_X24Y50         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.026     2.545    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/WCLK
    SLICE_X24Y50         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_C/CLK

Slack:                    inf
  Source:                 A[9]
                            (input port)
  Destination:            memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.124ns (12.533%)  route 0.865ns (87.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN25                                              0.000     0.000 r  A[9] (IN)
                         net (fo=0)                   0.000     0.000    A[9]
    AN25                 IBUF (Prop_ibuf_I_O)         0.124     0.124 r  A_IBUF[9]_inst/O
                         net (fo=330, routed)         0.865     0.989    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/A7
    SLICE_X24Y50         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.026     2.545    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/WCLK
    SLICE_X24Y50         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_D/CLK

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.077ns (7.718%)  route 0.916ns (92.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AF24                 IBUF (Prop_ibuf_I_O)         0.077     0.077 r  A_IBUF[2]_inst/O
                         net (fo=392, routed)         0.916     0.993    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/A0
    SLICE_X24Y50         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.026     2.545    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/WCLK
    SLICE_X24Y50         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_A/CLK

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.077ns (7.718%)  route 0.916ns (92.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AF24                 IBUF (Prop_ibuf_I_O)         0.077     0.077 r  A_IBUF[2]_inst/O
                         net (fo=392, routed)         0.916     0.993    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/A0
    SLICE_X24Y50         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.026     2.545    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/WCLK
    SLICE_X24Y50         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_B/CLK

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.077ns (7.718%)  route 0.916ns (92.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AF24                 IBUF (Prop_ibuf_I_O)         0.077     0.077 r  A_IBUF[2]_inst/O
                         net (fo=392, routed)         0.916     0.993    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/A0
    SLICE_X24Y50         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.026     2.545    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/WCLK
    SLICE_X24Y50         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_C/CLK

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.077ns (7.718%)  route 0.916ns (92.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AF24                 IBUF (Prop_ibuf_I_O)         0.077     0.077 r  A_IBUF[2]_inst/O
                         net (fo=392, routed)         0.916     0.993    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/A0
    SLICE_X24Y50         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.026     2.545    memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/WCLK
    SLICE_X24Y50         RAMS64E                                      r  memcacheData_01/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_14_14/RAMS64E_D/CLK

Slack:                    inf
  Source:                 WD[7]
                            (input port)
  Destination:            memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.094ns (9.044%)  route 0.945ns (90.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH24                                              0.000     0.000 r  WD[7] (IN)
                         net (fo=0)                   0.000     0.000    WD[7]
    AH24                 IBUF (Prop_ibuf_I_O)         0.094     0.094 r  WD_IBUF[7]_inst/O
                         net (fo=16, routed)          0.945     1.039    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/D
    SLICE_X26Y44         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.098     2.617    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/WCLK
    SLICE_X26Y44         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_A/CLK

Slack:                    inf
  Source:                 WD[7]
                            (input port)
  Destination:            memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@5.000ns period=70.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.094ns (9.044%)  route 0.945ns (90.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH24                                              0.000     0.000 r  WD[7] (IN)
                         net (fo=0)                   0.000     0.000    WD[7]
    AH24                 IBUF (Prop_ibuf_I_O)         0.094     0.094 r  WD_IBUF[7]_inst/O
                         net (fo=16, routed)          0.945     1.039    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/D
    SLICE_X26Y44         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=697, routed)         1.098     2.617    memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/WCLK
    SLICE_X26Y44         RAMS64E                                      r  memcacheData_02/dist_mem_gen_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_7_7/RAMS64E_B/CLK





