#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Feb  5 10:27:01 2021
# Process ID: 29808
# Current directory: /home/tarek/read_file
# Command line: vivado
# Log file: /home/tarek/read_file/vivado.log
# Journal file: /home/tarek/read_file/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/tarek/read_file/read_file.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/lsa/apps/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 6473.945 ; gain = 163.312 ; free physical = 2433 ; free virtual = 7243
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Feb  5 10:30:44 2021] Launched synth_1...
Run output will be captured here: /home/tarek/read_file/read_file.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tarek/read_file/read_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'neuro_simul' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tarek/read_file/read_file.sim/sim_1/behav/xsim/input_file.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tarek/read_file/read_file.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj neuro_simul_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/read_package.vhd" into library read_package_library
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6705.965 ; gain = 0.000 ; free physical = 2511 ; free virtual = 7503
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tarek/read_file/read_file.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/lsa/apps/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8097f62d4a1d493e933fdc0e3d62200b --incr --debug typical --relax --mt 8 -L read_package_library -L xil_defaultlib -L secureip --snapshot neuro_simul_behav xil_defaultlib.neuro_simul -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package read_package_library.fixed_float_types
Compiling package read_package_library.fixed_pkg
Compiling package ieee.math_real
Compiling package read_package_library.float_pkg
Compiling package read_package_library.read_package
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture architecture_neuro of entity xil_defaultlib.neuro_simul
Built simulation snapshot neuro_simul_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 6705.965 ; gain = 0.000 ; free physical = 2441 ; free virtual = 7508
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/tarek/read_file/read_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "neuro_simul_behav -key {Behavioral:sim_1:Functional:neuro_simul} -tclbatch {neuro_simul.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source neuro_simul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/neuro_simul/dataread_sfixed" to the wave window because it has 84506 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'neuro_simul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 6774.949 ; gain = 68.984 ; free physical = 2354 ; free virtual = 7450
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/tarek/read_file/read_file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'neuro_simul' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/tarek/read_file/read_file.sim/sim_1/behav/xsim/input_file.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/tarek/read_file/read_file.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj neuro_simul_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'neuro_simul'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/tarek/read_file/read_file.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/lsa/apps/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 8097f62d4a1d493e933fdc0e3d62200b --incr --debug typical --relax --mt 8 -L read_package_library -L xil_defaultlib -L secureip --snapshot neuro_simul_behav xil_defaultlib.neuro_simul -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package read_package_library.fixed_float_types
Compiling package read_package_library.fixed_pkg
Compiling package ieee.math_real
Compiling package read_package_library.float_pkg
Compiling package read_package_library.read_package
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture architecture_neuro of entity xil_defaultlib.neuro_simul
Built simulation snapshot neuro_simul_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/tarek/read_file/read_file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "neuro_simul_behav -key {Behavioral:sim_1:Functional:neuro_simul} -tclbatch {neuro_simul.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source neuro_simul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/neuro_simul/dataread_sfixed" to the wave window because it has 84506 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'neuro_simul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1000 us
ERROR: Index 2914 out of bound 0 to 2913
Time: 5829 ns  Iteration: 0  Process: /neuro_simul/line__160
  File: /home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd

HDL Line: /home/tarek/read_file/read_file.srcs/sources_1/new/fixed_pkg_c.vhd:4572
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/neuro_simul/dataread_sfixed}} 
WARNING: [Wavedata 42-489] Can't add object "/neuro_simul/dataread_sfixed" to the wave window because it has 84506 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
INFO: [Wavedata 42-43] There are no traceable objects to add.
WARNING: [Wavedata 42-489] Can't add object "/neuro_simul/dataread_sfixed" to the wave window because it has 84506 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/neuro_simul/dataread_sfixed}} 
WARNING: [Wavedata 42-489] Can't add object "/neuro_simul/dataread_sfixed" to the wave window because it has 84506 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
INFO: [Wavedata 42-43] There are no traceable objects to add.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
current_wave_config {Untitled 2}
Untitled 2
log_wave {/neuro_simul/dataread_sfixed} 
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
WARNING: [Simtcl 6-55] No matching HDL object or HDL scope found
WARNING: [Wavedata 42-489] Can't add object "/neuro_simul/dataread_sfixed" to the wave window because it has 84506 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
current_wave_config {Untitled 2}
Untitled 2
report_drivers {/neuro_simul/dataread_sfixed}
Drivers for /neuro_simul/dataread_sfixed[0:2913][22:-6]
WARNING: [Simtcl 6-138] /neuro_simul/dataread_sfixed[0:2913][22:-6] : has no driver.
add_bp {/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd} 172
add_bp {/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd} 174
add_bp {/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd} 175
add_bp {/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd} 176
remove_bps -file {/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd} -line 176
remove_bps -file {/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd} -line 175
remove_bps -file {/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd} -line 174
remove_bps -file {/home/tarek/read_file/read_file.srcs/sim_1/new/read_simul.vhd} -line 172
