Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Sep 25 11:53:04 2018
| Host         : leonardo-pc running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xczu9eg
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   251 |
| Unused register locations in slices containing registers |   231 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             121 |           38 |
| No           | No                    | Yes                    |             155 |           68 |
| No           | Yes                   | No                     |            3712 |          891 |
| Yes          | No                    | No                     |             822 |          184 |
| Yes          | No                    | Yes                    |             168 |           37 |
| Yes          | Yes                   | No                     |            2199 |          478 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                                   Enable Signal                                                                                                                                   |                                                                                                                                  Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                        |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                    |                0 |              1 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                    |                1 |              1 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              1 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                      |                1 |              1 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                0 |              1 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                    |                1 |              1 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                    |                1 |              1 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                      |                1 |              1 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                      |                1 |              1 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                  |                0 |              2 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/shuffler_data/axi_bresp[1]_i_1_n_0                                                                                                                                                                                                                  |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                0 |              2 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                  |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/engen_step[1]_i_1_n_0                                                                                                                                                                                                                              | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                2 |              2 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                    |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                               | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                 |                0 |              2 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/shuffler_control/latency_read.axi_rresp[1]_i_1_n_0                                                                                                                                                                                                  |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                    |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/shuffler_control/axi_bresp[1]_i_1_n_0                                                                                                                                                                                                               |                1 |              2 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/shuffler_control/sw_aresetn_i_1_n_0                                                                                                                                                                                                                 |                0 |              2 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                   |                2 |              3 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                3 |              3 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                 |                2 |              3 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                 |                1 |              3 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                   |                0 |              3 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                   |                0 |              3 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                   |                1 |              3 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                 |                2 |              3 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                 |                1 |              3 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                            |                4 |              4 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/index[3]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]                                                                                                                                                                 |                0 |              4 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/axi_araddr_reg0                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/shuffler_control/axi_araddr[15]_i_1_n_0                                                                                                                                                                                                             |                2 |              4 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/axi_awaddr_reg0                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/shuffler_control/axi_awaddr[15]_i_1_n_0                                                                                                                                                                                                             |                1 |              4 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                |                2 |              5 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/red_araddr[15]_i_1_n_0                                                                                                                                                                                                                              |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                  | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/USE_B_CHANNEL.cmd_b_depth_reg[5][0]                                                                                  | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                    | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                    | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |              6 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                | system_i/reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                                                                    |                2 |              6 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[5].reg[15]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[0].reg[15]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[4].reg[31]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[3].reg[23]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[4].reg[23]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[0].reg[31]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[4].reg[15]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[6].reg[15]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[3].reg[31]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[0].reg[23]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[2].reg[23]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                    | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                 |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                            | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                        |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[4].reg[7]_i_1_n_0                                                                                                                                                                                                     | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                              | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                             |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[3].reg[7]_i_1_n_0                                                                                                                                                                                                     | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[0].reg[7]_i_1_n_0                                                                                                                                                                                                     | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[2].reg[31]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[1].reg[15]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                6 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                            | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                        |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[2].reg[7]_i_1_n_0                                                                                                                                                                                                     | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[1].reg[23]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[1].reg[31]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                4 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[1].reg[7]_i_1_n_0                                                                                                                                                                                                     | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[2].reg[15]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[5].reg[23]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/p_5_out                                                                                                                                                                                                                       | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[9].reg[7]_i_1_n_0                                                                                                                                                                                                     | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[9].reg[31]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[9].reg[23]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[9].reg[15]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[8].reg[7]_i_1_n_0                                                                                                                                                                                                     | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[8].reg[31]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                4 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[8].reg[23]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[8].reg[15]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[7].reg[7]_i_1_n_0                                                                                                                                                                                                     | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                4 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[7].reg[31]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[7].reg[23]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[5].reg[31]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[5].reg[7]_i_1_n_0                                                                                                                                                                                                     | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                              | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                             |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[3].reg[15]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[6].reg[23]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                3 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[6].reg[31]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[6].reg[7]_i_1_n_0                                                                                                                                                                                                     | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                2 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/register_rw[7].reg[15]_i_1_n_0                                                                                                                                                                                                    | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                0 |              8 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                                                    |                1 |              9 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[8][0] |                                                                                                                                                                                                                                                                                    |                0 |              9 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[8][0] |                                                                                                                                                                                                                                                                                    |                1 |              9 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                                                    |                1 |              9 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                6 |             10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                  |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                    |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/red_araddr[13]_i_1_n_0                                                                                                                                                                                                                             | system_i/artico3_shuffler_0/U0/red_araddr[15]_i_1_n_0                                                                                                                                                                                                                              |                6 |             10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                6 |             10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                3 |             10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                    |                0 |             10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                  |                2 |             10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                    |                1 |             10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                5 |             10 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                  |                4 |             10 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[1] | system_i/a3_slot_1/U0/en_a0                                                                                                                                                                                                                                                       | system_i/a3_slot_1/U0/data_cnt[0]                                                                                                                                                                                                                                                  |                2 |             11 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[0] | system_i/a3_slot_0/U0/en_a0                                                                                                                                                                                                                                                       | system_i/a3_slot_0/U0/data_cnt[0]                                                                                                                                                                                                                                                  |                2 |             11 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[2] | system_i/a3_slot_2/U0/en_a0                                                                                                                                                                                                                                                       | system_i/a3_slot_2/U0/data_cnt[0]                                                                                                                                                                                                                                                  |                2 |             11 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[3] | system_i/a3_slot_3/U0/en_a0                                                                                                                                                                                                                                                       | system_i/a3_slot_3/U0/data_cnt[0]                                                                                                                                                                                                                                                  |                2 |             11 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[4] | system_i/a3_slot_4/U0/en_a0                                                                                                                                                                                                                                                       | system_i/a3_slot_4/U0/data_cnt[0]                                                                                                                                                                                                                                                  |                1 |             11 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                    | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                5 |             11 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[5] | system_i/a3_slot_5/U0/en_a0                                                                                                                                                                                                                                                       | system_i/a3_slot_5/U0/data_cnt[0]                                                                                                                                                                                                                                                  |                3 |             11 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[6] | system_i/a3_slot_6/U0/en_a0                                                                                                                                                                                                                                                       | system_i/a3_slot_6/U0/data_cnt[0]                                                                                                                                                                                                                                                  |                3 |             11 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[7] | system_i/a3_slot_7/U0/en_a0                                                                                                                                                                                                                                                       | system_i/a3_slot_7/U0/data_cnt[0]                                                                                                                                                                                                                                                  |                3 |             11 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                    | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |             11 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                    |                4 |             12 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                0 |             12 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11][0]                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                6 |             12 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                    | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |             13 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                    | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                5 |             13 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                   | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                5 |             15 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                   | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |             15 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                 | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                                    |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                                    |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                                  | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                3 |             16 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                                  | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                1 |             16 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                 | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                2 |             16 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/axi_araddr_reg0                                                                                                                                                                                                                   | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |               11 |             23 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_control/axi_awaddr_reg0                                                                                                                                                                                                                   | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                9 |             23 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                              | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                5 |             24 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                            | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                            | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/pushed_commands_reg[0][0]                                                                                                              | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |                3 |             24 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      |                                                                                                                                                                                                                                                                                    |                3 |             28 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[28][0]                |                                                                                                                                                                                                                                                                                    |                5 |             28 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[28][0]                |                                                                                                                                                                                                                                                                                    |                5 |             28 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      |                                                                                                                                                                                                                                                                                    |                3 |             28 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                                                    |                3 |             29 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[28][0]                  |                                                                                                                                                                                                                                                                                    |                6 |             29 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[28][0]                  |                                                                                                                                                                                                                                                                                    |                7 |             29 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                                                    |                3 |             29 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pmc_errors[31]_i_1_n_0                                                                                                                                                                                                                              |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pmc_errors[223]_i_1_n_0                                                                                                                                                                                                                             |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pmc_errors[255]_i_1_n_0                                                                                                                                                                                                                             |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pmc_cycles[127]_i_1_n_0                                                                                                                                                                                                                             |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pmc_errors[63]_i_1_n_0                                                                                                                                                                                                                              |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pmc_errors[95]_i_1_n_0                                                                                                                                                                                                                              |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pmc_cycles[31]_i_1_n_0                                                                                                                                                                                                                              |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pmc_cycles[255]_i_1_n_0                                                                                                                                                                                                                             |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pmc_cycles[223]_i_1_n_0                                                                                                                                                                                                                             |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pmc_cycles[191]_i_1_n_0                                                                                                                                                                                                                             |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pmc_cycles[159]_i_1_n_0                                                                                                                                                                                                                             |                4 |             32 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[4] | system_i/a3_slot_4/U0/register_bank[1].reg[31]_i_1_n_0                                                                                                                                                                                                                            | system_i/artico3_shuffler_0/U0/artico3_aresetn[4]                                                                                                                                                                                                                                  |                2 |             32 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[0] | system_i/a3_slot_0/U0/register_bank[0].reg[31]_i_1_n_0                                                                                                                                                                                                                            | system_i/artico3_shuffler_0/U0/artico3_aresetn[0]                                                                                                                                                                                                                                  |                2 |             32 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[0] | system_i/a3_slot_0/U0/register_bank[1].reg[31]_i_1_n_0                                                                                                                                                                                                                            | system_i/artico3_shuffler_0/U0/artico3_aresetn[0]                                                                                                                                                                                                                                  |                2 |             32 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[1] | system_i/a3_slot_1/U0/register_bank[1].reg[31]_i_1_n_0                                                                                                                                                                                                                            | system_i/artico3_shuffler_0/U0/artico3_aresetn[1]                                                                                                                                                                                                                                  |                0 |             32 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[1] | system_i/a3_slot_1/U0/register_bank[0].reg[31]_i_1_n_0                                                                                                                                                                                                                            | system_i/artico3_shuffler_0/U0/artico3_aresetn[1]                                                                                                                                                                                                                                  |                4 |             32 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[2] | system_i/a3_slot_2/U0/register_bank[1].reg[31]_i_1_n_0                                                                                                                                                                                                                            | system_i/artico3_shuffler_0/U0/artico3_aresetn[2]                                                                                                                                                                                                                                  |                2 |             32 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[2] | system_i/a3_slot_2/U0/register_bank[0].reg[31]_i_1_n_0                                                                                                                                                                                                                            | system_i/artico3_shuffler_0/U0/artico3_aresetn[2]                                                                                                                                                                                                                                  |                1 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pmc_cycles[63]_i_1_n_0                                                                                                                                                                                                                              |                4 |             32 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[3] | system_i/a3_slot_3/U0/register_bank[1].reg[31]_i_1_n_0                                                                                                                                                                                                                            | system_i/artico3_shuffler_0/U0/artico3_aresetn[3]                                                                                                                                                                                                                                  |                2 |             32 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[3] | system_i/a3_slot_3/U0/register_bank[0].reg[31]_i_1_n_0                                                                                                                                                                                                                            | system_i/artico3_shuffler_0/U0/artico3_aresetn[3]                                                                                                                                                                                                                                  |                4 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pmc_cycles[95]_i_1_n_0                                                                                                                                                                                                                              |                4 |             32 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[7] | system_i/a3_slot_7/U0/register_bank[1].reg[31]_i_1_n_0                                                                                                                                                                                                                            | system_i/artico3_shuffler_0/U0/artico3_aresetn[7]                                                                                                                                                                                                                                  |                1 |             32 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[4] | system_i/a3_slot_4/U0/register_bank[0].reg[31]_i_1_n_0                                                                                                                                                                                                                            | system_i/artico3_shuffler_0/U0/artico3_aresetn[4]                                                                                                                                                                                                                                  |                5 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pmc_errors[127]_i_1_n_0                                                                                                                                                                                                                             |                4 |             32 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[5] | system_i/a3_slot_5/U0/register_bank[1].reg[31]_i_1_n_0                                                                                                                                                                                                                            | system_i/artico3_shuffler_0/U0/artico3_aresetn[5]                                                                                                                                                                                                                                  |                1 |             32 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[5] | system_i/a3_slot_5/U0/register_bank[0].reg[31]_i_1_n_0                                                                                                                                                                                                                            | system_i/artico3_shuffler_0/U0/artico3_aresetn[5]                                                                                                                                                                                                                                  |                6 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pmc_errors[159]_i_1_n_0                                                                                                                                                                                                                             |                4 |             32 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[6] | system_i/a3_slot_6/U0/register_bank[0].reg[31]_i_1_n_0                                                                                                                                                                                                                            | system_i/artico3_shuffler_0/U0/artico3_aresetn[6]                                                                                                                                                                                                                                  |                4 |             32 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[6] | system_i/a3_slot_6/U0/register_bank[1].reg[31]_i_1_n_0                                                                                                                                                                                                                            | system_i/artico3_shuffler_0/U0/artico3_aresetn[6]                                                                                                                                                                                                                                  |                0 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pmc_errors[191]_i_1_n_0                                                                                                                                                                                                                             |                4 |             32 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[7] | system_i/a3_slot_7/U0/register_bank[0].reg[31]_i_1_n_0                                                                                                                                                                                                                            | system_i/artico3_shuffler_0/U0/artico3_aresetn[7]                                                                                                                                                                                                                                  |                5 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/engen_cnt_max[31]_i_1_n_0                                                                                                                                                                                                                          | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |                6 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                 | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                                                                                  |                2 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                                                                                  |               10 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                 | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                                                                                  |               13 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                 | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                                                                                  |               23 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[31][0]                                                                                                 | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                                                                                  |               21 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[127][0]                                                                                                | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                                                                                  |                6 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[2].S_AXI_RDATA_II_reg[95][0]                                                                                                 | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                                                                                  |                3 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[63][0]                                                                                                 | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[3].S_AXI_RDATA_II_reg[96][0]                                                                                                  |                9 |             32 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                8 |             34 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                             |                                                                                                                                                                                                                                                                                    |                9 |             35 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                9 |             35 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                0 |             35 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/si_rs_rready                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                1 |             35 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |               14 |             35 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                2 |             35 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/mem_reg_0_63_0_6_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                5 |             40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/id_ack_current[7]_i_1_n_0                                                                                                                                                                                                                          | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |               13 |             40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/mem_reg_64_127_0_6_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                5 |             40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/dout[31]_i_1_n_0                                                                                                                                                                                                              | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |               14 |             40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/mem_reg_128_191_0_6_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |             40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_data/fifo_i/mem_reg_192_255_0_6_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |             40 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/axi_a3ctrl/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                       |               14 |             47 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                    |                3 |             48 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              |                                                                                                                                                                                                                                                                                    |                3 |             48 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                    |                3 |             48 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              |                                                                                                                                                                                                                                                                                    |                3 |             48 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_data/axi_mem_AW_hs                                                                                                                                                                                                                        | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |               29 |             53 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/shuffler_data/axi_mem_AR_hs                                                                                                                                                                                                                        | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |               32 |             53 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               25 |             57 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               21 |             57 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/block_size_current[31]_i_1_n_0                                                                                                                                                                                                                     | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |               21 |             64 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               22 |             66 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                       |                                                                                                                                                                                                                                                                                    |               20 |             66 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |               18 |             70 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                         | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |               11 |             74 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3data/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                       | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |               18 |             74 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arready                                                                                                                                         | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |               11 |             76 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/axi_a3ctrl/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awready                                                                                                                                       | system_i/reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                        |               16 |             76 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[2] |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/artico3_aresetn[2]                                                                                                                                                                                                                                  |               32 |             82 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[0] |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/artico3_aresetn[0]                                                                                                                                                                                                                                  |               30 |             82 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[1] |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/artico3_aresetn[1]                                                                                                                                                                                                                                  |               28 |             82 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[7] |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/artico3_aresetn[7]                                                                                                                                                                                                                                  |               31 |             82 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[6] |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/artico3_aresetn[6]                                                                                                                                                                                                                                  |               29 |             82 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[3] |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/artico3_aresetn[3]                                                                                                                                                                                                                                  |               30 |             82 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[4] |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/artico3_aresetn[4]                                                                                                                                                                                                                                  |               28 |             82 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[5] |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/artico3_aresetn[5]                                                                                                                                                                                                                                  |               31 |             82 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          | system_i/artico3_shuffler_0/U0/engen_rw                                                                                                                                                                                                                                           | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |               27 |            105 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               46 |            138 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[2] |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[2].pipe_rdata[2][31]_i_1_n_0                                                                                                                                                                                                   |               40 |            255 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[6] |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[6].pipe_addr[2][15]_i_1_n_0                                                                                                                                                                                                    |               34 |            255 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[7] |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[7].pipe_mode[2]_i_1_n_0                                                                                                                                                                                                        |               31 |            255 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[1] |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[1].pipe_rdata[2][31]_i_1_n_0                                                                                                                                                                                                   |               50 |            255 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[3] |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[3].pipe_rdata[2][31]_i_1_n_0                                                                                                                                                                                                   |               38 |            255 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[5] |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[5].pipe_wdata[2][31]_i_1_n_0                                                                                                                                                                                                   |               40 |            255 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[0] |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[0].pipe_rdata[2][31]_i_1_n_0                                                                                                                                                                                                   |               88 |            255 |
|  system_i/artico3_shuffler_0/U0/artico3_aclk[4] |                                                                                                                                                                                                                                                                                   | system_i/artico3_shuffler_0/U0/pipe_logic.slot_pipe[4].pipe_wdata[2][31]_i_1_n_0                                                                                                                                                                                                   |               76 |            255 |
|  system_i/zynq_ultra_ps_e_0/U0/pl_clk0          |                                                                                                                                                                                                                                                                                   | system_i/reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                          |              162 |            395 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    13 |
| 2      |                    14 |
| 3      |                    12 |
| 4      |                     5 |
| 5      |                     1 |
| 6      |                     6 |
| 8      |                    47 |
| 9      |                     4 |
| 10     |                    19 |
| 11     |                    10 |
| 12     |                     4 |
| 13     |                     2 |
| 15     |                     2 |
| 16+    |                   112 |
+--------+-----------------------+


