/*
* <:copyright-BRCM:2016:proprietary:gpon
* 
*    Copyright (c) 2016 Broadcom 
*    All Rights Reserved
* 
*  This program is the proprietary software of Broadcom and/or its
*  licensors, and may only be used, duplicated, modified or distributed pursuant
*  to the terms and conditions of a separate, written license agreement executed
*  between you and Broadcom (an "Authorized License").  Except as set forth in
*  an Authorized License, Broadcom grants no license (express or implied), right
*  to use, or waiver of any kind with respect to the Software, and Broadcom
*  expressly reserves all rights in and to the Software and all intellectual
*  property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU HAVE
*  NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY
*  BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
* 
*  Except as expressly set forth in the Authorized License,
* 
*  1. This program, including its structure, sequence and organization,
*     constitutes the valuable trade secrets of Broadcom, and you shall use
*     all reasonable efforts to protect the confidentiality thereof, and to
*     use this information only in connection with your use of Broadcom
*     integrated circuit products.
* 
*  2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
*     AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
*     WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH
*     RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND
*     ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT,
*     FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR
*     COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE
*     TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF USE OR
*     PERFORMANCE OF THE SOFTWARE.
* 
*  3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR
*     ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL,
*     INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY
*     WAY RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN
*     IF BROADCOM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES;
*     OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE
*     SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE LIMITATIONS
*     SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY
*     LIMITED REMEDY.
* :>
*/

#ifndef _NGPON_BLOCKS_H_
#define _NGPON_BLOCKS_H_

#include "ru.h"

/******************************************************************************
 * BCM6858_B0 Fields
 ******************************************************************************/
extern const ru_field_rec NGPON_RX_GEN_RCVRSTAT_FRAME_SYNC_STATE_FIELD;
#define NGPON_RX_GEN_RCVRSTAT_FRAME_SYNC_STATE_FIELD_MASK  0x00000001
#define NGPON_RX_GEN_RCVRSTAT_FRAME_SYNC_STATE_FIELD_WIDTH 1
#define NGPON_RX_GEN_RCVRSTAT_FRAME_SYNC_STATE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_GEN_RCVRSTAT_XGEM_SYNC_STATE_FIELD;
#define NGPON_RX_GEN_RCVRSTAT_XGEM_SYNC_STATE_FIELD_MASK  0x00000002
#define NGPON_RX_GEN_RCVRSTAT_XGEM_SYNC_STATE_FIELD_WIDTH 1
#define NGPON_RX_GEN_RCVRSTAT_XGEM_SYNC_STATE_FIELD_SHIFT 1

extern const ru_field_rec NGPON_RX_GEN_RCVRSTAT_PONID_CONSIST_STATE_FIELD;
#define NGPON_RX_GEN_RCVRSTAT_PONID_CONSIST_STATE_FIELD_MASK  0x00000004
#define NGPON_RX_GEN_RCVRSTAT_PONID_CONSIST_STATE_FIELD_WIDTH 1
#define NGPON_RX_GEN_RCVRSTAT_PONID_CONSIST_STATE_FIELD_SHIFT 2

extern const ru_field_rec NGPON_RX_GEN_RCVRSTAT_FWI_STATE_FIELD;
#define NGPON_RX_GEN_RCVRSTAT_FWI_STATE_FIELD_MASK  0x00000008
#define NGPON_RX_GEN_RCVRSTAT_FWI_STATE_FIELD_WIDTH 1
#define NGPON_RX_GEN_RCVRSTAT_FWI_STATE_FIELD_SHIFT 3

extern const ru_field_rec NGPON_RX_GEN_RCVRSTAT_RESERVED0_FIELD;
#define NGPON_RX_GEN_RCVRSTAT_RESERVED0_FIELD_MASK  0xfffffff0
#define NGPON_RX_GEN_RCVRSTAT_RESERVED0_FIELD_WIDTH 28
#define NGPON_RX_GEN_RCVRSTAT_RESERVED0_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_GEN_RCVRCFG_RX_ENABLE_FIELD;
#define NGPON_RX_GEN_RCVRCFG_RX_ENABLE_FIELD_MASK  0x00000001
#define NGPON_RX_GEN_RCVRCFG_RX_ENABLE_FIELD_WIDTH 1
#define NGPON_RX_GEN_RCVRCFG_RX_ENABLE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_GEN_RCVRCFG_DESC_DISABLE_FIELD;
#define NGPON_RX_GEN_RCVRCFG_DESC_DISABLE_FIELD_MASK  0x00000002
#define NGPON_RX_GEN_RCVRCFG_DESC_DISABLE_FIELD_WIDTH 1
#define NGPON_RX_GEN_RCVRCFG_DESC_DISABLE_FIELD_SHIFT 1

extern const ru_field_rec NGPON_RX_GEN_RCVRCFG_MAC_MODE_FIELD;
#define NGPON_RX_GEN_RCVRCFG_MAC_MODE_FIELD_MASK  0x0000000c
#define NGPON_RX_GEN_RCVRCFG_MAC_MODE_FIELD_WIDTH 2
#define NGPON_RX_GEN_RCVRCFG_MAC_MODE_FIELD_SHIFT 2

extern const ru_field_rec NGPON_RX_GEN_RCVRCFG_LOOPBACK_ENABLE_FIELD;
#define NGPON_RX_GEN_RCVRCFG_LOOPBACK_ENABLE_FIELD_MASK  0x00000010
#define NGPON_RX_GEN_RCVRCFG_LOOPBACK_ENABLE_FIELD_WIDTH 1
#define NGPON_RX_GEN_RCVRCFG_LOOPBACK_ENABLE_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_GEN_RCVRCFG_TMF_ENABLE_FIELD;
#define NGPON_RX_GEN_RCVRCFG_TMF_ENABLE_FIELD_MASK  0x00000020
#define NGPON_RX_GEN_RCVRCFG_TMF_ENABLE_FIELD_WIDTH 1
#define NGPON_RX_GEN_RCVRCFG_TMF_ENABLE_FIELD_SHIFT 5

extern const ru_field_rec NGPON_RX_GEN_RCVRCFG_RESERVED0_FIELD;
#define NGPON_RX_GEN_RCVRCFG_RESERVED0_FIELD_MASK  0x000000c0
#define NGPON_RX_GEN_RCVRCFG_RESERVED0_FIELD_WIDTH 2
#define NGPON_RX_GEN_RCVRCFG_RESERVED0_FIELD_SHIFT 6

extern const ru_field_rec NGPON_RX_GEN_RCVRCFG_RX_DATA_INVERT_FIELD;
#define NGPON_RX_GEN_RCVRCFG_RX_DATA_INVERT_FIELD_MASK  0x00000100
#define NGPON_RX_GEN_RCVRCFG_RX_DATA_INVERT_FIELD_WIDTH 1
#define NGPON_RX_GEN_RCVRCFG_RX_DATA_INVERT_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_GEN_RCVRCFG_K_8B10B_FIELD;
#define NGPON_RX_GEN_RCVRCFG_K_8B10B_FIELD_MASK  0x00000200
#define NGPON_RX_GEN_RCVRCFG_K_8B10B_FIELD_WIDTH 1
#define NGPON_RX_GEN_RCVRCFG_K_8B10B_FIELD_SHIFT 9

extern const ru_field_rec NGPON_RX_GEN_RCVRCFG_RESERVED1_FIELD;
#define NGPON_RX_GEN_RCVRCFG_RESERVED1_FIELD_MASK  0xfffffc00
#define NGPON_RX_GEN_RCVRCFG_RESERVED1_FIELD_WIDTH 22
#define NGPON_RX_GEN_RCVRCFG_RESERVED1_FIELD_SHIFT 10

extern const ru_field_rec NGPON_RX_GEN_SYNC_CFG_SYNC_LOSS_THR_FIELD;
#define NGPON_RX_GEN_SYNC_CFG_SYNC_LOSS_THR_FIELD_MASK  0x0000000f
#define NGPON_RX_GEN_SYNC_CFG_SYNC_LOSS_THR_FIELD_WIDTH 4
#define NGPON_RX_GEN_SYNC_CFG_SYNC_LOSS_THR_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_GEN_SYNC_CFG_SYNC_ACQ_THR_FIELD;
#define NGPON_RX_GEN_SYNC_CFG_SYNC_ACQ_THR_FIELD_MASK  0x000000f0
#define NGPON_RX_GEN_SYNC_CFG_SYNC_ACQ_THR_FIELD_WIDTH 4
#define NGPON_RX_GEN_SYNC_CFG_SYNC_ACQ_THR_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_GEN_SYNC_CFG_PONID_ACQ_THR_FIELD;
#define NGPON_RX_GEN_SYNC_CFG_PONID_ACQ_THR_FIELD_MASK  0x00000f00
#define NGPON_RX_GEN_SYNC_CFG_PONID_ACQ_THR_FIELD_WIDTH 4
#define NGPON_RX_GEN_SYNC_CFG_PONID_ACQ_THR_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_GEN_SYNC_CFG_RESERVED0_FIELD;
#define NGPON_RX_GEN_SYNC_CFG_RESERVED0_FIELD_MASK  0x0000f000
#define NGPON_RX_GEN_SYNC_CFG_RESERVED0_FIELD_WIDTH 4
#define NGPON_RX_GEN_SYNC_CFG_RESERVED0_FIELD_SHIFT 12

extern const ru_field_rec NGPON_RX_GEN_SYNC_CFG_EXT_SYNC_HOLDOVER_FIELD;
#define NGPON_RX_GEN_SYNC_CFG_EXT_SYNC_HOLDOVER_FIELD_MASK  0x00010000
#define NGPON_RX_GEN_SYNC_CFG_EXT_SYNC_HOLDOVER_FIELD_WIDTH 1
#define NGPON_RX_GEN_SYNC_CFG_EXT_SYNC_HOLDOVER_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_GEN_SYNC_CFG_RESERVED1_FIELD;
#define NGPON_RX_GEN_SYNC_CFG_RESERVED1_FIELD_MASK  0xfffe0000
#define NGPON_RX_GEN_SYNC_CFG_RESERVED1_FIELD_WIDTH 15
#define NGPON_RX_GEN_SYNC_CFG_RESERVED1_FIELD_SHIFT 17

extern const ru_field_rec NGPON_RX_GEN_SYNC_STAT_SYNC_CUR_ALIGN_FIELD;
#define NGPON_RX_GEN_SYNC_STAT_SYNC_CUR_ALIGN_FIELD_MASK  0x0000001f
#define NGPON_RX_GEN_SYNC_STAT_SYNC_CUR_ALIGN_FIELD_WIDTH 5
#define NGPON_RX_GEN_SYNC_STAT_SYNC_CUR_ALIGN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_GEN_SYNC_STAT_R1_FIELD;
#define NGPON_RX_GEN_SYNC_STAT_R1_FIELD_MASK  0x000000e0
#define NGPON_RX_GEN_SYNC_STAT_R1_FIELD_WIDTH 3
#define NGPON_RX_GEN_SYNC_STAT_R1_FIELD_SHIFT 5

extern const ru_field_rec NGPON_RX_GEN_SYNC_STAT_SYNC_MATCH_CTR_FIELD;
#define NGPON_RX_GEN_SYNC_STAT_SYNC_MATCH_CTR_FIELD_MASK  0x00000f00
#define NGPON_RX_GEN_SYNC_STAT_SYNC_MATCH_CTR_FIELD_WIDTH 4
#define NGPON_RX_GEN_SYNC_STAT_SYNC_MATCH_CTR_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_GEN_SYNC_STAT_SYNC_MISMATCH_CTR_FIELD;
#define NGPON_RX_GEN_SYNC_STAT_SYNC_MISMATCH_CTR_FIELD_MASK  0x0000f000
#define NGPON_RX_GEN_SYNC_STAT_SYNC_MISMATCH_CTR_FIELD_WIDTH 4
#define NGPON_RX_GEN_SYNC_STAT_SYNC_MISMATCH_CTR_FIELD_SHIFT 12

extern const ru_field_rec NGPON_RX_GEN_SYNC_STAT_R2_FIELD;
#define NGPON_RX_GEN_SYNC_STAT_R2_FIELD_MASK  0xffff0000
#define NGPON_RX_GEN_SYNC_STAT_R2_FIELD_WIDTH 16
#define NGPON_RX_GEN_SYNC_STAT_R2_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_GEN_SYNC_PSYNC_VALUE_MS_VALUE_FIELD;
#define NGPON_RX_GEN_SYNC_PSYNC_VALUE_MS_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_GEN_SYNC_PSYNC_VALUE_MS_VALUE_FIELD_WIDTH 32
#define NGPON_RX_GEN_SYNC_PSYNC_VALUE_MS_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_GEN_SYNC_PSYNC_VALUE_LS_VALUE_FIELD;
#define NGPON_RX_GEN_SYNC_PSYNC_VALUE_LS_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_GEN_SYNC_PSYNC_VALUE_LS_VALUE_FIELD_WIDTH 32
#define NGPON_RX_GEN_SYNC_PSYNC_VALUE_LS_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_GEN_SYNC_FRAME_LENGTH_VALUE_FIELD;
#define NGPON_RX_GEN_SYNC_FRAME_LENGTH_VALUE_FIELD_MASK  0x0000ffff
#define NGPON_RX_GEN_SYNC_FRAME_LENGTH_VALUE_FIELD_WIDTH 16
#define NGPON_RX_GEN_SYNC_FRAME_LENGTH_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_GEN_SYNC_FRAME_LENGTH_RESERVED0_FIELD;
#define NGPON_RX_GEN_SYNC_FRAME_LENGTH_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_GEN_SYNC_FRAME_LENGTH_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_GEN_SYNC_FRAME_LENGTH_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_GEN_RANDOM_SEED_RANDOM_SEED_FIELD;
#define NGPON_RX_GEN_RANDOM_SEED_RANDOM_SEED_FIELD_MASK  0xffffffff
#define NGPON_RX_GEN_RANDOM_SEED_RANDOM_SEED_FIELD_WIDTH 32
#define NGPON_RX_GEN_RANDOM_SEED_RANDOM_SEED_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_GEN_SYNC_PONID_MS_ADMIN_LABEL_MSB_FIELD;
#define NGPON_RX_GEN_SYNC_PONID_MS_ADMIN_LABEL_MSB_FIELD_MASK  0x000007ff
#define NGPON_RX_GEN_SYNC_PONID_MS_ADMIN_LABEL_MSB_FIELD_WIDTH 11
#define NGPON_RX_GEN_SYNC_PONID_MS_ADMIN_LABEL_MSB_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_GEN_SYNC_PONID_MS_PIT_RSVD_FIELD;
#define NGPON_RX_GEN_SYNC_PONID_MS_PIT_RSVD_FIELD_MASK  0x00007800
#define NGPON_RX_GEN_SYNC_PONID_MS_PIT_RSVD_FIELD_WIDTH 4
#define NGPON_RX_GEN_SYNC_PONID_MS_PIT_RSVD_FIELD_SHIFT 11

extern const ru_field_rec NGPON_RX_GEN_SYNC_PONID_MS_PIT_ODN_CLASS_FIELD;
#define NGPON_RX_GEN_SYNC_PONID_MS_PIT_ODN_CLASS_FIELD_MASK  0x00038000
#define NGPON_RX_GEN_SYNC_PONID_MS_PIT_ODN_CLASS_FIELD_WIDTH 3
#define NGPON_RX_GEN_SYNC_PONID_MS_PIT_ODN_CLASS_FIELD_SHIFT 15

extern const ru_field_rec NGPON_RX_GEN_SYNC_PONID_MS_PIT_RE_FIELD;
#define NGPON_RX_GEN_SYNC_PONID_MS_PIT_RE_FIELD_MASK  0x00040000
#define NGPON_RX_GEN_SYNC_PONID_MS_PIT_RE_FIELD_WIDTH 1
#define NGPON_RX_GEN_SYNC_PONID_MS_PIT_RE_FIELD_SHIFT 18

extern const ru_field_rec NGPON_RX_GEN_SYNC_PONID_MS_RESERVED0_FIELD;
#define NGPON_RX_GEN_SYNC_PONID_MS_RESERVED0_FIELD_MASK  0xfff80000
#define NGPON_RX_GEN_SYNC_PONID_MS_RESERVED0_FIELD_WIDTH 13
#define NGPON_RX_GEN_SYNC_PONID_MS_RESERVED0_FIELD_SHIFT 19

extern const ru_field_rec NGPON_RX_GEN_SYNC_PONID_LS_TOL_FIELD;
#define NGPON_RX_GEN_SYNC_PONID_LS_TOL_FIELD_MASK  0x000007ff
#define NGPON_RX_GEN_SYNC_PONID_LS_TOL_FIELD_WIDTH 11
#define NGPON_RX_GEN_SYNC_PONID_LS_TOL_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_GEN_SYNC_PONID_LS_DWLCH_ID_FIELD;
#define NGPON_RX_GEN_SYNC_PONID_LS_DWLCH_ID_FIELD_MASK  0x00007800
#define NGPON_RX_GEN_SYNC_PONID_LS_DWLCH_ID_FIELD_WIDTH 4
#define NGPON_RX_GEN_SYNC_PONID_LS_DWLCH_ID_FIELD_SHIFT 11

extern const ru_field_rec NGPON_RX_GEN_SYNC_PONID_LS_ADMIN_LABEL_LSB_FIELD;
#define NGPON_RX_GEN_SYNC_PONID_LS_ADMIN_LABEL_LSB_FIELD_MASK  0xffff8000
#define NGPON_RX_GEN_SYNC_PONID_LS_ADMIN_LABEL_LSB_FIELD_WIDTH 17
#define NGPON_RX_GEN_SYNC_PONID_LS_ADMIN_LABEL_LSB_FIELD_SHIFT 15

extern const ru_field_rec NGPON_RX_GEN_SYNC_SFC_MS_VALUE_FIELD;
#define NGPON_RX_GEN_SYNC_SFC_MS_VALUE_FIELD_MASK  0x0007ffff
#define NGPON_RX_GEN_SYNC_SFC_MS_VALUE_FIELD_WIDTH 19
#define NGPON_RX_GEN_SYNC_SFC_MS_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_GEN_SYNC_SFC_VALID_FIELD;
#define NGPON_RX_GEN_SYNC_SFC_VALID_FIELD_MASK  0x00080000
#define NGPON_RX_GEN_SYNC_SFC_VALID_FIELD_WIDTH 1
#define NGPON_RX_GEN_SYNC_SFC_VALID_FIELD_SHIFT 19

extern const ru_field_rec NGPON_RX_GEN_SYNC_SFC_RESERVED0_FIELD;
#define NGPON_RX_GEN_SYNC_SFC_RESERVED0_FIELD_MASK  0xfff00000
#define NGPON_RX_GEN_SYNC_SFC_RESERVED0_FIELD_WIDTH 12
#define NGPON_RX_GEN_SYNC_SFC_RESERVED0_FIELD_SHIFT 20

extern const ru_field_rec NGPON_RX_GEN_SYNC_SFC_LS_VALUE_FIELD;
#define NGPON_RX_GEN_SYNC_SFC_LS_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_GEN_SYNC_SFC_LS_VALUE_FIELD_WIDTH 32
#define NGPON_RX_GEN_SYNC_SFC_LS_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_GEN_SYNC_SFC_IND_MS_VALUE_FIELD;
#define NGPON_RX_GEN_SYNC_SFC_IND_MS_VALUE_FIELD_MASK  0x0007ffff
#define NGPON_RX_GEN_SYNC_SFC_IND_MS_VALUE_FIELD_WIDTH 19
#define NGPON_RX_GEN_SYNC_SFC_IND_MS_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_GEN_SYNC_SFC_IND_ENABLE_FIELD;
#define NGPON_RX_GEN_SYNC_SFC_IND_ENABLE_FIELD_MASK  0x00080000
#define NGPON_RX_GEN_SYNC_SFC_IND_ENABLE_FIELD_WIDTH 1
#define NGPON_RX_GEN_SYNC_SFC_IND_ENABLE_FIELD_SHIFT 19

extern const ru_field_rec NGPON_RX_GEN_SYNC_SFC_IND_HOLDOVER_FIELD;
#define NGPON_RX_GEN_SYNC_SFC_IND_HOLDOVER_FIELD_MASK  0x00100000
#define NGPON_RX_GEN_SYNC_SFC_IND_HOLDOVER_FIELD_WIDTH 1
#define NGPON_RX_GEN_SYNC_SFC_IND_HOLDOVER_FIELD_SHIFT 20

extern const ru_field_rec NGPON_RX_GEN_SYNC_SFC_IND_RESERVED0_FIELD;
#define NGPON_RX_GEN_SYNC_SFC_IND_RESERVED0_FIELD_MASK  0xffe00000
#define NGPON_RX_GEN_SYNC_SFC_IND_RESERVED0_FIELD_WIDTH 11
#define NGPON_RX_GEN_SYNC_SFC_IND_RESERVED0_FIELD_SHIFT 21

extern const ru_field_rec NGPON_RX_GEN_SYNC_SFC_IND_LS_VALUE_FIELD;
#define NGPON_RX_GEN_SYNC_SFC_IND_LS_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_GEN_SYNC_SFC_IND_LS_VALUE_FIELD_WIDTH 32
#define NGPON_RX_GEN_SYNC_SFC_IND_LS_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_GEN_VERSION_LLD_MINOR_FIELD;
#define NGPON_RX_GEN_VERSION_LLD_MINOR_FIELD_MASK  0x0000000f
#define NGPON_RX_GEN_VERSION_LLD_MINOR_FIELD_WIDTH 4
#define NGPON_RX_GEN_VERSION_LLD_MINOR_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_GEN_VERSION_LLD_MAJOR_FIELD;
#define NGPON_RX_GEN_VERSION_LLD_MAJOR_FIELD_MASK  0x000000f0
#define NGPON_RX_GEN_VERSION_LLD_MAJOR_FIELD_WIDTH 4
#define NGPON_RX_GEN_VERSION_LLD_MAJOR_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_GEN_VERSION_DATE_FIELD;
#define NGPON_RX_GEN_VERSION_DATE_FIELD_MASK  0xffffff00
#define NGPON_RX_GEN_VERSION_DATE_FIELD_WIDTH 24
#define NGPON_RX_GEN_VERSION_DATE_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_INT_ISR_TM_FIFO_OVF_FIELD;
#define NGPON_RX_INT_ISR_TM_FIFO_OVF_FIELD_MASK  0x00000001
#define NGPON_RX_INT_ISR_TM_FIFO_OVF_FIELD_WIDTH 1
#define NGPON_RX_INT_ISR_TM_FIFO_OVF_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_INT_ISR_BW_FIFO_OVF_FIELD;
#define NGPON_RX_INT_ISR_BW_FIFO_OVF_FIELD_MASK  0x00000002
#define NGPON_RX_INT_ISR_BW_FIFO_OVF_FIELD_WIDTH 1
#define NGPON_RX_INT_ISR_BW_FIFO_OVF_FIELD_SHIFT 1

extern const ru_field_rec NGPON_RX_INT_ISR_AES_FAIL_FIELD;
#define NGPON_RX_INT_ISR_AES_FAIL_FIELD_MASK  0x00000004
#define NGPON_RX_INT_ISR_AES_FAIL_FIELD_WIDTH 1
#define NGPON_RX_INT_ISR_AES_FAIL_FIELD_SHIFT 2

extern const ru_field_rec NGPON_RX_INT_ISR_FWI_STATE_CHANGE_FIELD;
#define NGPON_RX_INT_ISR_FWI_STATE_CHANGE_FIELD_MASK  0x00000008
#define NGPON_RX_INT_ISR_FWI_STATE_CHANGE_FIELD_WIDTH 1
#define NGPON_RX_INT_ISR_FWI_STATE_CHANGE_FIELD_SHIFT 3

extern const ru_field_rec NGPON_RX_INT_ISR_LOF_STATE_CHANGE_FIELD;
#define NGPON_RX_INT_ISR_LOF_STATE_CHANGE_FIELD_MASK  0x00000010
#define NGPON_RX_INT_ISR_LOF_STATE_CHANGE_FIELD_WIDTH 1
#define NGPON_RX_INT_ISR_LOF_STATE_CHANGE_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_INT_ISR_LCDG_STATE_CHANGE_FIELD;
#define NGPON_RX_INT_ISR_LCDG_STATE_CHANGE_FIELD_MASK  0x00000020
#define NGPON_RX_INT_ISR_LCDG_STATE_CHANGE_FIELD_WIDTH 1
#define NGPON_RX_INT_ISR_LCDG_STATE_CHANGE_FIELD_SHIFT 5

extern const ru_field_rec NGPON_RX_INT_ISR_LB_FIFO_OVF_FIELD;
#define NGPON_RX_INT_ISR_LB_FIFO_OVF_FIELD_MASK  0x00000040
#define NGPON_RX_INT_ISR_LB_FIFO_OVF_FIELD_WIDTH 1
#define NGPON_RX_INT_ISR_LB_FIFO_OVF_FIELD_SHIFT 6

extern const ru_field_rec NGPON_RX_INT_ISR_TOD_UPDATE_FIELD;
#define NGPON_RX_INT_ISR_TOD_UPDATE_FIELD_MASK  0x00000080
#define NGPON_RX_INT_ISR_TOD_UPDATE_FIELD_WIDTH 1
#define NGPON_RX_INT_ISR_TOD_UPDATE_FIELD_SHIFT 7

extern const ru_field_rec NGPON_RX_INT_ISR_BW_DIS_TX_FIELD;
#define NGPON_RX_INT_ISR_BW_DIS_TX_FIELD_MASK  0x00000100
#define NGPON_RX_INT_ISR_BW_DIS_TX_FIELD_WIDTH 1
#define NGPON_RX_INT_ISR_BW_DIS_TX_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_INT_ISR_INV_KEY_FIELD;
#define NGPON_RX_INT_ISR_INV_KEY_FIELD_MASK  0x00000200
#define NGPON_RX_INT_ISR_INV_KEY_FIELD_WIDTH 1
#define NGPON_RX_INT_ISR_INV_KEY_FIELD_SHIFT 9

extern const ru_field_rec NGPON_RX_INT_ISR_BWMAP_REC_DONE_FIELD;
#define NGPON_RX_INT_ISR_BWMAP_REC_DONE_FIELD_MASK  0x00000400
#define NGPON_RX_INT_ISR_BWMAP_REC_DONE_FIELD_WIDTH 1
#define NGPON_RX_INT_ISR_BWMAP_REC_DONE_FIELD_SHIFT 10

extern const ru_field_rec NGPON_RX_INT_ISR_PONID_INCONSIST_FIELD;
#define NGPON_RX_INT_ISR_PONID_INCONSIST_FIELD_MASK  0x00000800
#define NGPON_RX_INT_ISR_PONID_INCONSIST_FIELD_WIDTH 1
#define NGPON_RX_INT_ISR_PONID_INCONSIST_FIELD_SHIFT 11

extern const ru_field_rec NGPON_RX_INT_ISR_INV_PORTID_CHANGE_FIELD;
#define NGPON_RX_INT_ISR_INV_PORTID_CHANGE_FIELD_MASK  0x00001000
#define NGPON_RX_INT_ISR_INV_PORTID_CHANGE_FIELD_WIDTH 1
#define NGPON_RX_INT_ISR_INV_PORTID_CHANGE_FIELD_SHIFT 12

extern const ru_field_rec NGPON_RX_INT_ISR_FEC_FATAL_ERROR_FIELD;
#define NGPON_RX_INT_ISR_FEC_FATAL_ERROR_FIELD_MASK  0x00002000
#define NGPON_RX_INT_ISR_FEC_FATAL_ERROR_FIELD_WIDTH 1
#define NGPON_RX_INT_ISR_FEC_FATAL_ERROR_FIELD_SHIFT 13

extern const ru_field_rec NGPON_RX_INT_ISR_SFC_INDICATION_FIELD;
#define NGPON_RX_INT_ISR_SFC_INDICATION_FIELD_MASK  0x00004000
#define NGPON_RX_INT_ISR_SFC_INDICATION_FIELD_WIDTH 1
#define NGPON_RX_INT_ISR_SFC_INDICATION_FIELD_SHIFT 14

extern const ru_field_rec NGPON_RX_INT_ISR_AMCC_GRANT_FIELD;
#define NGPON_RX_INT_ISR_AMCC_GRANT_FIELD_MASK  0x00008000
#define NGPON_RX_INT_ISR_AMCC_GRANT_FIELD_WIDTH 1
#define NGPON_RX_INT_ISR_AMCC_GRANT_FIELD_SHIFT 15

extern const ru_field_rec NGPON_RX_INT_ISR_DWBA_FIELD;
#define NGPON_RX_INT_ISR_DWBA_FIELD_MASK  0x000f0000
#define NGPON_RX_INT_ISR_DWBA_FIELD_WIDTH 4
#define NGPON_RX_INT_ISR_DWBA_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_INT_ISR_RESERVED0_FIELD;
#define NGPON_RX_INT_ISR_RESERVED0_FIELD_MASK  0xfff00000
#define NGPON_RX_INT_ISR_RESERVED0_FIELD_WIDTH 12
#define NGPON_RX_INT_ISR_RESERVED0_FIELD_SHIFT 20

extern const ru_field_rec NGPON_RX_INT_ISM_TM_FIFO_OVF_FIELD;
#define NGPON_RX_INT_ISM_TM_FIFO_OVF_FIELD_MASK  0x00000001
#define NGPON_RX_INT_ISM_TM_FIFO_OVF_FIELD_WIDTH 1
#define NGPON_RX_INT_ISM_TM_FIFO_OVF_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_INT_ISM_BW_FIFO_OVF_FIELD;
#define NGPON_RX_INT_ISM_BW_FIFO_OVF_FIELD_MASK  0x00000002
#define NGPON_RX_INT_ISM_BW_FIFO_OVF_FIELD_WIDTH 1
#define NGPON_RX_INT_ISM_BW_FIFO_OVF_FIELD_SHIFT 1

extern const ru_field_rec NGPON_RX_INT_ISM_AES_FAIL_FIELD;
#define NGPON_RX_INT_ISM_AES_FAIL_FIELD_MASK  0x00000004
#define NGPON_RX_INT_ISM_AES_FAIL_FIELD_WIDTH 1
#define NGPON_RX_INT_ISM_AES_FAIL_FIELD_SHIFT 2

extern const ru_field_rec NGPON_RX_INT_ISM_FWI_STATE_CHANGE_FIELD;
#define NGPON_RX_INT_ISM_FWI_STATE_CHANGE_FIELD_MASK  0x00000008
#define NGPON_RX_INT_ISM_FWI_STATE_CHANGE_FIELD_WIDTH 1
#define NGPON_RX_INT_ISM_FWI_STATE_CHANGE_FIELD_SHIFT 3

extern const ru_field_rec NGPON_RX_INT_ISM_LOF_STATE_CHANGE_FIELD;
#define NGPON_RX_INT_ISM_LOF_STATE_CHANGE_FIELD_MASK  0x00000010
#define NGPON_RX_INT_ISM_LOF_STATE_CHANGE_FIELD_WIDTH 1
#define NGPON_RX_INT_ISM_LOF_STATE_CHANGE_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_INT_ISM_LCDG_STATE_CHANGE_FIELD;
#define NGPON_RX_INT_ISM_LCDG_STATE_CHANGE_FIELD_MASK  0x00000020
#define NGPON_RX_INT_ISM_LCDG_STATE_CHANGE_FIELD_WIDTH 1
#define NGPON_RX_INT_ISM_LCDG_STATE_CHANGE_FIELD_SHIFT 5

extern const ru_field_rec NGPON_RX_INT_ISM_LB_FIFO_OVF_FIELD;
#define NGPON_RX_INT_ISM_LB_FIFO_OVF_FIELD_MASK  0x00000040
#define NGPON_RX_INT_ISM_LB_FIFO_OVF_FIELD_WIDTH 1
#define NGPON_RX_INT_ISM_LB_FIFO_OVF_FIELD_SHIFT 6

extern const ru_field_rec NGPON_RX_INT_ISM_TOD_UPDATE_FIELD;
#define NGPON_RX_INT_ISM_TOD_UPDATE_FIELD_MASK  0x00000080
#define NGPON_RX_INT_ISM_TOD_UPDATE_FIELD_WIDTH 1
#define NGPON_RX_INT_ISM_TOD_UPDATE_FIELD_SHIFT 7

extern const ru_field_rec NGPON_RX_INT_ISM_BW_DIS_TX_FIELD;
#define NGPON_RX_INT_ISM_BW_DIS_TX_FIELD_MASK  0x00000100
#define NGPON_RX_INT_ISM_BW_DIS_TX_FIELD_WIDTH 1
#define NGPON_RX_INT_ISM_BW_DIS_TX_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_INT_ISM_INV_KEY_FIELD;
#define NGPON_RX_INT_ISM_INV_KEY_FIELD_MASK  0x00000200
#define NGPON_RX_INT_ISM_INV_KEY_FIELD_WIDTH 1
#define NGPON_RX_INT_ISM_INV_KEY_FIELD_SHIFT 9

extern const ru_field_rec NGPON_RX_INT_ISM_BWMAP_REC_DONE_FIELD;
#define NGPON_RX_INT_ISM_BWMAP_REC_DONE_FIELD_MASK  0x00000400
#define NGPON_RX_INT_ISM_BWMAP_REC_DONE_FIELD_WIDTH 1
#define NGPON_RX_INT_ISM_BWMAP_REC_DONE_FIELD_SHIFT 10

extern const ru_field_rec NGPON_RX_INT_ISM_PONID_INCONSIST_FIELD;
#define NGPON_RX_INT_ISM_PONID_INCONSIST_FIELD_MASK  0x00000800
#define NGPON_RX_INT_ISM_PONID_INCONSIST_FIELD_WIDTH 1
#define NGPON_RX_INT_ISM_PONID_INCONSIST_FIELD_SHIFT 11

extern const ru_field_rec NGPON_RX_INT_ISM_INV_PORTID_CHANGE_FIELD;
#define NGPON_RX_INT_ISM_INV_PORTID_CHANGE_FIELD_MASK  0x00001000
#define NGPON_RX_INT_ISM_INV_PORTID_CHANGE_FIELD_WIDTH 1
#define NGPON_RX_INT_ISM_INV_PORTID_CHANGE_FIELD_SHIFT 12

extern const ru_field_rec NGPON_RX_INT_ISM_FEC_FATAL_ERROR_FIELD;
#define NGPON_RX_INT_ISM_FEC_FATAL_ERROR_FIELD_MASK  0x00002000
#define NGPON_RX_INT_ISM_FEC_FATAL_ERROR_FIELD_WIDTH 1
#define NGPON_RX_INT_ISM_FEC_FATAL_ERROR_FIELD_SHIFT 13

extern const ru_field_rec NGPON_RX_INT_ISM_SFC_INDICATION_FIELD;
#define NGPON_RX_INT_ISM_SFC_INDICATION_FIELD_MASK  0x00004000
#define NGPON_RX_INT_ISM_SFC_INDICATION_FIELD_WIDTH 1
#define NGPON_RX_INT_ISM_SFC_INDICATION_FIELD_SHIFT 14

extern const ru_field_rec NGPON_RX_INT_ISM_AMCC_GRANT_FIELD;
#define NGPON_RX_INT_ISM_AMCC_GRANT_FIELD_MASK  0x00008000
#define NGPON_RX_INT_ISM_AMCC_GRANT_FIELD_WIDTH 1
#define NGPON_RX_INT_ISM_AMCC_GRANT_FIELD_SHIFT 15

extern const ru_field_rec NGPON_RX_INT_ISM_DWBA_FIELD;
#define NGPON_RX_INT_ISM_DWBA_FIELD_MASK  0x000f0000
#define NGPON_RX_INT_ISM_DWBA_FIELD_WIDTH 4
#define NGPON_RX_INT_ISM_DWBA_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_INT_ISM_RESERVED0_FIELD;
#define NGPON_RX_INT_ISM_RESERVED0_FIELD_MASK  0xfff00000
#define NGPON_RX_INT_ISM_RESERVED0_FIELD_WIDTH 12
#define NGPON_RX_INT_ISM_RESERVED0_FIELD_SHIFT 20

extern const ru_field_rec NGPON_RX_INT_IER_TM_FIFO_OVF_MASK_FIELD;
#define NGPON_RX_INT_IER_TM_FIFO_OVF_MASK_FIELD_MASK  0x00000001
#define NGPON_RX_INT_IER_TM_FIFO_OVF_MASK_FIELD_WIDTH 1
#define NGPON_RX_INT_IER_TM_FIFO_OVF_MASK_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_INT_IER_BW_FIFO_OVF_MASK_FIELD;
#define NGPON_RX_INT_IER_BW_FIFO_OVF_MASK_FIELD_MASK  0x00000002
#define NGPON_RX_INT_IER_BW_FIFO_OVF_MASK_FIELD_WIDTH 1
#define NGPON_RX_INT_IER_BW_FIFO_OVF_MASK_FIELD_SHIFT 1

extern const ru_field_rec NGPON_RX_INT_IER_AES_FAIL_MASK_FIELD;
#define NGPON_RX_INT_IER_AES_FAIL_MASK_FIELD_MASK  0x00000004
#define NGPON_RX_INT_IER_AES_FAIL_MASK_FIELD_WIDTH 1
#define NGPON_RX_INT_IER_AES_FAIL_MASK_FIELD_SHIFT 2

extern const ru_field_rec NGPON_RX_INT_IER_FWI_STATE_CHANGE_MASK_FIELD;
#define NGPON_RX_INT_IER_FWI_STATE_CHANGE_MASK_FIELD_MASK  0x00000008
#define NGPON_RX_INT_IER_FWI_STATE_CHANGE_MASK_FIELD_WIDTH 1
#define NGPON_RX_INT_IER_FWI_STATE_CHANGE_MASK_FIELD_SHIFT 3

extern const ru_field_rec NGPON_RX_INT_IER_LOF_STATE_CHANGE_MASK_FIELD;
#define NGPON_RX_INT_IER_LOF_STATE_CHANGE_MASK_FIELD_MASK  0x00000010
#define NGPON_RX_INT_IER_LOF_STATE_CHANGE_MASK_FIELD_WIDTH 1
#define NGPON_RX_INT_IER_LOF_STATE_CHANGE_MASK_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_INT_IER_LCDG_STATE_CHANGE_MASK_FIELD;
#define NGPON_RX_INT_IER_LCDG_STATE_CHANGE_MASK_FIELD_MASK  0x00000020
#define NGPON_RX_INT_IER_LCDG_STATE_CHANGE_MASK_FIELD_WIDTH 1
#define NGPON_RX_INT_IER_LCDG_STATE_CHANGE_MASK_FIELD_SHIFT 5

extern const ru_field_rec NGPON_RX_INT_IER_LB_FIFO_OVF_MASK_FIELD;
#define NGPON_RX_INT_IER_LB_FIFO_OVF_MASK_FIELD_MASK  0x00000040
#define NGPON_RX_INT_IER_LB_FIFO_OVF_MASK_FIELD_WIDTH 1
#define NGPON_RX_INT_IER_LB_FIFO_OVF_MASK_FIELD_SHIFT 6

extern const ru_field_rec NGPON_RX_INT_IER_TOD_UPDATE_MASK_FIELD;
#define NGPON_RX_INT_IER_TOD_UPDATE_MASK_FIELD_MASK  0x00000080
#define NGPON_RX_INT_IER_TOD_UPDATE_MASK_FIELD_WIDTH 1
#define NGPON_RX_INT_IER_TOD_UPDATE_MASK_FIELD_SHIFT 7

extern const ru_field_rec NGPON_RX_INT_IER_BW_DIS_TX_MASK_FIELD;
#define NGPON_RX_INT_IER_BW_DIS_TX_MASK_FIELD_MASK  0x00000100
#define NGPON_RX_INT_IER_BW_DIS_TX_MASK_FIELD_WIDTH 1
#define NGPON_RX_INT_IER_BW_DIS_TX_MASK_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_INT_IER_INV_KEY_MASK_FIELD;
#define NGPON_RX_INT_IER_INV_KEY_MASK_FIELD_MASK  0x00000200
#define NGPON_RX_INT_IER_INV_KEY_MASK_FIELD_WIDTH 1
#define NGPON_RX_INT_IER_INV_KEY_MASK_FIELD_SHIFT 9

extern const ru_field_rec NGPON_RX_INT_IER_BWMAP_REC_DONE_MASK_FIELD;
#define NGPON_RX_INT_IER_BWMAP_REC_DONE_MASK_FIELD_MASK  0x00000400
#define NGPON_RX_INT_IER_BWMAP_REC_DONE_MASK_FIELD_WIDTH 1
#define NGPON_RX_INT_IER_BWMAP_REC_DONE_MASK_FIELD_SHIFT 10

extern const ru_field_rec NGPON_RX_INT_IER_PONID_INCONSIST_MASK_FIELD;
#define NGPON_RX_INT_IER_PONID_INCONSIST_MASK_FIELD_MASK  0x00000800
#define NGPON_RX_INT_IER_PONID_INCONSIST_MASK_FIELD_WIDTH 1
#define NGPON_RX_INT_IER_PONID_INCONSIST_MASK_FIELD_SHIFT 11

extern const ru_field_rec NGPON_RX_INT_IER_INV_PORTID_CHANGE_MASK_FIELD;
#define NGPON_RX_INT_IER_INV_PORTID_CHANGE_MASK_FIELD_MASK  0x00001000
#define NGPON_RX_INT_IER_INV_PORTID_CHANGE_MASK_FIELD_WIDTH 1
#define NGPON_RX_INT_IER_INV_PORTID_CHANGE_MASK_FIELD_SHIFT 12

extern const ru_field_rec NGPON_RX_INT_IER_FEC_FATAL_ERROR_MASK_FIELD;
#define NGPON_RX_INT_IER_FEC_FATAL_ERROR_MASK_FIELD_MASK  0x00002000
#define NGPON_RX_INT_IER_FEC_FATAL_ERROR_MASK_FIELD_WIDTH 1
#define NGPON_RX_INT_IER_FEC_FATAL_ERROR_MASK_FIELD_SHIFT 13

extern const ru_field_rec NGPON_RX_INT_IER_SFC_INDICATION_MASK_FIELD;
#define NGPON_RX_INT_IER_SFC_INDICATION_MASK_FIELD_MASK  0x00004000
#define NGPON_RX_INT_IER_SFC_INDICATION_MASK_FIELD_WIDTH 1
#define NGPON_RX_INT_IER_SFC_INDICATION_MASK_FIELD_SHIFT 14

extern const ru_field_rec NGPON_RX_INT_IER_AMCC_GRANT_MASK_FIELD;
#define NGPON_RX_INT_IER_AMCC_GRANT_MASK_FIELD_MASK  0x00008000
#define NGPON_RX_INT_IER_AMCC_GRANT_MASK_FIELD_WIDTH 1
#define NGPON_RX_INT_IER_AMCC_GRANT_MASK_FIELD_SHIFT 15

extern const ru_field_rec NGPON_RX_INT_IER_DWBA_MASK_FIELD;
#define NGPON_RX_INT_IER_DWBA_MASK_FIELD_MASK  0x000f0000
#define NGPON_RX_INT_IER_DWBA_MASK_FIELD_WIDTH 4
#define NGPON_RX_INT_IER_DWBA_MASK_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_INT_IER_RESERVED0_FIELD;
#define NGPON_RX_INT_IER_RESERVED0_FIELD_MASK  0xfff00000
#define NGPON_RX_INT_IER_RESERVED0_FIELD_WIDTH 12
#define NGPON_RX_INT_IER_RESERVED0_FIELD_SHIFT 20

extern const ru_field_rec NGPON_RX_INT_ITR_TM_FIFO_OVF_TEST_FIELD;
#define NGPON_RX_INT_ITR_TM_FIFO_OVF_TEST_FIELD_MASK  0x00000001
#define NGPON_RX_INT_ITR_TM_FIFO_OVF_TEST_FIELD_WIDTH 1
#define NGPON_RX_INT_ITR_TM_FIFO_OVF_TEST_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_INT_ITR_BW_FIFO_OVF_TEST_FIELD;
#define NGPON_RX_INT_ITR_BW_FIFO_OVF_TEST_FIELD_MASK  0x00000002
#define NGPON_RX_INT_ITR_BW_FIFO_OVF_TEST_FIELD_WIDTH 1
#define NGPON_RX_INT_ITR_BW_FIFO_OVF_TEST_FIELD_SHIFT 1

extern const ru_field_rec NGPON_RX_INT_ITR_AES_FAIL_TEST_FIELD;
#define NGPON_RX_INT_ITR_AES_FAIL_TEST_FIELD_MASK  0x00000004
#define NGPON_RX_INT_ITR_AES_FAIL_TEST_FIELD_WIDTH 1
#define NGPON_RX_INT_ITR_AES_FAIL_TEST_FIELD_SHIFT 2

extern const ru_field_rec NGPON_RX_INT_ITR_FWI_STATE_CHANGE_TEST_FIELD;
#define NGPON_RX_INT_ITR_FWI_STATE_CHANGE_TEST_FIELD_MASK  0x00000008
#define NGPON_RX_INT_ITR_FWI_STATE_CHANGE_TEST_FIELD_WIDTH 1
#define NGPON_RX_INT_ITR_FWI_STATE_CHANGE_TEST_FIELD_SHIFT 3

extern const ru_field_rec NGPON_RX_INT_ITR_LOF_STATE_CHANGE_TEST_FIELD;
#define NGPON_RX_INT_ITR_LOF_STATE_CHANGE_TEST_FIELD_MASK  0x00000010
#define NGPON_RX_INT_ITR_LOF_STATE_CHANGE_TEST_FIELD_WIDTH 1
#define NGPON_RX_INT_ITR_LOF_STATE_CHANGE_TEST_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_INT_ITR_LCDG_STATE_CHANGE_TEST_FIELD;
#define NGPON_RX_INT_ITR_LCDG_STATE_CHANGE_TEST_FIELD_MASK  0x00000020
#define NGPON_RX_INT_ITR_LCDG_STATE_CHANGE_TEST_FIELD_WIDTH 1
#define NGPON_RX_INT_ITR_LCDG_STATE_CHANGE_TEST_FIELD_SHIFT 5

extern const ru_field_rec NGPON_RX_INT_ITR_LB_FIFO_OVF_TEST_FIELD;
#define NGPON_RX_INT_ITR_LB_FIFO_OVF_TEST_FIELD_MASK  0x00000040
#define NGPON_RX_INT_ITR_LB_FIFO_OVF_TEST_FIELD_WIDTH 1
#define NGPON_RX_INT_ITR_LB_FIFO_OVF_TEST_FIELD_SHIFT 6

extern const ru_field_rec NGPON_RX_INT_ITR_TOD_UPDATE_TEST_FIELD;
#define NGPON_RX_INT_ITR_TOD_UPDATE_TEST_FIELD_MASK  0x00000080
#define NGPON_RX_INT_ITR_TOD_UPDATE_TEST_FIELD_WIDTH 1
#define NGPON_RX_INT_ITR_TOD_UPDATE_TEST_FIELD_SHIFT 7

extern const ru_field_rec NGPON_RX_INT_ITR_BW_DIS_TX_TEST_FIELD;
#define NGPON_RX_INT_ITR_BW_DIS_TX_TEST_FIELD_MASK  0x00000100
#define NGPON_RX_INT_ITR_BW_DIS_TX_TEST_FIELD_WIDTH 1
#define NGPON_RX_INT_ITR_BW_DIS_TX_TEST_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_INT_ITR_INV_KEY_TEST_FIELD;
#define NGPON_RX_INT_ITR_INV_KEY_TEST_FIELD_MASK  0x00000200
#define NGPON_RX_INT_ITR_INV_KEY_TEST_FIELD_WIDTH 1
#define NGPON_RX_INT_ITR_INV_KEY_TEST_FIELD_SHIFT 9

extern const ru_field_rec NGPON_RX_INT_ITR_BWMAP_REC_DONE_TEST_FIELD;
#define NGPON_RX_INT_ITR_BWMAP_REC_DONE_TEST_FIELD_MASK  0x00000400
#define NGPON_RX_INT_ITR_BWMAP_REC_DONE_TEST_FIELD_WIDTH 1
#define NGPON_RX_INT_ITR_BWMAP_REC_DONE_TEST_FIELD_SHIFT 10

extern const ru_field_rec NGPON_RX_INT_ITR_PONID_INCONSIST_TEST_FIELD;
#define NGPON_RX_INT_ITR_PONID_INCONSIST_TEST_FIELD_MASK  0x00000800
#define NGPON_RX_INT_ITR_PONID_INCONSIST_TEST_FIELD_WIDTH 1
#define NGPON_RX_INT_ITR_PONID_INCONSIST_TEST_FIELD_SHIFT 11

extern const ru_field_rec NGPON_RX_INT_ITR_INV_PORTID_CHANGE_TEST_FIELD;
#define NGPON_RX_INT_ITR_INV_PORTID_CHANGE_TEST_FIELD_MASK  0x00001000
#define NGPON_RX_INT_ITR_INV_PORTID_CHANGE_TEST_FIELD_WIDTH 1
#define NGPON_RX_INT_ITR_INV_PORTID_CHANGE_TEST_FIELD_SHIFT 12

extern const ru_field_rec NGPON_RX_INT_ITR_FEC_FATAL_ERROR_TEST_FIELD;
#define NGPON_RX_INT_ITR_FEC_FATAL_ERROR_TEST_FIELD_MASK  0x00002000
#define NGPON_RX_INT_ITR_FEC_FATAL_ERROR_TEST_FIELD_WIDTH 1
#define NGPON_RX_INT_ITR_FEC_FATAL_ERROR_TEST_FIELD_SHIFT 13

extern const ru_field_rec NGPON_RX_INT_ITR_SFC_INDICATION_TEST_FIELD;
#define NGPON_RX_INT_ITR_SFC_INDICATION_TEST_FIELD_MASK  0x00004000
#define NGPON_RX_INT_ITR_SFC_INDICATION_TEST_FIELD_WIDTH 1
#define NGPON_RX_INT_ITR_SFC_INDICATION_TEST_FIELD_SHIFT 14

extern const ru_field_rec NGPON_RX_INT_ITR_AMCC_GRANT_TEST_FIELD;
#define NGPON_RX_INT_ITR_AMCC_GRANT_TEST_FIELD_MASK  0x00008000
#define NGPON_RX_INT_ITR_AMCC_GRANT_TEST_FIELD_WIDTH 1
#define NGPON_RX_INT_ITR_AMCC_GRANT_TEST_FIELD_SHIFT 15

extern const ru_field_rec NGPON_RX_INT_ITR_DWBA_TEST_FIELD;
#define NGPON_RX_INT_ITR_DWBA_TEST_FIELD_MASK  0x000f0000
#define NGPON_RX_INT_ITR_DWBA_TEST_FIELD_WIDTH 4
#define NGPON_RX_INT_ITR_DWBA_TEST_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_INT_ITR_RESERVED0_FIELD;
#define NGPON_RX_INT_ITR_RESERVED0_FIELD_MASK  0xfff00000
#define NGPON_RX_INT_ITR_RESERVED0_FIELD_WIDTH 12
#define NGPON_RX_INT_ITR_RESERVED0_FIELD_SHIFT 20

extern const ru_field_rec NGPON_RX_PLOAM_TRFC_ONUID_FIELD;
#define NGPON_RX_PLOAM_TRFC_ONUID_FIELD_MASK  0x000003ff
#define NGPON_RX_PLOAM_TRFC_ONUID_FIELD_WIDTH 10
#define NGPON_RX_PLOAM_TRFC_ONUID_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PLOAM_TRFC_FILT_EN_FIELD;
#define NGPON_RX_PLOAM_TRFC_FILT_EN_FIELD_MASK  0x00000400
#define NGPON_RX_PLOAM_TRFC_FILT_EN_FIELD_WIDTH 1
#define NGPON_RX_PLOAM_TRFC_FILT_EN_FIELD_SHIFT 10

extern const ru_field_rec NGPON_RX_PLOAM_TRFC_RESERVED0_FIELD;
#define NGPON_RX_PLOAM_TRFC_RESERVED0_FIELD_MASK  0xfffff800
#define NGPON_RX_PLOAM_TRFC_RESERVED0_FIELD_WIDTH 21
#define NGPON_RX_PLOAM_TRFC_RESERVED0_FIELD_SHIFT 11

extern const ru_field_rec NGPON_RX_PLOAM_BCST_ONUID_FIELD;
#define NGPON_RX_PLOAM_BCST_ONUID_FIELD_MASK  0x000003ff
#define NGPON_RX_PLOAM_BCST_ONUID_FIELD_WIDTH 10
#define NGPON_RX_PLOAM_BCST_ONUID_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PLOAM_BCST_FILT_EN_FIELD;
#define NGPON_RX_PLOAM_BCST_FILT_EN_FIELD_MASK  0x00000400
#define NGPON_RX_PLOAM_BCST_FILT_EN_FIELD_WIDTH 1
#define NGPON_RX_PLOAM_BCST_FILT_EN_FIELD_SHIFT 10

extern const ru_field_rec NGPON_RX_PLOAM_BCST_RESERVED0_FIELD;
#define NGPON_RX_PLOAM_BCST_RESERVED0_FIELD_MASK  0xfffff800
#define NGPON_RX_PLOAM_BCST_RESERVED0_FIELD_WIDTH 21
#define NGPON_RX_PLOAM_BCST_RESERVED0_FIELD_SHIFT 11

extern const ru_field_rec NGPON_RX_PLOAM_GENCFG_PLOAM_FILT_EN_FIELD;
#define NGPON_RX_PLOAM_GENCFG_PLOAM_FILT_EN_FIELD_MASK  0x00000001
#define NGPON_RX_PLOAM_GENCFG_PLOAM_FILT_EN_FIELD_WIDTH 1
#define NGPON_RX_PLOAM_GENCFG_PLOAM_FILT_EN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PLOAM_GENCFG_RESERVED0_FIELD;
#define NGPON_RX_PLOAM_GENCFG_RESERVED0_FIELD_MASK  0xfffffffe
#define NGPON_RX_PLOAM_GENCFG_RESERVED0_FIELD_WIDTH 31
#define NGPON_RX_PLOAM_GENCFG_RESERVED0_FIELD_SHIFT 1

extern const ru_field_rec NGPON_RX_PLP2_BCST_ONUID_FIELD;
#define NGPON_RX_PLP2_BCST_ONUID_FIELD_MASK  0x000003ff
#define NGPON_RX_PLP2_BCST_ONUID_FIELD_WIDTH 10
#define NGPON_RX_PLP2_BCST_ONUID_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PLP2_BCST_FILT_EN_FIELD;
#define NGPON_RX_PLP2_BCST_FILT_EN_FIELD_MASK  0x00000400
#define NGPON_RX_PLP2_BCST_FILT_EN_FIELD_WIDTH 1
#define NGPON_RX_PLP2_BCST_FILT_EN_FIELD_SHIFT 10

extern const ru_field_rec NGPON_RX_PLP2_BCST_RESERVED0_FIELD;
#define NGPON_RX_PLP2_BCST_RESERVED0_FIELD_MASK  0xfffff800
#define NGPON_RX_PLP2_BCST_RESERVED0_FIELD_WIDTH 21
#define NGPON_RX_PLP2_BCST_RESERVED0_FIELD_SHIFT 11

extern const ru_field_rec NGPON_RX_TOD_CFG_REQ_PHASE_FIELD;
#define NGPON_RX_TOD_CFG_REQ_PHASE_FIELD_MASK  0x0000ffff
#define NGPON_RX_TOD_CFG_REQ_PHASE_FIELD_WIDTH 16
#define NGPON_RX_TOD_CFG_REQ_PHASE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_TOD_CFG_INCR_FIELD;
#define NGPON_RX_TOD_CFG_INCR_FIELD_MASK  0x00010000
#define NGPON_RX_TOD_CFG_INCR_FIELD_WIDTH 1
#define NGPON_RX_TOD_CFG_INCR_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_TOD_CFG_LOF_BEH_FIELD;
#define NGPON_RX_TOD_CFG_LOF_BEH_FIELD_MASK  0x00020000
#define NGPON_RX_TOD_CFG_LOF_BEH_FIELD_WIDTH 1
#define NGPON_RX_TOD_CFG_LOF_BEH_FIELD_SHIFT 17

extern const ru_field_rec NGPON_RX_TOD_CFG_RESERVED0_FIELD;
#define NGPON_RX_TOD_CFG_RESERVED0_FIELD_MASK  0xfffc0000
#define NGPON_RX_TOD_CFG_RESERVED0_FIELD_WIDTH 14
#define NGPON_RX_TOD_CFG_RESERVED0_FIELD_SHIFT 18

extern const ru_field_rec NGPON_RX_TOD_CONG_THR_ASSERT_FIELD;
#define NGPON_RX_TOD_CONG_THR_ASSERT_FIELD_MASK  0x0000003f
#define NGPON_RX_TOD_CONG_THR_ASSERT_FIELD_WIDTH 6
#define NGPON_RX_TOD_CONG_THR_ASSERT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_TOD_CONG_THR_RESERVED0_FIELD;
#define NGPON_RX_TOD_CONG_THR_RESERVED0_FIELD_MASK  0x000000c0
#define NGPON_RX_TOD_CONG_THR_RESERVED0_FIELD_WIDTH 2
#define NGPON_RX_TOD_CONG_THR_RESERVED0_FIELD_SHIFT 6

extern const ru_field_rec NGPON_RX_TOD_CONG_THR_NEGATE_FIELD;
#define NGPON_RX_TOD_CONG_THR_NEGATE_FIELD_MASK  0x00003f00
#define NGPON_RX_TOD_CONG_THR_NEGATE_FIELD_WIDTH 6
#define NGPON_RX_TOD_CONG_THR_NEGATE_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_TOD_CONG_THR_RESERVED1_FIELD;
#define NGPON_RX_TOD_CONG_THR_RESERVED1_FIELD_MASK  0xffffc000
#define NGPON_RX_TOD_CONG_THR_RESERVED1_FIELD_WIDTH 18
#define NGPON_RX_TOD_CONG_THR_RESERVED1_FIELD_SHIFT 14

extern const ru_field_rec NGPON_RX_TOD_UPDATE_TIME_LS_VALUE_FIELD;
#define NGPON_RX_TOD_UPDATE_TIME_LS_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_TOD_UPDATE_TIME_LS_VALUE_FIELD_WIDTH 32
#define NGPON_RX_TOD_UPDATE_TIME_LS_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_TOD_UPDATE_TIME_MS_MS_VALUE_FIELD;
#define NGPON_RX_TOD_UPDATE_TIME_MS_MS_VALUE_FIELD_MASK  0x0007ffff
#define NGPON_RX_TOD_UPDATE_TIME_MS_MS_VALUE_FIELD_WIDTH 19
#define NGPON_RX_TOD_UPDATE_TIME_MS_MS_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_TOD_UPDATE_TIME_MS_RESERVED0_FIELD;
#define NGPON_RX_TOD_UPDATE_TIME_MS_RESERVED0_FIELD_MASK  0xfff80000
#define NGPON_RX_TOD_UPDATE_TIME_MS_RESERVED0_FIELD_WIDTH 13
#define NGPON_RX_TOD_UPDATE_TIME_MS_RESERVED0_FIELD_SHIFT 19

extern const ru_field_rec NGPON_RX_TOD_UPDATE_VAL_VALUE_FIELD;
#define NGPON_RX_TOD_UPDATE_VAL_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_TOD_UPDATE_VAL_VALUE_FIELD_WIDTH 32
#define NGPON_RX_TOD_UPDATE_VAL_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_TOD_UPDATE_ARM_ARM_FIELD;
#define NGPON_RX_TOD_UPDATE_ARM_ARM_FIELD_MASK  0x00000001
#define NGPON_RX_TOD_UPDATE_ARM_ARM_FIELD_WIDTH 1
#define NGPON_RX_TOD_UPDATE_ARM_ARM_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_TOD_UPDATE_ARM_EN_FIELD;
#define NGPON_RX_TOD_UPDATE_ARM_EN_FIELD_MASK  0x00000002
#define NGPON_RX_TOD_UPDATE_ARM_EN_FIELD_WIDTH 1
#define NGPON_RX_TOD_UPDATE_ARM_EN_FIELD_SHIFT 1

extern const ru_field_rec NGPON_RX_TOD_UPDATE_ARM_RDARM_FIELD;
#define NGPON_RX_TOD_UPDATE_ARM_RDARM_FIELD_MASK  0x00000004
#define NGPON_RX_TOD_UPDATE_ARM_RDARM_FIELD_WIDTH 1
#define NGPON_RX_TOD_UPDATE_ARM_RDARM_FIELD_SHIFT 2

extern const ru_field_rec NGPON_RX_TOD_UPDATE_ARM_RESERVED0_FIELD;
#define NGPON_RX_TOD_UPDATE_ARM_RESERVED0_FIELD_MASK  0xfffffff8
#define NGPON_RX_TOD_UPDATE_ARM_RESERVED0_FIELD_WIDTH 29
#define NGPON_RX_TOD_UPDATE_ARM_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec NGPON_RX_TOD_NANO_IN_SECS_VALUE_FIELD;
#define NGPON_RX_TOD_NANO_IN_SECS_VALUE_FIELD_MASK  0x3fffffff
#define NGPON_RX_TOD_NANO_IN_SECS_VALUE_FIELD_WIDTH 30
#define NGPON_RX_TOD_NANO_IN_SECS_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_TOD_NANO_IN_SECS_RESERVED0_FIELD;
#define NGPON_RX_TOD_NANO_IN_SECS_RESERVED0_FIELD_MASK  0xc0000000
#define NGPON_RX_TOD_NANO_IN_SECS_RESERVED0_FIELD_WIDTH 2
#define NGPON_RX_TOD_NANO_IN_SECS_RESERVED0_FIELD_SHIFT 30

extern const ru_field_rec NGPON_RX_TOD_OPPS_DUTY_CYCLE_TIME_FIELD;
#define NGPON_RX_TOD_OPPS_DUTY_CYCLE_TIME_FIELD_MASK  0x3fffffff
#define NGPON_RX_TOD_OPPS_DUTY_CYCLE_TIME_FIELD_WIDTH 30
#define NGPON_RX_TOD_OPPS_DUTY_CYCLE_TIME_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_TOD_OPPS_RESERVED0_FIELD;
#define NGPON_RX_TOD_OPPS_RESERVED0_FIELD_MASK  0x40000000
#define NGPON_RX_TOD_OPPS_RESERVED0_FIELD_WIDTH 1
#define NGPON_RX_TOD_OPPS_RESERVED0_FIELD_SHIFT 30

extern const ru_field_rec NGPON_RX_TOD_OPPS_EN_FIELD;
#define NGPON_RX_TOD_OPPS_EN_FIELD_MASK  0x80000000
#define NGPON_RX_TOD_OPPS_EN_FIELD_WIDTH 1
#define NGPON_RX_TOD_OPPS_EN_FIELD_SHIFT 31

extern const ru_field_rec NGPON_RX_TOD_NANOS_PER_CYCLE_VALUE_FIELD;
#define NGPON_RX_TOD_NANOS_PER_CYCLE_VALUE_FIELD_MASK  0x3fffffff
#define NGPON_RX_TOD_NANOS_PER_CYCLE_VALUE_FIELD_WIDTH 30
#define NGPON_RX_TOD_NANOS_PER_CYCLE_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_TOD_NANOS_PER_CYCLE_RESERVED0_FIELD;
#define NGPON_RX_TOD_NANOS_PER_CYCLE_RESERVED0_FIELD_MASK  0xc0000000
#define NGPON_RX_TOD_NANOS_PER_CYCLE_RESERVED0_FIELD_WIDTH 2
#define NGPON_RX_TOD_NANOS_PER_CYCLE_RESERVED0_FIELD_SHIFT 30

extern const ru_field_rec NGPON_RX_TOD_PARTIAL_NS_INC_VALUE_FIELD;
#define NGPON_RX_TOD_PARTIAL_NS_INC_VALUE_FIELD_MASK  0x3fffffff
#define NGPON_RX_TOD_PARTIAL_NS_INC_VALUE_FIELD_WIDTH 30
#define NGPON_RX_TOD_PARTIAL_NS_INC_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_TOD_PARTIAL_NS_INC_RESERVED0_FIELD;
#define NGPON_RX_TOD_PARTIAL_NS_INC_RESERVED0_FIELD_MASK  0xc0000000
#define NGPON_RX_TOD_PARTIAL_NS_INC_RESERVED0_FIELD_WIDTH 2
#define NGPON_RX_TOD_PARTIAL_NS_INC_RESERVED0_FIELD_SHIFT 30

extern const ru_field_rec NGPON_RX_TOD_PARTIAL_NS_IN_NANO_VALUE_FIELD;
#define NGPON_RX_TOD_PARTIAL_NS_IN_NANO_VALUE_FIELD_MASK  0x3fffffff
#define NGPON_RX_TOD_PARTIAL_NS_IN_NANO_VALUE_FIELD_WIDTH 30
#define NGPON_RX_TOD_PARTIAL_NS_IN_NANO_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_TOD_PARTIAL_NS_IN_NANO_RESERVED0_FIELD;
#define NGPON_RX_TOD_PARTIAL_NS_IN_NANO_RESERVED0_FIELD_MASK  0xc0000000
#define NGPON_RX_TOD_PARTIAL_NS_IN_NANO_RESERVED0_FIELD_WIDTH 2
#define NGPON_RX_TOD_PARTIAL_NS_IN_NANO_RESERVED0_FIELD_SHIFT 30

extern const ru_field_rec NGPON_RX_TOD_TS_UP_VAL_TS_VAL_FIELD;
#define NGPON_RX_TOD_TS_UP_VAL_TS_VAL_FIELD_MASK  0xffffffff
#define NGPON_RX_TOD_TS_UP_VAL_TS_VAL_FIELD_WIDTH 32
#define NGPON_RX_TOD_TS_UP_VAL_TS_VAL_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_TOD_TOD_RD_VAL_TS_VAL_FIELD;
#define NGPON_RX_TOD_TOD_RD_VAL_TS_VAL_FIELD_MASK  0xffffffff
#define NGPON_RX_TOD_TOD_RD_VAL_TS_VAL_FIELD_WIDTH 32
#define NGPON_RX_TOD_TOD_RD_VAL_TS_VAL_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_TOD_TS_RD_VAL_TS_VAL_FIELD;
#define NGPON_RX_TOD_TS_RD_VAL_TS_VAL_FIELD_MASK  0xffffffff
#define NGPON_RX_TOD_TS_RD_VAL_TS_VAL_FIELD_WIDTH 32
#define NGPON_RX_TOD_TS_RD_VAL_TS_VAL_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP_TRFC_ALLOCID_VALUE_FIELD;
#define NGPON_RX_BWMAP_TRFC_ALLOCID_VALUE_FIELD_MASK  0x00003fff
#define NGPON_RX_BWMAP_TRFC_ALLOCID_VALUE_FIELD_WIDTH 14
#define NGPON_RX_BWMAP_TRFC_ALLOCID_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP_TRFC_ALLOCID_RESERVED0_FIELD;
#define NGPON_RX_BWMAP_TRFC_ALLOCID_RESERVED0_FIELD_MASK  0xffffc000
#define NGPON_RX_BWMAP_TRFC_ALLOCID_RESERVED0_FIELD_WIDTH 18
#define NGPON_RX_BWMAP_TRFC_ALLOCID_RESERVED0_FIELD_SHIFT 14

extern const ru_field_rec NGPON_RX_BWMAP_RNGNG_ALLOCID_VALUE_FIELD;
#define NGPON_RX_BWMAP_RNGNG_ALLOCID_VALUE_FIELD_MASK  0x00003fff
#define NGPON_RX_BWMAP_RNGNG_ALLOCID_VALUE_FIELD_WIDTH 14
#define NGPON_RX_BWMAP_RNGNG_ALLOCID_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP_RNGNG_ALLOCID_RESERVED0_FIELD;
#define NGPON_RX_BWMAP_RNGNG_ALLOCID_RESERVED0_FIELD_MASK  0xffffc000
#define NGPON_RX_BWMAP_RNGNG_ALLOCID_RESERVED0_FIELD_WIDTH 18
#define NGPON_RX_BWMAP_RNGNG_ALLOCID_RESERVED0_FIELD_SHIFT 14

extern const ru_field_rec NGPON_RX_BWMAP_TRFC_ALLOCID_EN1_EN_FIELD;
#define NGPON_RX_BWMAP_TRFC_ALLOCID_EN1_EN_FIELD_MASK  0xffffffff
#define NGPON_RX_BWMAP_TRFC_ALLOCID_EN1_EN_FIELD_WIDTH 32
#define NGPON_RX_BWMAP_TRFC_ALLOCID_EN1_EN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP_TRFC_ALLOCID_EN2_EN_FIELD;
#define NGPON_RX_BWMAP_TRFC_ALLOCID_EN2_EN_FIELD_MASK  0x000000ff
#define NGPON_RX_BWMAP_TRFC_ALLOCID_EN2_EN_FIELD_WIDTH 8
#define NGPON_RX_BWMAP_TRFC_ALLOCID_EN2_EN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP_TRFC_ALLOCID_EN2_RESERVED0_FIELD;
#define NGPON_RX_BWMAP_TRFC_ALLOCID_EN2_RESERVED0_FIELD_MASK  0xffffff00
#define NGPON_RX_BWMAP_TRFC_ALLOCID_EN2_RESERVED0_FIELD_WIDTH 24
#define NGPON_RX_BWMAP_TRFC_ALLOCID_EN2_RESERVED0_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_BWMAP_RNGNG_ALLOCID_EN_EN_FIELD;
#define NGPON_RX_BWMAP_RNGNG_ALLOCID_EN_EN_FIELD_MASK  0x0000000f
#define NGPON_RX_BWMAP_RNGNG_ALLOCID_EN_EN_FIELD_WIDTH 4
#define NGPON_RX_BWMAP_RNGNG_ALLOCID_EN_EN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP_RNGNG_ALLOCID_EN_RESERVED0_FIELD;
#define NGPON_RX_BWMAP_RNGNG_ALLOCID_EN_RESERVED0_FIELD_MASK  0xfffffff0
#define NGPON_RX_BWMAP_RNGNG_ALLOCID_EN_RESERVED0_FIELD_WIDTH 28
#define NGPON_RX_BWMAP_RNGNG_ALLOCID_EN_RESERVED0_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_A0_TNUM_FIELD;
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_A0_TNUM_FIELD_MASK  0x0000003f
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_A0_TNUM_FIELD_WIDTH 6
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_A0_TNUM_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_RESERVED0_FIELD;
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_RESERVED0_FIELD_MASK  0x000000c0
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_RESERVED0_FIELD_WIDTH 2
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_RESERVED0_FIELD_SHIFT 6

extern const ru_field_rec NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_A1_TNUM_FIELD;
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_A1_TNUM_FIELD_MASK  0x00003f00
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_A1_TNUM_FIELD_WIDTH 6
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_A1_TNUM_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_RESERVED1_FIELD;
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_RESERVED1_FIELD_MASK  0x0000c000
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_RESERVED1_FIELD_WIDTH 2
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_RESERVED1_FIELD_SHIFT 14

extern const ru_field_rec NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_A2_TNUM_FIELD;
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_A2_TNUM_FIELD_MASK  0x003f0000
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_A2_TNUM_FIELD_WIDTH 6
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_A2_TNUM_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_RESERVED2_FIELD;
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_RESERVED2_FIELD_MASK  0x00c00000
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_RESERVED2_FIELD_WIDTH 2
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_RESERVED2_FIELD_SHIFT 22

extern const ru_field_rec NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_A3_TNUM_FIELD;
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_A3_TNUM_FIELD_MASK  0x3f000000
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_A3_TNUM_FIELD_WIDTH 6
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_A3_TNUM_FIELD_SHIFT 24

extern const ru_field_rec NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_RESERVED3_FIELD;
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_RESERVED3_FIELD_MASK  0xc0000000
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_RESERVED3_FIELD_WIDTH 2
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_RESERVED3_FIELD_SHIFT 30

extern const ru_field_rec NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RNG_A0_TNUM_FIELD;
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RNG_A0_TNUM_FIELD_MASK  0x0000003f
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RNG_A0_TNUM_FIELD_WIDTH 6
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RNG_A0_TNUM_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RESERVED0_FIELD;
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RESERVED0_FIELD_MASK  0x000000c0
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RESERVED0_FIELD_WIDTH 2
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RESERVED0_FIELD_SHIFT 6

extern const ru_field_rec NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RNG_A1_TNUM_FIELD;
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RNG_A1_TNUM_FIELD_MASK  0x00003f00
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RNG_A1_TNUM_FIELD_WIDTH 6
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RNG_A1_TNUM_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RESERVED1_FIELD;
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RESERVED1_FIELD_MASK  0x0000c000
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RESERVED1_FIELD_WIDTH 2
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RESERVED1_FIELD_SHIFT 14

extern const ru_field_rec NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RNG_A2_TNUM_FIELD;
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RNG_A2_TNUM_FIELD_MASK  0x003f0000
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RNG_A2_TNUM_FIELD_WIDTH 6
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RNG_A2_TNUM_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RESERVED2_FIELD;
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RESERVED2_FIELD_MASK  0x00c00000
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RESERVED2_FIELD_WIDTH 2
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RESERVED2_FIELD_SHIFT 22

extern const ru_field_rec NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RNG_A3_TNUM_FIELD;
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RNG_A3_TNUM_FIELD_MASK  0x3f000000
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RNG_A3_TNUM_FIELD_WIDTH 6
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RNG_A3_TNUM_FIELD_SHIFT 24

extern const ru_field_rec NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RESERVED3_FIELD;
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RESERVED3_FIELD_MASK  0xc0000000
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RESERVED3_FIELD_WIDTH 2
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_RESERVED3_FIELD_SHIFT 30

extern const ru_field_rec NGPON_RX_BWMAP_BWCNT_ASSOC_CNT9_ASSOC_FIELD;
#define NGPON_RX_BWMAP_BWCNT_ASSOC_CNT9_ASSOC_FIELD_MASK  0x0000003f
#define NGPON_RX_BWMAP_BWCNT_ASSOC_CNT9_ASSOC_FIELD_WIDTH 6
#define NGPON_RX_BWMAP_BWCNT_ASSOC_CNT9_ASSOC_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP_BWCNT_ASSOC_RESERVED0_FIELD;
#define NGPON_RX_BWMAP_BWCNT_ASSOC_RESERVED0_FIELD_MASK  0x000000c0
#define NGPON_RX_BWMAP_BWCNT_ASSOC_RESERVED0_FIELD_WIDTH 2
#define NGPON_RX_BWMAP_BWCNT_ASSOC_RESERVED0_FIELD_SHIFT 6

extern const ru_field_rec NGPON_RX_BWMAP_BWCNT_ASSOC_CNT10_ASSOC_FIELD;
#define NGPON_RX_BWMAP_BWCNT_ASSOC_CNT10_ASSOC_FIELD_MASK  0x00003f00
#define NGPON_RX_BWMAP_BWCNT_ASSOC_CNT10_ASSOC_FIELD_WIDTH 6
#define NGPON_RX_BWMAP_BWCNT_ASSOC_CNT10_ASSOC_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_BWMAP_BWCNT_ASSOC_RESERVED1_FIELD;
#define NGPON_RX_BWMAP_BWCNT_ASSOC_RESERVED1_FIELD_MASK  0x0000c000
#define NGPON_RX_BWMAP_BWCNT_ASSOC_RESERVED1_FIELD_WIDTH 2
#define NGPON_RX_BWMAP_BWCNT_ASSOC_RESERVED1_FIELD_SHIFT 14

extern const ru_field_rec NGPON_RX_BWMAP_BWCNT_ASSOC_CNT11_ASSOC_FIELD;
#define NGPON_RX_BWMAP_BWCNT_ASSOC_CNT11_ASSOC_FIELD_MASK  0x003f0000
#define NGPON_RX_BWMAP_BWCNT_ASSOC_CNT11_ASSOC_FIELD_WIDTH 6
#define NGPON_RX_BWMAP_BWCNT_ASSOC_CNT11_ASSOC_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_BWMAP_BWCNT_ASSOC_RESERVED2_FIELD;
#define NGPON_RX_BWMAP_BWCNT_ASSOC_RESERVED2_FIELD_MASK  0x00c00000
#define NGPON_RX_BWMAP_BWCNT_ASSOC_RESERVED2_FIELD_WIDTH 2
#define NGPON_RX_BWMAP_BWCNT_ASSOC_RESERVED2_FIELD_SHIFT 22

extern const ru_field_rec NGPON_RX_BWMAP_BWCNT_ASSOC_CNT12_ASSOC_FIELD;
#define NGPON_RX_BWMAP_BWCNT_ASSOC_CNT12_ASSOC_FIELD_MASK  0x3f000000
#define NGPON_RX_BWMAP_BWCNT_ASSOC_CNT12_ASSOC_FIELD_WIDTH 6
#define NGPON_RX_BWMAP_BWCNT_ASSOC_CNT12_ASSOC_FIELD_SHIFT 24

extern const ru_field_rec NGPON_RX_BWMAP_BWCNT_ASSOC_RESERVED3_FIELD;
#define NGPON_RX_BWMAP_BWCNT_ASSOC_RESERVED3_FIELD_MASK  0xc0000000
#define NGPON_RX_BWMAP_BWCNT_ASSOC_RESERVED3_FIELD_WIDTH 2
#define NGPON_RX_BWMAP_BWCNT_ASSOC_RESERVED3_FIELD_SHIFT 30

extern const ru_field_rec NGPON_RX_ASSIGN_FLOW_PORTID_FIELD;
#define NGPON_RX_ASSIGN_FLOW_PORTID_FIELD_MASK  0x0000ffff
#define NGPON_RX_ASSIGN_FLOW_PORTID_FIELD_WIDTH 16
#define NGPON_RX_ASSIGN_FLOW_PORTID_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ASSIGN_FLOW_PRIORITY_FIELD;
#define NGPON_RX_ASSIGN_FLOW_PRIORITY_FIELD_MASK  0x00030000
#define NGPON_RX_ASSIGN_FLOW_PRIORITY_FIELD_WIDTH 2
#define NGPON_RX_ASSIGN_FLOW_PRIORITY_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_ASSIGN_FLOW_ENC_RING_FIELD;
#define NGPON_RX_ASSIGN_FLOW_ENC_RING_FIELD_MASK  0x000c0000
#define NGPON_RX_ASSIGN_FLOW_ENC_RING_FIELD_WIDTH 2
#define NGPON_RX_ASSIGN_FLOW_ENC_RING_FIELD_SHIFT 18

extern const ru_field_rec NGPON_RX_ASSIGN_FLOW_CRC_EN_FIELD;
#define NGPON_RX_ASSIGN_FLOW_CRC_EN_FIELD_MASK  0x00100000
#define NGPON_RX_ASSIGN_FLOW_CRC_EN_FIELD_WIDTH 1
#define NGPON_RX_ASSIGN_FLOW_CRC_EN_FIELD_SHIFT 20

extern const ru_field_rec NGPON_RX_ASSIGN_FLOW_RESERVED0_FIELD;
#define NGPON_RX_ASSIGN_FLOW_RESERVED0_FIELD_MASK  0x00e00000
#define NGPON_RX_ASSIGN_FLOW_RESERVED0_FIELD_WIDTH 3
#define NGPON_RX_ASSIGN_FLOW_RESERVED0_FIELD_SHIFT 21

extern const ru_field_rec NGPON_RX_ASSIGN_FLOW_EN_FIELD;
#define NGPON_RX_ASSIGN_FLOW_EN_FIELD_MASK  0x01000000
#define NGPON_RX_ASSIGN_FLOW_EN_FIELD_WIDTH 1
#define NGPON_RX_ASSIGN_FLOW_EN_FIELD_SHIFT 24

extern const ru_field_rec NGPON_RX_ASSIGN_FLOW_RESERVED1_FIELD;
#define NGPON_RX_ASSIGN_FLOW_RESERVED1_FIELD_MASK  0xfe000000
#define NGPON_RX_ASSIGN_FLOW_RESERVED1_FIELD_WIDTH 7
#define NGPON_RX_ASSIGN_FLOW_RESERVED1_FIELD_SHIFT 25

extern const ru_field_rec NGPON_RX_ASSIGN_LAST_FLOW_MASK_FIELD;
#define NGPON_RX_ASSIGN_LAST_FLOW_MASK_FIELD_MASK  0x0000ffff
#define NGPON_RX_ASSIGN_LAST_FLOW_MASK_FIELD_WIDTH 16
#define NGPON_RX_ASSIGN_LAST_FLOW_MASK_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ASSIGN_LAST_FLOW_RESERVED0_FIELD;
#define NGPON_RX_ASSIGN_LAST_FLOW_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_ASSIGN_LAST_FLOW_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_ASSIGN_LAST_FLOW_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_ENC_KEY_VALID_KEY1_ONU1_FIELD;
#define NGPON_RX_ENC_KEY_VALID_KEY1_ONU1_FIELD_MASK  0x00000001
#define NGPON_RX_ENC_KEY_VALID_KEY1_ONU1_FIELD_WIDTH 1
#define NGPON_RX_ENC_KEY_VALID_KEY1_ONU1_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_KEY_VALID_KEY2_ONU1_FIELD;
#define NGPON_RX_ENC_KEY_VALID_KEY2_ONU1_FIELD_MASK  0x00000002
#define NGPON_RX_ENC_KEY_VALID_KEY2_ONU1_FIELD_WIDTH 1
#define NGPON_RX_ENC_KEY_VALID_KEY2_ONU1_FIELD_SHIFT 1

extern const ru_field_rec NGPON_RX_ENC_KEY_VALID_KEY1_ONU2_FIELD;
#define NGPON_RX_ENC_KEY_VALID_KEY1_ONU2_FIELD_MASK  0x00000004
#define NGPON_RX_ENC_KEY_VALID_KEY1_ONU2_FIELD_WIDTH 1
#define NGPON_RX_ENC_KEY_VALID_KEY1_ONU2_FIELD_SHIFT 2

extern const ru_field_rec NGPON_RX_ENC_KEY_VALID_KEY2_ONU2_FIELD;
#define NGPON_RX_ENC_KEY_VALID_KEY2_ONU2_FIELD_MASK  0x00000008
#define NGPON_RX_ENC_KEY_VALID_KEY2_ONU2_FIELD_WIDTH 1
#define NGPON_RX_ENC_KEY_VALID_KEY2_ONU2_FIELD_SHIFT 3

extern const ru_field_rec NGPON_RX_ENC_KEY_VALID_KEY1_MCST_FIELD;
#define NGPON_RX_ENC_KEY_VALID_KEY1_MCST_FIELD_MASK  0x00000010
#define NGPON_RX_ENC_KEY_VALID_KEY1_MCST_FIELD_WIDTH 1
#define NGPON_RX_ENC_KEY_VALID_KEY1_MCST_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_ENC_KEY_VALID_KEY2_MCST_FIELD;
#define NGPON_RX_ENC_KEY_VALID_KEY2_MCST_FIELD_MASK  0x00000020
#define NGPON_RX_ENC_KEY_VALID_KEY2_MCST_FIELD_WIDTH 1
#define NGPON_RX_ENC_KEY_VALID_KEY2_MCST_FIELD_SHIFT 5

extern const ru_field_rec NGPON_RX_ENC_KEY_VALID_RESERVED0_FIELD;
#define NGPON_RX_ENC_KEY_VALID_RESERVED0_FIELD_MASK  0xffffffc0
#define NGPON_RX_ENC_KEY_VALID_RESERVED0_FIELD_WIDTH 26
#define NGPON_RX_ENC_KEY_VALID_RESERVED0_FIELD_SHIFT 6

extern const ru_field_rec NGPON_RX_ENC_PLOAM_LOAD_PLOAMIK_ONU1_FIELD;
#define NGPON_RX_ENC_PLOAM_LOAD_PLOAMIK_ONU1_FIELD_MASK  0x00000001
#define NGPON_RX_ENC_PLOAM_LOAD_PLOAMIK_ONU1_FIELD_WIDTH 1
#define NGPON_RX_ENC_PLOAM_LOAD_PLOAMIK_ONU1_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_PLOAM_LOAD_PLOAMIK_ONU2_FIELD;
#define NGPON_RX_ENC_PLOAM_LOAD_PLOAMIK_ONU2_FIELD_MASK  0x00000002
#define NGPON_RX_ENC_PLOAM_LOAD_PLOAMIK_ONU2_FIELD_WIDTH 1
#define NGPON_RX_ENC_PLOAM_LOAD_PLOAMIK_ONU2_FIELD_SHIFT 1

extern const ru_field_rec NGPON_RX_ENC_PLOAM_LOAD_PLOAMIK_BCST_FIELD;
#define NGPON_RX_ENC_PLOAM_LOAD_PLOAMIK_BCST_FIELD_MASK  0x00000004
#define NGPON_RX_ENC_PLOAM_LOAD_PLOAMIK_BCST_FIELD_WIDTH 1
#define NGPON_RX_ENC_PLOAM_LOAD_PLOAMIK_BCST_FIELD_SHIFT 2

extern const ru_field_rec NGPON_RX_ENC_PLOAM_LOAD_RESERVED0_FIELD;
#define NGPON_RX_ENC_PLOAM_LOAD_RESERVED0_FIELD_MASK  0xfffffff8
#define NGPON_RX_ENC_PLOAM_LOAD_RESERVED0_FIELD_WIDTH 29
#define NGPON_RX_ENC_PLOAM_LOAD_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec NGPON_RX_ENC_KEY1_ONU1_VALUE_FIELD;
#define NGPON_RX_ENC_KEY1_ONU1_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_KEY1_ONU1_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_KEY1_ONU1_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_KEY2_ONU1_VALUE_FIELD;
#define NGPON_RX_ENC_KEY2_ONU1_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_KEY2_ONU1_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_KEY2_ONU1_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_KEY1_ONU2_VALUE_FIELD;
#define NGPON_RX_ENC_KEY1_ONU2_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_KEY1_ONU2_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_KEY1_ONU2_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_KEY2_ONU2_VALUE_FIELD;
#define NGPON_RX_ENC_KEY2_ONU2_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_KEY2_ONU2_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_KEY2_ONU2_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_PLOAMIK_ONU1_VALUE_FIELD;
#define NGPON_RX_ENC_PLOAMIK_ONU1_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_PLOAMIK_ONU1_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_PLOAMIK_ONU1_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_PLOAMIK_ONU2_VALUE_FIELD;
#define NGPON_RX_ENC_PLOAMIK_ONU2_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_PLOAMIK_ONU2_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_PLOAMIK_ONU2_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_PLOAMIK_BCST_VALUE_FIELD;
#define NGPON_RX_ENC_PLOAMIK_BCST_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_PLOAMIK_BCST_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_PLOAMIK_BCST_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_CMACK2_ONU1_0_VALUE_FIELD;
#define NGPON_RX_ENC_CMACK2_ONU1_0_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_CMACK2_ONU1_0_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_CMACK2_ONU1_0_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_CMACK2_ONU1_1_VALUE_FIELD;
#define NGPON_RX_ENC_CMACK2_ONU1_1_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_CMACK2_ONU1_1_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_CMACK2_ONU1_1_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_CMACK2_ONU1_2_VALUE_FIELD;
#define NGPON_RX_ENC_CMACK2_ONU1_2_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_CMACK2_ONU1_2_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_CMACK2_ONU1_2_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_CMACK2_ONU1_3_VALUE_FIELD;
#define NGPON_RX_ENC_CMACK2_ONU1_3_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_CMACK2_ONU1_3_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_CMACK2_ONU1_3_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_CMACK2_ONU2_0_VALUE_FIELD;
#define NGPON_RX_ENC_CMACK2_ONU2_0_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_CMACK2_ONU2_0_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_CMACK2_ONU2_0_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_CMACK2_ONU2_1_VALUE_FIELD;
#define NGPON_RX_ENC_CMACK2_ONU2_1_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_CMACK2_ONU2_1_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_CMACK2_ONU2_1_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_CMACK2_ONU2_2_VALUE_FIELD;
#define NGPON_RX_ENC_CMACK2_ONU2_2_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_CMACK2_ONU2_2_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_CMACK2_ONU2_2_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_CMACK2_ONU2_3_VALUE_FIELD;
#define NGPON_RX_ENC_CMACK2_ONU2_3_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_CMACK2_ONU2_3_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_CMACK2_ONU2_3_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_CMACK2_BCST_0_VALUE_FIELD;
#define NGPON_RX_ENC_CMACK2_BCST_0_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_CMACK2_BCST_0_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_CMACK2_BCST_0_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_CMACK2_BCST_1_VALUE_FIELD;
#define NGPON_RX_ENC_CMACK2_BCST_1_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_CMACK2_BCST_1_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_CMACK2_BCST_1_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_CMACK2_BCST_2_VALUE_FIELD;
#define NGPON_RX_ENC_CMACK2_BCST_2_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_CMACK2_BCST_2_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_CMACK2_BCST_2_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_CMACK2_BCST_3_VALUE_FIELD;
#define NGPON_RX_ENC_CMACK2_BCST_3_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_CMACK2_BCST_3_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_CMACK2_BCST_3_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_KEY1_MCST_VALUE_FIELD;
#define NGPON_RX_ENC_KEY1_MCST_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_KEY1_MCST_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_KEY1_MCST_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_KEY2_MCST_VALUE_FIELD;
#define NGPON_RX_ENC_KEY2_MCST_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_KEY2_MCST_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_KEY2_MCST_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_PLOAMIK_LOOKUP_VALUE_FIELD;
#define NGPON_RX_ENC_PLOAMIK_LOOKUP_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_PLOAMIK_LOOKUP_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_PLOAMIK_LOOKUP_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_ENC_CMACK2_LOOKUP_VALUE_FIELD;
#define NGPON_RX_ENC_CMACK2_LOOKUP_VALUE_FIELD_MASK  0xffffffff
#define NGPON_RX_ENC_CMACK2_LOOKUP_VALUE_FIELD_WIDTH 32
#define NGPON_RX_ENC_CMACK2_LOOKUP_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP2_TRFC_ALLOCID_VALUE_FIELD;
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_VALUE_FIELD_MASK  0x00003fff
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_VALUE_FIELD_WIDTH 14
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP2_TRFC_ALLOCID_RESERVED0_FIELD;
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_RESERVED0_FIELD_MASK  0xffffc000
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_RESERVED0_FIELD_WIDTH 18
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_RESERVED0_FIELD_SHIFT 14

extern const ru_field_rec NGPON_RX_BWMAP2_TRFC_ALLOCID_EN3_EN_FIELD;
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN3_EN_FIELD_MASK  0xffffffff
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN3_EN_FIELD_WIDTH 32
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN3_EN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP2_TRFC_ALLOCID_EN4_EN_FIELD;
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN4_EN_FIELD_MASK  0xffffffff
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN4_EN_FIELD_WIDTH 32
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN4_EN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP2_TRFC_ALLOCID_EN5_EN_FIELD;
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN5_EN_FIELD_MASK  0xffffffff
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN5_EN_FIELD_WIDTH 32
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN5_EN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP2_TRFC_ALLOCID_EN6_EN_FIELD;
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN6_EN_FIELD_MASK  0x00ffffff
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN6_EN_FIELD_WIDTH 24
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN6_EN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP2_TRFC_ALLOCID_EN6_RESERVED0_FIELD;
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN6_RESERVED0_FIELD_MASK  0xff000000
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN6_RESERVED0_FIELD_WIDTH 8
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN6_RESERVED0_FIELD_SHIFT 24

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A0_INT_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A0_INT_FIELD_MASK  0x00000003
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A0_INT_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A0_INT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A1_INT_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A1_INT_FIELD_MASK  0x0000000c
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A1_INT_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A1_INT_FIELD_SHIFT 2

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A2_INT_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A2_INT_FIELD_MASK  0x00000030
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A2_INT_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A2_INT_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A3_INT_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A3_INT_FIELD_MASK  0x000000c0
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A3_INT_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A3_INT_FIELD_SHIFT 6

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A4_INT_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A4_INT_FIELD_MASK  0x00000300
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A4_INT_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A4_INT_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A5_INT_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A5_INT_FIELD_MASK  0x00000c00
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A5_INT_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A5_INT_FIELD_SHIFT 10

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A6_INT_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A6_INT_FIELD_MASK  0x00003000
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A6_INT_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A6_INT_FIELD_SHIFT 12

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A7_INT_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A7_INT_FIELD_MASK  0x0000c000
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A7_INT_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A7_INT_FIELD_SHIFT 14

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A8_INT_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A8_INT_FIELD_MASK  0x00030000
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A8_INT_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A8_INT_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A9_INT_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A9_INT_FIELD_MASK  0x000c0000
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A9_INT_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A9_INT_FIELD_SHIFT 18

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A10_INT_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A10_INT_FIELD_MASK  0x00300000
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A10_INT_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A10_INT_FIELD_SHIFT 20

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A11_INT_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A11_INT_FIELD_MASK  0x00c00000
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A11_INT_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A11_INT_FIELD_SHIFT 22

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A12_INT_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A12_INT_FIELD_MASK  0x03000000
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A12_INT_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A12_INT_FIELD_SHIFT 24

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A13_INT_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A13_INT_FIELD_MASK  0x0c000000
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A13_INT_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A13_INT_FIELD_SHIFT 26

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A14_INT_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A14_INT_FIELD_MASK  0x30000000
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A14_INT_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A14_INT_FIELD_SHIFT 28

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A15_INT_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A15_INT_FIELD_MASK  0xc0000000
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A15_INT_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_A15_INT_FIELD_SHIFT 30

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_EN1_EN_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN1_EN_FIELD_MASK  0xffffffff
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN1_EN_FIELD_WIDTH 32
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN1_EN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_EN2_EN_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN2_EN_FIELD_MASK  0x000000ff
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN2_EN_FIELD_WIDTH 8
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN2_EN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_EN2_RESERVED0_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN2_RESERVED0_FIELD_MASK  0xffffff00
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN2_RESERVED0_FIELD_WIDTH 24
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN2_RESERVED0_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_EN3_EN_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN3_EN_FIELD_MASK  0xffffffff
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN3_EN_FIELD_WIDTH 32
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN3_EN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_EN4_EN_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN4_EN_FIELD_MASK  0xffffffff
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN4_EN_FIELD_WIDTH 32
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN4_EN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_EN5_EN_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN5_EN_FIELD_MASK  0xffffffff
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN5_EN_FIELD_WIDTH 32
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN5_EN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_EN6_EN_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN6_EN_FIELD_MASK  0x00ffffff
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN6_EN_FIELD_WIDTH 24
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN6_EN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP2_ALLOCID_INT_EN6_RESERVED0_FIELD;
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN6_RESERVED0_FIELD_MASK  0xff000000
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN6_RESERVED0_FIELD_WIDTH 8
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN6_RESERVED0_FIELD_SHIFT 24

extern const ru_field_rec NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_A0_TNUM_FIELD;
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_A0_TNUM_FIELD_MASK  0x0000003f
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_A0_TNUM_FIELD_WIDTH 6
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_A0_TNUM_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_RESERVED0_FIELD;
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_RESERVED0_FIELD_MASK  0x000000c0
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_RESERVED0_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_RESERVED0_FIELD_SHIFT 6

extern const ru_field_rec NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_A1_TNUM_FIELD;
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_A1_TNUM_FIELD_MASK  0x00003f00
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_A1_TNUM_FIELD_WIDTH 6
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_A1_TNUM_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_RESERVED1_FIELD;
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_RESERVED1_FIELD_MASK  0x0000c000
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_RESERVED1_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_RESERVED1_FIELD_SHIFT 14

extern const ru_field_rec NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_A2_TNUM_FIELD;
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_A2_TNUM_FIELD_MASK  0x003f0000
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_A2_TNUM_FIELD_WIDTH 6
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_A2_TNUM_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_RESERVED2_FIELD;
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_RESERVED2_FIELD_MASK  0x00c00000
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_RESERVED2_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_RESERVED2_FIELD_SHIFT 22

extern const ru_field_rec NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_A3_TNUM_FIELD;
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_A3_TNUM_FIELD_MASK  0x3f000000
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_A3_TNUM_FIELD_WIDTH 6
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_A3_TNUM_FIELD_SHIFT 24

extern const ru_field_rec NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_RESERVED3_FIELD;
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_RESERVED3_FIELD_MASK  0xc0000000
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_RESERVED3_FIELD_WIDTH 2
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_RESERVED3_FIELD_SHIFT 30

extern const ru_field_rec NGPON_RX_PROPRIETARY_SYNC_CFG_PSYNC_TOL_SYNC_FIELD;
#define NGPON_RX_PROPRIETARY_SYNC_CFG_PSYNC_TOL_SYNC_FIELD_MASK  0x00000007
#define NGPON_RX_PROPRIETARY_SYNC_CFG_PSYNC_TOL_SYNC_FIELD_WIDTH 3
#define NGPON_RX_PROPRIETARY_SYNC_CFG_PSYNC_TOL_SYNC_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_SYNC_CFG_RESERVED0_FIELD;
#define NGPON_RX_PROPRIETARY_SYNC_CFG_RESERVED0_FIELD_MASK  0x00000008
#define NGPON_RX_PROPRIETARY_SYNC_CFG_RESERVED0_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_SYNC_CFG_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec NGPON_RX_PROPRIETARY_SYNC_CFG_PSYNC_TOL_OTHER_FIELD;
#define NGPON_RX_PROPRIETARY_SYNC_CFG_PSYNC_TOL_OTHER_FIELD_MASK  0x00000070
#define NGPON_RX_PROPRIETARY_SYNC_CFG_PSYNC_TOL_OTHER_FIELD_WIDTH 3
#define NGPON_RX_PROPRIETARY_SYNC_CFG_PSYNC_TOL_OTHER_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_PROPRIETARY_SYNC_CFG_RESERVED1_FIELD;
#define NGPON_RX_PROPRIETARY_SYNC_CFG_RESERVED1_FIELD_MASK  0x00000080
#define NGPON_RX_PROPRIETARY_SYNC_CFG_RESERVED1_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_SYNC_CFG_RESERVED1_FIELD_SHIFT 7

extern const ru_field_rec NGPON_RX_PROPRIETARY_SYNC_CFG_SFC_MSB_MASK_FIELD;
#define NGPON_RX_PROPRIETARY_SYNC_CFG_SFC_MSB_MASK_FIELD_MASK  0x00000100
#define NGPON_RX_PROPRIETARY_SYNC_CFG_SFC_MSB_MASK_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_SYNC_CFG_SFC_MSB_MASK_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_PROPRIETARY_SYNC_CFG_XGD_DISABLE_HUNT_FIELD;
#define NGPON_RX_PROPRIETARY_SYNC_CFG_XGD_DISABLE_HUNT_FIELD_MASK  0x00000200
#define NGPON_RX_PROPRIETARY_SYNC_CFG_XGD_DISABLE_HUNT_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_SYNC_CFG_XGD_DISABLE_HUNT_FIELD_SHIFT 9

extern const ru_field_rec NGPON_RX_PROPRIETARY_SYNC_CFG_XGD_STRICT_IDLE_PLI_FIELD;
#define NGPON_RX_PROPRIETARY_SYNC_CFG_XGD_STRICT_IDLE_PLI_FIELD_MASK  0x00000400
#define NGPON_RX_PROPRIETARY_SYNC_CFG_XGD_STRICT_IDLE_PLI_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_SYNC_CFG_XGD_STRICT_IDLE_PLI_FIELD_SHIFT 10

extern const ru_field_rec NGPON_RX_PROPRIETARY_SYNC_CFG_SYNC_PSYNC_SRC_FIELD;
#define NGPON_RX_PROPRIETARY_SYNC_CFG_SYNC_PSYNC_SRC_FIELD_MASK  0x00001800
#define NGPON_RX_PROPRIETARY_SYNC_CFG_SYNC_PSYNC_SRC_FIELD_WIDTH 2
#define NGPON_RX_PROPRIETARY_SYNC_CFG_SYNC_PSYNC_SRC_FIELD_SHIFT 11

extern const ru_field_rec NGPON_RX_PROPRIETARY_SYNC_CFG_RESERVED2_FIELD;
#define NGPON_RX_PROPRIETARY_SYNC_CFG_RESERVED2_FIELD_MASK  0xffffe000
#define NGPON_RX_PROPRIETARY_SYNC_CFG_RESERVED2_FIELD_WIDTH 19
#define NGPON_RX_PROPRIETARY_SYNC_CFG_RESERVED2_FIELD_SHIFT 13

extern const ru_field_rec NGPON_RX_PROPRIETARY_FEC_FORCE_STATE_FIELD;
#define NGPON_RX_PROPRIETARY_FEC_FORCE_STATE_FIELD_MASK  0x00000003
#define NGPON_RX_PROPRIETARY_FEC_FORCE_STATE_FIELD_WIDTH 2
#define NGPON_RX_PROPRIETARY_FEC_FORCE_STATE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_FEC_FORCE_TYPE_FIELD;
#define NGPON_RX_PROPRIETARY_FEC_FORCE_TYPE_FIELD_MASK  0x0000000c
#define NGPON_RX_PROPRIETARY_FEC_FORCE_TYPE_FIELD_WIDTH 2
#define NGPON_RX_PROPRIETARY_FEC_FORCE_TYPE_FIELD_SHIFT 2

extern const ru_field_rec NGPON_RX_PROPRIETARY_FEC_FORCE_IGNORE_FIELD;
#define NGPON_RX_PROPRIETARY_FEC_FORCE_IGNORE_FIELD_MASK  0x00000010
#define NGPON_RX_PROPRIETARY_FEC_FORCE_IGNORE_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_FEC_FORCE_IGNORE_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_PROPRIETARY_FEC_FORCE_RESERVED0_FIELD;
#define NGPON_RX_PROPRIETARY_FEC_FORCE_RESERVED0_FIELD_MASK  0xffffffe0
#define NGPON_RX_PROPRIETARY_FEC_FORCE_RESERVED0_FIELD_WIDTH 27
#define NGPON_RX_PROPRIETARY_FEC_FORCE_RESERVED0_FIELD_SHIFT 5

extern const ru_field_rec NGPON_RX_PROPRIETARY_ACCESS_ENABLE_FIELD;
#define NGPON_RX_PROPRIETARY_ACCESS_ENABLE_FIELD_MASK  0x00000001
#define NGPON_RX_PROPRIETARY_ACCESS_ENABLE_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_ACCESS_ENABLE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_ACCESS_RECORD_FIELD;
#define NGPON_RX_PROPRIETARY_ACCESS_RECORD_FIELD_MASK  0x00000002
#define NGPON_RX_PROPRIETARY_ACCESS_RECORD_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_ACCESS_RECORD_FIELD_SHIFT 1

extern const ru_field_rec NGPON_RX_PROPRIETARY_ACCESS_FORCE_BIP_FIELD;
#define NGPON_RX_PROPRIETARY_ACCESS_FORCE_BIP_FIELD_MASK  0x00000004
#define NGPON_RX_PROPRIETARY_ACCESS_FORCE_BIP_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_ACCESS_FORCE_BIP_FIELD_SHIFT 2

extern const ru_field_rec NGPON_RX_PROPRIETARY_ACCESS_RESERVED0_FIELD;
#define NGPON_RX_PROPRIETARY_ACCESS_RESERVED0_FIELD_MASK  0x00000008
#define NGPON_RX_PROPRIETARY_ACCESS_RESERVED0_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_ACCESS_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec NGPON_RX_PROPRIETARY_ACCESS_ALLOCID_FIELD;
#define NGPON_RX_PROPRIETARY_ACCESS_ALLOCID_FIELD_MASK  0x0003fff0
#define NGPON_RX_PROPRIETARY_ACCESS_ALLOCID_FIELD_WIDTH 14
#define NGPON_RX_PROPRIETARY_ACCESS_ALLOCID_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_PROPRIETARY_ACCESS_RESERVED1_FIELD;
#define NGPON_RX_PROPRIETARY_ACCESS_RESERVED1_FIELD_MASK  0xfffc0000
#define NGPON_RX_PROPRIETARY_ACCESS_RESERVED1_FIELD_WIDTH 14
#define NGPON_RX_PROPRIETARY_ACCESS_RESERVED1_FIELD_SHIFT 18

extern const ru_field_rec NGPON_RX_PROPRIETARY_DBG_VECT_SELECT_FIELD;
#define NGPON_RX_PROPRIETARY_DBG_VECT_SELECT_FIELD_MASK  0x000003ff
#define NGPON_RX_PROPRIETARY_DBG_VECT_SELECT_FIELD_WIDTH 10
#define NGPON_RX_PROPRIETARY_DBG_VECT_SELECT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_DBG_VECT_RESERVED0_FIELD;
#define NGPON_RX_PROPRIETARY_DBG_VECT_RESERVED0_FIELD_MASK  0xfffffc00
#define NGPON_RX_PROPRIETARY_DBG_VECT_RESERVED0_FIELD_WIDTH 22
#define NGPON_RX_PROPRIETARY_DBG_VECT_RESERVED0_FIELD_SHIFT 10

extern const ru_field_rec NGPON_RX_PROPRIETARY_DBG_GENSTAT_FEC_TYPE_FIELD;
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_FEC_TYPE_FIELD_MASK  0x00000003
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_FEC_TYPE_FIELD_WIDTH 2
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_FEC_TYPE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_DBG_GENSTAT_SYNC_STATE_FIELD;
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_SYNC_STATE_FIELD_MASK  0x0000000c
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_SYNC_STATE_FIELD_WIDTH 2
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_SYNC_STATE_FIELD_SHIFT 2

extern const ru_field_rec NGPON_RX_PROPRIETARY_DBG_GENSTAT_PIPE_EMPTY_FIELD;
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_PIPE_EMPTY_FIELD_MASK  0x00000010
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_PIPE_EMPTY_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_PIPE_EMPTY_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_PROPRIETARY_DBG_GENSTAT_RESERVED0_FIELD;
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_RESERVED0_FIELD_MASK  0x000000e0
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_RESERVED0_FIELD_WIDTH 3
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_RESERVED0_FIELD_SHIFT 5

extern const ru_field_rec NGPON_RX_PROPRIETARY_DBG_GENSTAT_FEC_IND_ON_CNT_FIELD;
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_FEC_IND_ON_CNT_FIELD_MASK  0x00000f00
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_FEC_IND_ON_CNT_FIELD_WIDTH 4
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_FEC_IND_ON_CNT_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_PROPRIETARY_DBG_GENSTAT_FEC_IND_OFF_CNT_FIELD;
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_FEC_IND_OFF_CNT_FIELD_MASK  0x0000f000
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_FEC_IND_OFF_CNT_FIELD_WIDTH 4
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_FEC_IND_OFF_CNT_FIELD_SHIFT 12

extern const ru_field_rec NGPON_RX_PROPRIETARY_DBG_GENSTAT_RESERVED1_FIELD;
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_RESERVED1_FIELD_MASK  0xffff0000
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_RESERVED1_FIELD_WIDTH 16
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_RESERVED1_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PROPRIETARY_PLP_CFG_RELAXED_PLOAMS_PER_FRAME_FIELD;
#define NGPON_RX_PROPRIETARY_PLP_CFG_RELAXED_PLOAMS_PER_FRAME_FIELD_MASK  0x00000001
#define NGPON_RX_PROPRIETARY_PLP_CFG_RELAXED_PLOAMS_PER_FRAME_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_PLP_CFG_RELAXED_PLOAMS_PER_FRAME_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_PLP_CFG_RESERVED0_FIELD;
#define NGPON_RX_PROPRIETARY_PLP_CFG_RESERVED0_FIELD_MASK  0xfffffffe
#define NGPON_RX_PROPRIETARY_PLP_CFG_RESERVED0_FIELD_WIDTH 31
#define NGPON_RX_PROPRIETARY_PLP_CFG_RESERVED0_FIELD_SHIFT 1

extern const ru_field_rec NGPON_RX_PROPRIETARY_PM_BIP_ERR_CNT_FIELD;
#define NGPON_RX_PROPRIETARY_PM_BIP_ERR_CNT_FIELD_MASK  0xffffffff
#define NGPON_RX_PROPRIETARY_PM_BIP_ERR_CNT_FIELD_WIDTH 32
#define NGPON_RX_PROPRIETARY_PM_BIP_ERR_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_CHICKEN_XGEM_ENC_STYLE_FIELD;
#define NGPON_RX_PROPRIETARY_CHICKEN_XGEM_ENC_STYLE_FIELD_MASK  0x00000001
#define NGPON_RX_PROPRIETARY_CHICKEN_XGEM_ENC_STYLE_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_CHICKEN_XGEM_ENC_STYLE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECFIX_SYNC_FIELD;
#define NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECFIX_SYNC_FIELD_MASK  0x00000002
#define NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECFIX_SYNC_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECFIX_SYNC_FIELD_SHIFT 1

extern const ru_field_rec NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECFIX_XGTCH_FIELD;
#define NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECFIX_XGTCH_FIELD_MASK  0x00000004
#define NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECFIX_XGTCH_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECFIX_XGTCH_FIELD_SHIFT 2

extern const ru_field_rec NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECFIX_XGEMH_FIELD;
#define NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECFIX_XGEMH_FIELD_MASK  0x00000008
#define NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECFIX_XGEMH_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECFIX_XGEMH_FIELD_SHIFT 3

extern const ru_field_rec NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECDET_SYNC_FIELD;
#define NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECDET_SYNC_FIELD_MASK  0x00000010
#define NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECDET_SYNC_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECDET_SYNC_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECDET_XGTCH_FIELD;
#define NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECDET_XGTCH_FIELD_MASK  0x00000020
#define NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECDET_XGTCH_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECDET_XGTCH_FIELD_SHIFT 5

extern const ru_field_rec NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECDET_XGEMH_FIELD;
#define NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECDET_XGEMH_FIELD_MASK  0x00000040
#define NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECDET_XGEMH_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_CHICKEN_DISABLE_HECDET_XGEMH_FIELD_SHIFT 6

extern const ru_field_rec NGPON_RX_PROPRIETARY_CHICKEN_XGEM_DEL_RESYNC_PROC_FIELD;
#define NGPON_RX_PROPRIETARY_CHICKEN_XGEM_DEL_RESYNC_PROC_FIELD_MASK  0x00000080
#define NGPON_RX_PROPRIETARY_CHICKEN_XGEM_DEL_RESYNC_PROC_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_CHICKEN_XGEM_DEL_RESYNC_PROC_FIELD_SHIFT 7

extern const ru_field_rec NGPON_RX_PROPRIETARY_CHICKEN_BWMAP_DATA_MASK_FIELD;
#define NGPON_RX_PROPRIETARY_CHICKEN_BWMAP_DATA_MASK_FIELD_MASK  0x00000100
#define NGPON_RX_PROPRIETARY_CHICKEN_BWMAP_DATA_MASK_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_CHICKEN_BWMAP_DATA_MASK_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_PROPRIETARY_CHICKEN_BWMAP_14BIT_MODE_FIELD;
#define NGPON_RX_PROPRIETARY_CHICKEN_BWMAP_14BIT_MODE_FIELD_MASK  0x00000200
#define NGPON_RX_PROPRIETARY_CHICKEN_BWMAP_14BIT_MODE_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_CHICKEN_BWMAP_14BIT_MODE_FIELD_SHIFT 9

extern const ru_field_rec NGPON_RX_PROPRIETARY_CHICKEN_HLEND_BIP_FORCE_FIELD;
#define NGPON_RX_PROPRIETARY_CHICKEN_HLEND_BIP_FORCE_FIELD_MASK  0x00000400
#define NGPON_RX_PROPRIETARY_CHICKEN_HLEND_BIP_FORCE_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_CHICKEN_HLEND_BIP_FORCE_FIELD_SHIFT 10

extern const ru_field_rec NGPON_RX_PROPRIETARY_CHICKEN_HLEND_BIP_STATE_FIELD;
#define NGPON_RX_PROPRIETARY_CHICKEN_HLEND_BIP_STATE_FIELD_MASK  0x00000800
#define NGPON_RX_PROPRIETARY_CHICKEN_HLEND_BIP_STATE_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_CHICKEN_HLEND_BIP_STATE_FIELD_SHIFT 11

extern const ru_field_rec NGPON_RX_PROPRIETARY_CHICKEN_BWMAP_SERIES_FWI_IGNORE_FIELD;
#define NGPON_RX_PROPRIETARY_CHICKEN_BWMAP_SERIES_FWI_IGNORE_FIELD_MASK  0x00001000
#define NGPON_RX_PROPRIETARY_CHICKEN_BWMAP_SERIES_FWI_IGNORE_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_CHICKEN_BWMAP_SERIES_FWI_IGNORE_FIELD_SHIFT 12

extern const ru_field_rec NGPON_RX_PROPRIETARY_CHICKEN_RESERVED0_FIELD;
#define NGPON_RX_PROPRIETARY_CHICKEN_RESERVED0_FIELD_MASK  0xffffe000
#define NGPON_RX_PROPRIETARY_CHICKEN_RESERVED0_FIELD_WIDTH 19
#define NGPON_RX_PROPRIETARY_CHICKEN_RESERVED0_FIELD_SHIFT 13

extern const ru_field_rec NGPON_RX_PROPRIETARY_PONID_MASK_MSB_MASK_FIELD;
#define NGPON_RX_PROPRIETARY_PONID_MASK_MSB_MASK_FIELD_MASK  0x0007ffff
#define NGPON_RX_PROPRIETARY_PONID_MASK_MSB_MASK_FIELD_WIDTH 19
#define NGPON_RX_PROPRIETARY_PONID_MASK_MSB_MASK_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_PONID_MASK_MSB_RESERVED0_FIELD;
#define NGPON_RX_PROPRIETARY_PONID_MASK_MSB_RESERVED0_FIELD_MASK  0xfff80000
#define NGPON_RX_PROPRIETARY_PONID_MASK_MSB_RESERVED0_FIELD_WIDTH 13
#define NGPON_RX_PROPRIETARY_PONID_MASK_MSB_RESERVED0_FIELD_SHIFT 19

extern const ru_field_rec NGPON_RX_PROPRIETARY_PONID_MASK_LSB_MASK_FIELD;
#define NGPON_RX_PROPRIETARY_PONID_MASK_LSB_MASK_FIELD_MASK  0xffffffff
#define NGPON_RX_PROPRIETARY_PONID_MASK_LSB_MASK_FIELD_WIDTH 32
#define NGPON_RX_PROPRIETARY_PONID_MASK_LSB_MASK_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_IDLE_PORTID_IDLE_PORTID_FIELD;
#define NGPON_RX_PROPRIETARY_IDLE_PORTID_IDLE_PORTID_FIELD_MASK  0x0000ffff
#define NGPON_RX_PROPRIETARY_IDLE_PORTID_IDLE_PORTID_FIELD_WIDTH 16
#define NGPON_RX_PROPRIETARY_IDLE_PORTID_IDLE_PORTID_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_IDLE_PORTID_RESERVED0_FIELD;
#define NGPON_RX_PROPRIETARY_IDLE_PORTID_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PROPRIETARY_IDLE_PORTID_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PROPRIETARY_IDLE_PORTID_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_BIT_POS1_FIELD;
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_BIT_POS1_FIELD_MASK  0x0000003f
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_BIT_POS1_FIELD_WIDTH 6
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_BIT_POS1_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_ON_VAL1_FIELD;
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_ON_VAL1_FIELD_MASK  0x00000040
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_ON_VAL1_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_ON_VAL1_FIELD_SHIFT 6

extern const ru_field_rec NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_COMP_EN1_FIELD;
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_COMP_EN1_FIELD_MASK  0x00000080
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_COMP_EN1_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_COMP_EN1_FIELD_SHIFT 7

extern const ru_field_rec NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_BIT_POS2_FIELD;
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_BIT_POS2_FIELD_MASK  0x00003f00
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_BIT_POS2_FIELD_WIDTH 6
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_BIT_POS2_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_ON_VAL2_FIELD;
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_ON_VAL2_FIELD_MASK  0x00004000
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_ON_VAL2_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_ON_VAL2_FIELD_SHIFT 14

extern const ru_field_rec NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_COMP_EN2_FIELD;
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_COMP_EN2_FIELD_MASK  0x00008000
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_COMP_EN2_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_COMP_EN2_FIELD_SHIFT 15

extern const ru_field_rec NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FECTYPE_STABILITY_THR_FIELD;
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FECTYPE_STABILITY_THR_FIELD_MASK  0x000f0000
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FECTYPE_STABILITY_THR_FIELD_WIDTH 4
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FECTYPE_STABILITY_THR_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_OC_SOURCE_FIELD;
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_OC_SOURCE_FIELD_MASK  0x00100000
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_OC_SOURCE_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_OC_SOURCE_FIELD_SHIFT 20

extern const ru_field_rec NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_ALLOW_OTF_CHANGE_FIELD;
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_ALLOW_OTF_CHANGE_FIELD_MASK  0x00200000
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_ALLOW_OTF_CHANGE_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_ALLOW_OTF_CHANGE_FIELD_SHIFT 21

extern const ru_field_rec NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_OFF_VAL1_FIELD;
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_OFF_VAL1_FIELD_MASK  0x00400000
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_OFF_VAL1_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_OFF_VAL1_FIELD_SHIFT 22

extern const ru_field_rec NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_OFF_VAL2_FIELD;
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_OFF_VAL2_FIELD_MASK  0x00800000
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_OFF_VAL2_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_FEC_OFF_VAL2_FIELD_SHIFT 23

extern const ru_field_rec NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_RESERVED0_FIELD;
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_RESERVED0_FIELD_MASK  0xff000000
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_RESERVED0_FIELD_WIDTH 8
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_RESERVED0_FIELD_SHIFT 24

extern const ru_field_rec NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS_STARTTIME_FIELD;
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS_STARTTIME_FIELD_MASK  0x0000ffff
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS_STARTTIME_FIELD_WIDTH 16
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS_STARTTIME_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS_GRANTSIZE_FIELD;
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS_GRANTSIZE_FIELD_MASK  0xffff0000
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS_GRANTSIZE_FIELD_WIDTH 16
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS_GRANTSIZE_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_PROC_ENABLE_FIELD;
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_PROC_ENABLE_FIELD_MASK  0x00000001
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_PROC_ENABLE_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_PROC_ENABLE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_AMCC_SERIES_COND_FIELD;
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_AMCC_SERIES_COND_FIELD_MASK  0x00000002
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_AMCC_SERIES_COND_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_AMCC_SERIES_COND_FIELD_SHIFT 1

extern const ru_field_rec NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_FIRST_ONLY_FIELD;
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_FIRST_ONLY_FIELD_MASK  0x00000004
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_FIRST_ONLY_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_FIRST_ONLY_FIELD_SHIFT 2

extern const ru_field_rec NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_RESERVED0_FIELD;
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_RESERVED0_FIELD_MASK  0x00000008
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_RESERVED0_FIELD_WIDTH 1
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_FLAGS_FIELD;
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_FLAGS_FIELD_MASK  0x00000030
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_FLAGS_FIELD_WIDTH 2
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_FLAGS_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_COMP_FLAGS_FIELD;
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_COMP_FLAGS_FIELD_MASK  0x000000c0
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_COMP_FLAGS_FIELD_WIDTH 2
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_COMP_FLAGS_FIELD_SHIFT 6

extern const ru_field_rec NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_RESERVED1_FIELD;
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_RESERVED1_FIELD_MASK  0x0000ff00
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_RESERVED1_FIELD_WIDTH 8
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_RESERVED1_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_ALLOCID_FIELD;
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_ALLOCID_FIELD_MASK  0x3fff0000
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_ALLOCID_FIELD_WIDTH 14
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_ALLOCID_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_RESERVED2_FIELD;
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_RESERVED2_FIELD_MASK  0xc0000000
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_RESERVED2_FIELD_WIDTH 2
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_RESERVED2_FIELD_SHIFT 30

extern const ru_field_rec NGPON_RX_PROPRIETARY_K_TABLE1_D1_FIELD;
#define NGPON_RX_PROPRIETARY_K_TABLE1_D1_FIELD_MASK  0x000000ff
#define NGPON_RX_PROPRIETARY_K_TABLE1_D1_FIELD_WIDTH 8
#define NGPON_RX_PROPRIETARY_K_TABLE1_D1_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_K_TABLE1_K1_FIELD;
#define NGPON_RX_PROPRIETARY_K_TABLE1_K1_FIELD_MASK  0x0000ff00
#define NGPON_RX_PROPRIETARY_K_TABLE1_K1_FIELD_WIDTH 8
#define NGPON_RX_PROPRIETARY_K_TABLE1_K1_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_PROPRIETARY_K_TABLE1_D2_FIELD;
#define NGPON_RX_PROPRIETARY_K_TABLE1_D2_FIELD_MASK  0x00ff0000
#define NGPON_RX_PROPRIETARY_K_TABLE1_D2_FIELD_WIDTH 8
#define NGPON_RX_PROPRIETARY_K_TABLE1_D2_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PROPRIETARY_K_TABLE1_K2_FIELD;
#define NGPON_RX_PROPRIETARY_K_TABLE1_K2_FIELD_MASK  0xff000000
#define NGPON_RX_PROPRIETARY_K_TABLE1_K2_FIELD_WIDTH 8
#define NGPON_RX_PROPRIETARY_K_TABLE1_K2_FIELD_SHIFT 24

extern const ru_field_rec NGPON_RX_PROPRIETARY_K_TABLE2_D1_FIELD;
#define NGPON_RX_PROPRIETARY_K_TABLE2_D1_FIELD_MASK  0x000000ff
#define NGPON_RX_PROPRIETARY_K_TABLE2_D1_FIELD_WIDTH 8
#define NGPON_RX_PROPRIETARY_K_TABLE2_D1_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_K_TABLE2_K1_FIELD;
#define NGPON_RX_PROPRIETARY_K_TABLE2_K1_FIELD_MASK  0x0000ff00
#define NGPON_RX_PROPRIETARY_K_TABLE2_K1_FIELD_WIDTH 8
#define NGPON_RX_PROPRIETARY_K_TABLE2_K1_FIELD_SHIFT 8

extern const ru_field_rec NGPON_RX_PROPRIETARY_K_TABLE2_D2_FIELD;
#define NGPON_RX_PROPRIETARY_K_TABLE2_D2_FIELD_MASK  0x00ff0000
#define NGPON_RX_PROPRIETARY_K_TABLE2_D2_FIELD_WIDTH 8
#define NGPON_RX_PROPRIETARY_K_TABLE2_D2_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PROPRIETARY_K_TABLE2_K2_FIELD;
#define NGPON_RX_PROPRIETARY_K_TABLE2_K2_FIELD_MASK  0xff000000
#define NGPON_RX_PROPRIETARY_K_TABLE2_K2_FIELD_WIDTH 8
#define NGPON_RX_PROPRIETARY_K_TABLE2_K2_FIELD_SHIFT 24

extern const ru_field_rec NGPON_RX_PROPRIETARY_UNEXPECTED_K_CNT_FIELD;
#define NGPON_RX_PROPRIETARY_UNEXPECTED_K_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PROPRIETARY_UNEXPECTED_K_CNT_FIELD_WIDTH 16
#define NGPON_RX_PROPRIETARY_UNEXPECTED_K_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_UNEXPECTED_K_RESERVED0_FIELD;
#define NGPON_RX_PROPRIETARY_UNEXPECTED_K_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PROPRIETARY_UNEXPECTED_K_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PROPRIETARY_UNEXPECTED_K_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PROPRIETARY_PLOAM_USE_DEFAULT_KEY_KEY_SELECT_FIELD;
#define NGPON_RX_PROPRIETARY_PLOAM_USE_DEFAULT_KEY_KEY_SELECT_FIELD_MASK  0xffffffff
#define NGPON_RX_PROPRIETARY_PLOAM_USE_DEFAULT_KEY_KEY_SELECT_FIELD_WIDTH 32
#define NGPON_RX_PROPRIETARY_PLOAM_USE_DEFAULT_KEY_KEY_SELECT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_TOD_MAX_DIFF_SECS_VALUE_FIELD;
#define NGPON_RX_PROPRIETARY_TOD_MAX_DIFF_SECS_VALUE_FIELD_MASK  0x00000007
#define NGPON_RX_PROPRIETARY_TOD_MAX_DIFF_SECS_VALUE_FIELD_WIDTH 3
#define NGPON_RX_PROPRIETARY_TOD_MAX_DIFF_SECS_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PROPRIETARY_TOD_MAX_DIFF_SECS_RESERVED0_FIELD;
#define NGPON_RX_PROPRIETARY_TOD_MAX_DIFF_SECS_RESERVED0_FIELD_MASK  0xfffffff8
#define NGPON_RX_PROPRIETARY_TOD_MAX_DIFF_SECS_RESERVED0_FIELD_WIDTH 29
#define NGPON_RX_PROPRIETARY_TOD_MAX_DIFF_SECS_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec NGPON_RX_PM_SYNC_LOF_CNT_FIELD;
#define NGPON_RX_PM_SYNC_LOF_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_SYNC_LOF_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_SYNC_LOF_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_SYNC_LOF_RESERVED0_FIELD;
#define NGPON_RX_PM_SYNC_LOF_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_SYNC_LOF_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_SYNC_LOF_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_BWMAP_HEC_ERR_CNT_FIELD;
#define NGPON_RX_PM_BWMAP_HEC_ERR_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_BWMAP_HEC_ERR_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_BWMAP_HEC_ERR_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_BWMAP_HEC_ERR_RESERVED0_FIELD;
#define NGPON_RX_PM_BWMAP_HEC_ERR_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_BWMAP_HEC_ERR_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_BWMAP_HEC_ERR_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_BWMAP_INVALID_BURST_SERIES_CNT_FIELD;
#define NGPON_RX_PM_BWMAP_INVALID_BURST_SERIES_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_BWMAP_INVALID_BURST_SERIES_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_BWMAP_INVALID_BURST_SERIES_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_BWMAP_INVALID_BURST_SERIES_RESERVED0_FIELD;
#define NGPON_RX_PM_BWMAP_INVALID_BURST_SERIES_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_BWMAP_INVALID_BURST_SERIES_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_BWMAP_INVALID_BURST_SERIES_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_HLEND_HEC_ERR_CNT_FIELD;
#define NGPON_RX_PM_HLEND_HEC_ERR_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_HLEND_HEC_ERR_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_HLEND_HEC_ERR_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_HLEND_HEC_ERR_RESERVED0_FIELD;
#define NGPON_RX_PM_HLEND_HEC_ERR_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_HLEND_HEC_ERR_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_HLEND_HEC_ERR_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_DEL_LCDG_CNT_FIELD;
#define NGPON_RX_PM_DEL_LCDG_CNT_FIELD_MASK  0xffffffff
#define NGPON_RX_PM_DEL_LCDG_CNT_FIELD_WIDTH 32
#define NGPON_RX_PM_DEL_LCDG_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_SYNC_PONID_HEC_ERR_CNT_FIELD;
#define NGPON_RX_PM_SYNC_PONID_HEC_ERR_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_SYNC_PONID_HEC_ERR_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_SYNC_PONID_HEC_ERR_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_SYNC_PONID_HEC_ERR_RESERVED0_FIELD;
#define NGPON_RX_PM_SYNC_PONID_HEC_ERR_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_SYNC_PONID_HEC_ERR_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_SYNC_PONID_HEC_ERR_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_DEL_PASS_PKT_CNT_FIELD;
#define NGPON_RX_PM_DEL_PASS_PKT_CNT_FIELD_MASK  0xffffffff
#define NGPON_RX_PM_DEL_PASS_PKT_CNT_FIELD_WIDTH 32
#define NGPON_RX_PM_DEL_PASS_PKT_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_BWMAP_CORRECT_CNT_FIELD;
#define NGPON_RX_PM_BWMAP_CORRECT_CNT_FIELD_MASK  0xffffffff
#define NGPON_RX_PM_BWMAP_CORRECT_CNT_FIELD_WIDTH 32
#define NGPON_RX_PM_BWMAP_CORRECT_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_BWMAP_BURSTS_CNT_FIELD;
#define NGPON_RX_PM_BWMAP_BURSTS_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_BWMAP_BURSTS_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_BWMAP_BURSTS_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_BWMAP_BURSTS_RESERVED0_FIELD;
#define NGPON_RX_PM_BWMAP_BURSTS_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_BWMAP_BURSTS_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_BWMAP_BURSTS_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_XHP_PASS_PKT_CNT_FIELD;
#define NGPON_RX_PM_XHP_PASS_PKT_CNT_FIELD_MASK  0xffffffff
#define NGPON_RX_PM_XHP_PASS_PKT_CNT_FIELD_WIDTH 32
#define NGPON_RX_PM_XHP_PASS_PKT_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_DEC_CANT_ALLOCATE_CNT_FIELD;
#define NGPON_RX_PM_DEC_CANT_ALLOCATE_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_DEC_CANT_ALLOCATE_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_DEC_CANT_ALLOCATE_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_DEC_CANT_ALLOCATE_RESERVED0_FIELD;
#define NGPON_RX_PM_DEC_CANT_ALLOCATE_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_DEC_CANT_ALLOCATE_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_DEC_CANT_ALLOCATE_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_DEC_INVALID_KEY_IDX_CNT_FIELD;
#define NGPON_RX_PM_DEC_INVALID_KEY_IDX_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_DEC_INVALID_KEY_IDX_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_DEC_INVALID_KEY_IDX_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_DEC_INVALID_KEY_IDX_RESERVED0_FIELD;
#define NGPON_RX_PM_DEC_INVALID_KEY_IDX_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_DEC_INVALID_KEY_IDX_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_DEC_INVALID_KEY_IDX_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_PLP_VALID_ONUID_CNT_FIELD;
#define NGPON_RX_PM_PLP_VALID_ONUID_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_PLP_VALID_ONUID_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_PLP_VALID_ONUID_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_PLP_VALID_ONUID_RESERVED0_FIELD;
#define NGPON_RX_PM_PLP_VALID_ONUID_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_PLP_VALID_ONUID_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_PLP_VALID_ONUID_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_PLP_VALID_BCST_CNT_FIELD;
#define NGPON_RX_PM_PLP_VALID_BCST_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_PLP_VALID_BCST_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_PLP_VALID_BCST_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_PLP_VALID_BCST_RESERVED0_FIELD;
#define NGPON_RX_PM_PLP_VALID_BCST_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_PLP_VALID_BCST_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_PLP_VALID_BCST_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_PLP_MIC_ERR_CNT_FIELD;
#define NGPON_RX_PM_PLP_MIC_ERR_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_PLP_MIC_ERR_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_PLP_MIC_ERR_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_PLP_MIC_ERR_RESERVED0_FIELD;
#define NGPON_RX_PM_PLP_MIC_ERR_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_PLP_MIC_ERR_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_PLP_MIC_ERR_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_BWMAP_HEC_FIX_CNT_FIELD;
#define NGPON_RX_PM_BWMAP_HEC_FIX_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_BWMAP_HEC_FIX_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_BWMAP_HEC_FIX_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_BWMAP_HEC_FIX_RESERVED0_FIELD;
#define NGPON_RX_PM_BWMAP_HEC_FIX_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_BWMAP_HEC_FIX_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_BWMAP_HEC_FIX_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_HLEND_HEC_FIX_CNT_FIELD;
#define NGPON_RX_PM_HLEND_HEC_FIX_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_HLEND_HEC_FIX_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_HLEND_HEC_FIX_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_HLEND_HEC_FIX_RESERVED0_FIELD;
#define NGPON_RX_PM_HLEND_HEC_FIX_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_HLEND_HEC_FIX_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_HLEND_HEC_FIX_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_XHP_HEC_FIX_CNT_FIELD;
#define NGPON_RX_PM_XHP_HEC_FIX_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_XHP_HEC_FIX_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_XHP_HEC_FIX_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_XHP_HEC_FIX_RESERVED0_FIELD;
#define NGPON_RX_PM_XHP_HEC_FIX_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_XHP_HEC_FIX_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_XHP_HEC_FIX_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_SYNC_SFC_HEC_FIX_CNT_FIELD;
#define NGPON_RX_PM_SYNC_SFC_HEC_FIX_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_SYNC_SFC_HEC_FIX_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_SYNC_SFC_HEC_FIX_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_SYNC_SFC_HEC_FIX_RESERVED0_FIELD;
#define NGPON_RX_PM_SYNC_SFC_HEC_FIX_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_SYNC_SFC_HEC_FIX_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_SYNC_SFC_HEC_FIX_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_SYNC_PONID_HEC_FIX_CNT_FIELD;
#define NGPON_RX_PM_SYNC_PONID_HEC_FIX_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_SYNC_PONID_HEC_FIX_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_SYNC_PONID_HEC_FIX_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_SYNC_PONID_HEC_FIX_RESERVED0_FIELD;
#define NGPON_RX_PM_SYNC_PONID_HEC_FIX_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_SYNC_PONID_HEC_FIX_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_SYNC_PONID_HEC_FIX_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_XGEM_OVERRUN_CNT_FIELD;
#define NGPON_RX_PM_XGEM_OVERRUN_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_XGEM_OVERRUN_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_XGEM_OVERRUN_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_XGEM_OVERRUN_RESERVED0_FIELD;
#define NGPON_RX_PM_XGEM_OVERRUN_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_XGEM_OVERRUN_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_XGEM_OVERRUN_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_BWMAP_DISCARD_DIS_TX_CNT_FIELD;
#define NGPON_RX_PM_BWMAP_DISCARD_DIS_TX_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_BWMAP_DISCARD_DIS_TX_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_BWMAP_DISCARD_DIS_TX_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_BWMAP_DISCARD_DIS_TX_RESERVED0_FIELD;
#define NGPON_RX_PM_BWMAP_DISCARD_DIS_TX_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_BWMAP_DISCARD_DIS_TX_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_BWMAP_DISCARD_DIS_TX_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_FEC_BIT_ERR_CNT_FIELD;
#define NGPON_RX_PM_FEC_BIT_ERR_CNT_FIELD_MASK  0xffffffff
#define NGPON_RX_PM_FEC_BIT_ERR_CNT_FIELD_WIDTH 32
#define NGPON_RX_PM_FEC_BIT_ERR_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_FEC_SYM_ERR_CNT_FIELD;
#define NGPON_RX_PM_FEC_SYM_ERR_CNT_FIELD_MASK  0xffffffff
#define NGPON_RX_PM_FEC_SYM_ERR_CNT_FIELD_WIDTH 32
#define NGPON_RX_PM_FEC_SYM_ERR_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_FEC_CW_ERR_CNT_FIELD;
#define NGPON_RX_PM_FEC_CW_ERR_CNT_FIELD_MASK  0xffffffff
#define NGPON_RX_PM_FEC_CW_ERR_CNT_FIELD_WIDTH 32
#define NGPON_RX_PM_FEC_CW_ERR_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_FEC_UC_CW_CNT_FIELD;
#define NGPON_RX_PM_FEC_UC_CW_CNT_FIELD_MASK  0xffffffff
#define NGPON_RX_PM_FEC_UC_CW_CNT_FIELD_WIDTH 32
#define NGPON_RX_PM_FEC_UC_CW_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_BWMAP_NUM_ALLOC_TCONT_CNT_FIELD;
#define NGPON_RX_PM_BWMAP_NUM_ALLOC_TCONT_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_BWMAP_NUM_ALLOC_TCONT_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_BWMAP_NUM_ALLOC_TCONT_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_BWMAP_NUM_ALLOC_TCONT_RESERVED0_FIELD;
#define NGPON_RX_PM_BWMAP_NUM_ALLOC_TCONT_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_BWMAP_NUM_ALLOC_TCONT_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_BWMAP_NUM_ALLOC_TCONT_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_BWMAP_TOT_BW_TCONT_CNT_FIELD;
#define NGPON_RX_PM_BWMAP_TOT_BW_TCONT_CNT_FIELD_MASK  0xffffffff
#define NGPON_RX_PM_BWMAP_TOT_BW_TCONT_CNT_FIELD_WIDTH 32
#define NGPON_RX_PM_BWMAP_TOT_BW_TCONT_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_FS_BIP_ERR_CNT_FIELD;
#define NGPON_RX_PM_FS_BIP_ERR_CNT_FIELD_MASK  0x0000ffff
#define NGPON_RX_PM_FS_BIP_ERR_CNT_FIELD_WIDTH 16
#define NGPON_RX_PM_FS_BIP_ERR_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_FS_BIP_ERR_RESERVED0_FIELD;
#define NGPON_RX_PM_FS_BIP_ERR_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_RX_PM_FS_BIP_ERR_RESERVED0_FIELD_WIDTH 16
#define NGPON_RX_PM_FS_BIP_ERR_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_PM_XHP_XGEM_PER_FLOW_CNT_FIELD;
#define NGPON_RX_PM_XHP_XGEM_PER_FLOW_CNT_FIELD_MASK  0xffffffff
#define NGPON_RX_PM_XHP_XGEM_PER_FLOW_CNT_FIELD_WIDTH 32
#define NGPON_RX_PM_XHP_XGEM_PER_FLOW_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_PM_XHP_BYTES_PER_FLOW_CNT_FIELD;
#define NGPON_RX_PM_XHP_BYTES_PER_FLOW_CNT_FIELD_MASK  0xffffffff
#define NGPON_RX_PM_XHP_BYTES_PER_FLOW_CNT_FIELD_WIDTH 32
#define NGPON_RX_PM_XHP_BYTES_PER_FLOW_CNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWRCD_MEM_MEM_MSB_STARTTIME_FIELD;
#define NGPON_RX_BWRCD_MEM_MEM_MSB_STARTTIME_FIELD_MASK  0x0000ffff
#define NGPON_RX_BWRCD_MEM_MEM_MSB_STARTTIME_FIELD_WIDTH 16
#define NGPON_RX_BWRCD_MEM_MEM_MSB_STARTTIME_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWRCD_MEM_MEM_MSB_ALLOCID_FIELD;
#define NGPON_RX_BWRCD_MEM_MEM_MSB_ALLOCID_FIELD_MASK  0x3fff0000
#define NGPON_RX_BWRCD_MEM_MEM_MSB_ALLOCID_FIELD_WIDTH 14
#define NGPON_RX_BWRCD_MEM_MEM_MSB_ALLOCID_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_BWRCD_MEM_MEM_MSB_RESERVED0_FIELD;
#define NGPON_RX_BWRCD_MEM_MEM_MSB_RESERVED0_FIELD_MASK  0xc0000000
#define NGPON_RX_BWRCD_MEM_MEM_MSB_RESERVED0_FIELD_WIDTH 2
#define NGPON_RX_BWRCD_MEM_MEM_MSB_RESERVED0_FIELD_SHIFT 30

extern const ru_field_rec NGPON_RX_BWRCD_MEM_MEM_LSB_SFC_LS_FIELD;
#define NGPON_RX_BWRCD_MEM_MEM_LSB_SFC_LS_FIELD_MASK  0x000003ff
#define NGPON_RX_BWRCD_MEM_MEM_LSB_SFC_LS_FIELD_WIDTH 10
#define NGPON_RX_BWRCD_MEM_MEM_LSB_SFC_LS_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_BWRCD_MEM_MEM_LSB_HEC_OK_FIELD;
#define NGPON_RX_BWRCD_MEM_MEM_LSB_HEC_OK_FIELD_MASK  0x00000400
#define NGPON_RX_BWRCD_MEM_MEM_LSB_HEC_OK_FIELD_WIDTH 1
#define NGPON_RX_BWRCD_MEM_MEM_LSB_HEC_OK_FIELD_SHIFT 10

extern const ru_field_rec NGPON_RX_BWRCD_MEM_MEM_LSB_BPROFILE_FIELD;
#define NGPON_RX_BWRCD_MEM_MEM_LSB_BPROFILE_FIELD_MASK  0x00001800
#define NGPON_RX_BWRCD_MEM_MEM_LSB_BPROFILE_FIELD_WIDTH 2
#define NGPON_RX_BWRCD_MEM_MEM_LSB_BPROFILE_FIELD_SHIFT 11

extern const ru_field_rec NGPON_RX_BWRCD_MEM_MEM_LSB_FWI_FIELD;
#define NGPON_RX_BWRCD_MEM_MEM_LSB_FWI_FIELD_MASK  0x00002000
#define NGPON_RX_BWRCD_MEM_MEM_LSB_FWI_FIELD_WIDTH 1
#define NGPON_RX_BWRCD_MEM_MEM_LSB_FWI_FIELD_SHIFT 13

extern const ru_field_rec NGPON_RX_BWRCD_MEM_MEM_LSB_PLOAMU_FIELD;
#define NGPON_RX_BWRCD_MEM_MEM_LSB_PLOAMU_FIELD_MASK  0x00004000
#define NGPON_RX_BWRCD_MEM_MEM_LSB_PLOAMU_FIELD_WIDTH 1
#define NGPON_RX_BWRCD_MEM_MEM_LSB_PLOAMU_FIELD_SHIFT 14

extern const ru_field_rec NGPON_RX_BWRCD_MEM_MEM_LSB_DBRU_FIELD;
#define NGPON_RX_BWRCD_MEM_MEM_LSB_DBRU_FIELD_MASK  0x00008000
#define NGPON_RX_BWRCD_MEM_MEM_LSB_DBRU_FIELD_WIDTH 1
#define NGPON_RX_BWRCD_MEM_MEM_LSB_DBRU_FIELD_SHIFT 15

extern const ru_field_rec NGPON_RX_BWRCD_MEM_MEM_LSB_GRANTSIZE_FIELD;
#define NGPON_RX_BWRCD_MEM_MEM_LSB_GRANTSIZE_FIELD_MASK  0xffff0000
#define NGPON_RX_BWRCD_MEM_MEM_LSB_GRANTSIZE_FIELD_WIDTH 16
#define NGPON_RX_BWRCD_MEM_MEM_LSB_GRANTSIZE_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_RECORDING_TRIG_FIRST_TRIG_FIELD;
#define NGPON_RX_RECORDING_TRIG_FIRST_TRIG_FIELD_MASK  0x00000003
#define NGPON_RX_RECORDING_TRIG_FIRST_TRIG_FIELD_WIDTH 2
#define NGPON_RX_RECORDING_TRIG_FIRST_TRIG_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_RECORDING_TRIG_NEXT_TRIG_FIELD;
#define NGPON_RX_RECORDING_TRIG_NEXT_TRIG_FIELD_MASK  0x0000000c
#define NGPON_RX_RECORDING_TRIG_NEXT_TRIG_FIELD_WIDTH 2
#define NGPON_RX_RECORDING_TRIG_NEXT_TRIG_FIELD_SHIFT 2

extern const ru_field_rec NGPON_RX_RECORDING_TRIG_RESERVED0_FIELD;
#define NGPON_RX_RECORDING_TRIG_RESERVED0_FIELD_MASK  0x0000fff0
#define NGPON_RX_RECORDING_TRIG_RESERVED0_FIELD_WIDTH 12
#define NGPON_RX_RECORDING_TRIG_RESERVED0_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_RECORDING_TRIG_TRIG_DELAY_FIELD;
#define NGPON_RX_RECORDING_TRIG_TRIG_DELAY_FIELD_MASK  0xffff0000
#define NGPON_RX_RECORDING_TRIG_TRIG_DELAY_FIELD_WIDTH 16
#define NGPON_RX_RECORDING_TRIG_TRIG_DELAY_FIELD_SHIFT 16

extern const ru_field_rec NGPON_RX_RECORDING_CFG_STOP_FIELD;
#define NGPON_RX_RECORDING_CFG_STOP_FIELD_MASK  0x00000001
#define NGPON_RX_RECORDING_CFG_STOP_FIELD_WIDTH 1
#define NGPON_RX_RECORDING_CFG_STOP_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_RECORDING_CFG_FILT_FIELD;
#define NGPON_RX_RECORDING_CFG_FILT_FIELD_MASK  0x00000006
#define NGPON_RX_RECORDING_CFG_FILT_FIELD_WIDTH 2
#define NGPON_RX_RECORDING_CFG_FILT_FIELD_SHIFT 1

extern const ru_field_rec NGPON_RX_RECORDING_CFG_RESERVED0_FIELD;
#define NGPON_RX_RECORDING_CFG_RESERVED0_FIELD_MASK  0x00000008
#define NGPON_RX_RECORDING_CFG_RESERVED0_FIELD_WIDTH 1
#define NGPON_RX_RECORDING_CFG_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec NGPON_RX_RECORDING_CFG_SPEC_FIELD;
#define NGPON_RX_RECORDING_CFG_SPEC_FIELD_MASK  0x0003fff0
#define NGPON_RX_RECORDING_CFG_SPEC_FIELD_WIDTH 14
#define NGPON_RX_RECORDING_CFG_SPEC_FIELD_SHIFT 4

extern const ru_field_rec NGPON_RX_RECORDING_CFG_RESERVED1_FIELD;
#define NGPON_RX_RECORDING_CFG_RESERVED1_FIELD_MASK  0xfffc0000
#define NGPON_RX_RECORDING_CFG_RESERVED1_FIELD_WIDTH 14
#define NGPON_RX_RECORDING_CFG_RESERVED1_FIELD_SHIFT 18

extern const ru_field_rec NGPON_RX_RECORDING_EN_EN_FIELD;
#define NGPON_RX_RECORDING_EN_EN_FIELD_MASK  0x00000001
#define NGPON_RX_RECORDING_EN_EN_FIELD_WIDTH 1
#define NGPON_RX_RECORDING_EN_EN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_RECORDING_EN_RESERVED0_FIELD;
#define NGPON_RX_RECORDING_EN_RESERVED0_FIELD_MASK  0xfffffffe
#define NGPON_RX_RECORDING_EN_RESERVED0_FIELD_WIDTH 31
#define NGPON_RX_RECORDING_EN_RESERVED0_FIELD_SHIFT 1

extern const ru_field_rec NGPON_RX_RECORDING_STATUS_DONE_FIELD;
#define NGPON_RX_RECORDING_STATUS_DONE_FIELD_MASK  0x00000001
#define NGPON_RX_RECORDING_STATUS_DONE_FIELD_WIDTH 1
#define NGPON_RX_RECORDING_STATUS_DONE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_RX_RECORDING_STATUS_OOM_FIELD;
#define NGPON_RX_RECORDING_STATUS_OOM_FIELD_MASK  0x00000002
#define NGPON_RX_RECORDING_STATUS_OOM_FIELD_WIDTH 1
#define NGPON_RX_RECORDING_STATUS_OOM_FIELD_SHIFT 1

extern const ru_field_rec NGPON_RX_RECORDING_STATUS_EMPTY_FIELD;
#define NGPON_RX_RECORDING_STATUS_EMPTY_FIELD_MASK  0x00000004
#define NGPON_RX_RECORDING_STATUS_EMPTY_FIELD_WIDTH 1
#define NGPON_RX_RECORDING_STATUS_EMPTY_FIELD_SHIFT 2

extern const ru_field_rec NGPON_RX_RECORDING_STATUS_LAST_PTR_FIELD;
#define NGPON_RX_RECORDING_STATUS_LAST_PTR_FIELD_MASK  0x00000ff8
#define NGPON_RX_RECORDING_STATUS_LAST_PTR_FIELD_WIDTH 9
#define NGPON_RX_RECORDING_STATUS_LAST_PTR_FIELD_SHIFT 3

extern const ru_field_rec NGPON_RX_RECORDING_STATUS_RESERVED0_FIELD;
#define NGPON_RX_RECORDING_STATUS_RESERVED0_FIELD_MASK  0xfffff000
#define NGPON_RX_RECORDING_STATUS_RESERVED0_FIELD_WIDTH 20
#define NGPON_RX_RECORDING_STATUS_RESERVED0_FIELD_SHIFT 12

extern const ru_field_rec NGPON_RX_RECORDING_MEM_DATA_DATA_FIELD;
#define NGPON_RX_RECORDING_MEM_DATA_DATA_FIELD_MASK  0xffffffff
#define NGPON_RX_RECORDING_MEM_DATA_DATA_FIELD_WIDTH 32
#define NGPON_RX_RECORDING_MEM_DATA_DATA_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_ONU_TX_EN_TRANSMITTER_ENABLE_FIELD;
#define NGPON_TX_CFG_ONU_TX_EN_TRANSMITTER_ENABLE_FIELD_MASK  0x00000001
#define NGPON_TX_CFG_ONU_TX_EN_TRANSMITTER_ENABLE_FIELD_WIDTH 1
#define NGPON_TX_CFG_ONU_TX_EN_TRANSMITTER_ENABLE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_ONU_TX_EN_STANDARD_FIELD;
#define NGPON_TX_CFG_ONU_TX_EN_STANDARD_FIELD_MASK  0x00000002
#define NGPON_TX_CFG_ONU_TX_EN_STANDARD_FIELD_WIDTH 1
#define NGPON_TX_CFG_ONU_TX_EN_STANDARD_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_CFG_ONU_TX_EN_SPEED_FIELD;
#define NGPON_TX_CFG_ONU_TX_EN_SPEED_FIELD_MASK  0x00000004
#define NGPON_TX_CFG_ONU_TX_EN_SPEED_FIELD_WIDTH 1
#define NGPON_TX_CFG_ONU_TX_EN_SPEED_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_CFG_ONU_TX_EN_RESERVED0_FIELD;
#define NGPON_TX_CFG_ONU_TX_EN_RESERVED0_FIELD_MASK  0xfffffff8
#define NGPON_TX_CFG_ONU_TX_EN_RESERVED0_FIELD_WIDTH 29
#define NGPON_TX_CFG_ONU_TX_EN_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec NGPON_TX_CFG_FUNC_EN_SCRMBLR_EN_FIELD;
#define NGPON_TX_CFG_FUNC_EN_SCRMBLR_EN_FIELD_MASK  0x00000001
#define NGPON_TX_CFG_FUNC_EN_SCRMBLR_EN_FIELD_WIDTH 1
#define NGPON_TX_CFG_FUNC_EN_SCRMBLR_EN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_FUNC_EN_BIP_EN_FIELD;
#define NGPON_TX_CFG_FUNC_EN_BIP_EN_FIELD_MASK  0x00000002
#define NGPON_TX_CFG_FUNC_EN_BIP_EN_FIELD_WIDTH 1
#define NGPON_TX_CFG_FUNC_EN_BIP_EN_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_CFG_FUNC_EN_FEC_EN_FIELD;
#define NGPON_TX_CFG_FUNC_EN_FEC_EN_FIELD_MASK  0x00000004
#define NGPON_TX_CFG_FUNC_EN_FEC_EN_FIELD_WIDTH 1
#define NGPON_TX_CFG_FUNC_EN_FEC_EN_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_CFG_FUNC_EN_RESERVED1_FIELD;
#define NGPON_TX_CFG_FUNC_EN_RESERVED1_FIELD_MASK  0x00000008
#define NGPON_TX_CFG_FUNC_EN_RESERVED1_FIELD_WIDTH 1
#define NGPON_TX_CFG_FUNC_EN_RESERVED1_FIELD_SHIFT 3

extern const ru_field_rec NGPON_TX_CFG_FUNC_EN_RESERVED2_FIELD;
#define NGPON_TX_CFG_FUNC_EN_RESERVED2_FIELD_MASK  0x00000010
#define NGPON_TX_CFG_FUNC_EN_RESERVED2_FIELD_WIDTH 1
#define NGPON_TX_CFG_FUNC_EN_RESERVED2_FIELD_SHIFT 4

extern const ru_field_rec NGPON_TX_CFG_FUNC_EN_RESERVED3_FIELD;
#define NGPON_TX_CFG_FUNC_EN_RESERVED3_FIELD_MASK  0x00000020
#define NGPON_TX_CFG_FUNC_EN_RESERVED3_FIELD_WIDTH 1
#define NGPON_TX_CFG_FUNC_EN_RESERVED3_FIELD_SHIFT 5

extern const ru_field_rec NGPON_TX_CFG_FUNC_EN_ENC_EN_FIELD;
#define NGPON_TX_CFG_FUNC_EN_ENC_EN_FIELD_MASK  0x00000040
#define NGPON_TX_CFG_FUNC_EN_ENC_EN_FIELD_WIDTH 1
#define NGPON_TX_CFG_FUNC_EN_ENC_EN_FIELD_SHIFT 6

extern const ru_field_rec NGPON_TX_CFG_FUNC_EN_RESERVED0_FIELD;
#define NGPON_TX_CFG_FUNC_EN_RESERVED0_FIELD_MASK  0xffffff80
#define NGPON_TX_CFG_FUNC_EN_RESERVED0_FIELD_WIDTH 25
#define NGPON_TX_CFG_FUNC_EN_RESERVED0_FIELD_SHIFT 7

extern const ru_field_rec NGPON_TX_CFG_FUNC_EN_S_FIELD;
#define NGPON_TX_CFG_FUNC_EN_S_FIELD_MASK  0xffffff00
#define NGPON_TX_CFG_FUNC_EN_S_FIELD_WIDTH 24
#define NGPON_TX_CFG_FUNC_EN_S_FIELD_SHIFT 8

extern const ru_field_rec NGPON_TX_CFG_DAT_POL_TX_DATA_OUT_POLARITY_FIELD;
#define NGPON_TX_CFG_DAT_POL_TX_DATA_OUT_POLARITY_FIELD_MASK  0x00000001
#define NGPON_TX_CFG_DAT_POL_TX_DATA_OUT_POLARITY_FIELD_WIDTH 1
#define NGPON_TX_CFG_DAT_POL_TX_DATA_OUT_POLARITY_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_DAT_POL_RESERVED0_FIELD;
#define NGPON_TX_CFG_DAT_POL_RESERVED0_FIELD_MASK  0xfffffffe
#define NGPON_TX_CFG_DAT_POL_RESERVED0_FIELD_WIDTH 31
#define NGPON_TX_CFG_DAT_POL_RESERVED0_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_CFG_TX_RNG_DLY_TX_WORD_DELAY_FIELD;
#define NGPON_TX_CFG_TX_RNG_DLY_TX_WORD_DELAY_FIELD_MASK  0x0003ffff
#define NGPON_TX_CFG_TX_RNG_DLY_TX_WORD_DELAY_FIELD_WIDTH 18
#define NGPON_TX_CFG_TX_RNG_DLY_TX_WORD_DELAY_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_TX_RNG_DLY_TX_FRAME_DELAY_FIELD;
#define NGPON_TX_CFG_TX_RNG_DLY_TX_FRAME_DELAY_FIELD_MASK  0x003c0000
#define NGPON_TX_CFG_TX_RNG_DLY_TX_FRAME_DELAY_FIELD_WIDTH 4
#define NGPON_TX_CFG_TX_RNG_DLY_TX_FRAME_DELAY_FIELD_SHIFT 18

extern const ru_field_rec NGPON_TX_CFG_TX_RNG_DLY_TX_BIT_DELAY_FIELD;
#define NGPON_TX_CFG_TX_RNG_DLY_TX_BIT_DELAY_FIELD_MASK  0x07c00000
#define NGPON_TX_CFG_TX_RNG_DLY_TX_BIT_DELAY_FIELD_WIDTH 5
#define NGPON_TX_CFG_TX_RNG_DLY_TX_BIT_DELAY_FIELD_SHIFT 22

extern const ru_field_rec NGPON_TX_CFG_TX_RNG_DLY_RESERVED0_FIELD;
#define NGPON_TX_CFG_TX_RNG_DLY_RESERVED0_FIELD_MASK  0xf8000000
#define NGPON_TX_CFG_TX_RNG_DLY_RESERVED0_FIELD_WIDTH 5
#define NGPON_TX_CFG_TX_RNG_DLY_RESERVED0_FIELD_SHIFT 27

extern const ru_field_rec NGPON_TX_CFG_DV_CFG_DV_POL_FIELD;
#define NGPON_TX_CFG_DV_CFG_DV_POL_FIELD_MASK  0x00000001
#define NGPON_TX_CFG_DV_CFG_DV_POL_FIELD_WIDTH 1
#define NGPON_TX_CFG_DV_CFG_DV_POL_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_DV_CFG_RESERVED0_FIELD;
#define NGPON_TX_CFG_DV_CFG_RESERVED0_FIELD_MASK  0x00000006
#define NGPON_TX_CFG_DV_CFG_RESERVED0_FIELD_WIDTH 2
#define NGPON_TX_CFG_DV_CFG_RESERVED0_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_CFG_DV_CFG_DV_SETUP_LEN_FIELD;
#define NGPON_TX_CFG_DV_CFG_DV_SETUP_LEN_FIELD_MASK  0x00000038
#define NGPON_TX_CFG_DV_CFG_DV_SETUP_LEN_FIELD_WIDTH 3
#define NGPON_TX_CFG_DV_CFG_DV_SETUP_LEN_FIELD_SHIFT 3

extern const ru_field_rec NGPON_TX_CFG_DV_CFG_DV_HOLD_LEN_FIELD;
#define NGPON_TX_CFG_DV_CFG_DV_HOLD_LEN_FIELD_MASK  0x000001c0
#define NGPON_TX_CFG_DV_CFG_DV_HOLD_LEN_FIELD_WIDTH 3
#define NGPON_TX_CFG_DV_CFG_DV_HOLD_LEN_FIELD_SHIFT 6

extern const ru_field_rec NGPON_TX_CFG_DV_CFG_DV_SETUP_PAT_SRC_FIELD;
#define NGPON_TX_CFG_DV_CFG_DV_SETUP_PAT_SRC_FIELD_MASK  0x00000200
#define NGPON_TX_CFG_DV_CFG_DV_SETUP_PAT_SRC_FIELD_WIDTH 1
#define NGPON_TX_CFG_DV_CFG_DV_SETUP_PAT_SRC_FIELD_SHIFT 9

extern const ru_field_rec NGPON_TX_CFG_DV_CFG_DV_HOLD_PAT_SRC_FIELD;
#define NGPON_TX_CFG_DV_CFG_DV_HOLD_PAT_SRC_FIELD_MASK  0x00000400
#define NGPON_TX_CFG_DV_CFG_DV_HOLD_PAT_SRC_FIELD_WIDTH 1
#define NGPON_TX_CFG_DV_CFG_DV_HOLD_PAT_SRC_FIELD_SHIFT 10

extern const ru_field_rec NGPON_TX_CFG_DV_CFG_RESERVED1_FIELD;
#define NGPON_TX_CFG_DV_CFG_RESERVED1_FIELD_MASK  0xfffff800
#define NGPON_TX_CFG_DV_CFG_RESERVED1_FIELD_WIDTH 21
#define NGPON_TX_CFG_DV_CFG_RESERVED1_FIELD_SHIFT 11

extern const ru_field_rec NGPON_TX_CFG_DV_SETUP_PAT_VALUE_FIELD;
#define NGPON_TX_CFG_DV_SETUP_PAT_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_CFG_DV_SETUP_PAT_VALUE_FIELD_WIDTH 32
#define NGPON_TX_CFG_DV_SETUP_PAT_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_DV_HOLD_PAT_VALUE_FIELD;
#define NGPON_TX_CFG_DV_HOLD_PAT_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_CFG_DV_HOLD_PAT_VALUE_FIELD_WIDTH 32
#define NGPON_TX_CFG_DV_HOLD_PAT_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_DAT_PAT_CFG_DAT_PAT_TYPE_FIELD;
#define NGPON_TX_CFG_DAT_PAT_CFG_DAT_PAT_TYPE_FIELD_MASK  0x00000001
#define NGPON_TX_CFG_DAT_PAT_CFG_DAT_PAT_TYPE_FIELD_WIDTH 1
#define NGPON_TX_CFG_DAT_PAT_CFG_DAT_PAT_TYPE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_DAT_PAT_CFG_RESERVED0_FIELD;
#define NGPON_TX_CFG_DAT_PAT_CFG_RESERVED0_FIELD_MASK  0x000000fe
#define NGPON_TX_CFG_DAT_PAT_CFG_RESERVED0_FIELD_WIDTH 7
#define NGPON_TX_CFG_DAT_PAT_CFG_RESERVED0_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_CFG_DAT_PAT_CFG_SETUP_LEN_FIELD;
#define NGPON_TX_CFG_DAT_PAT_CFG_SETUP_LEN_FIELD_MASK  0x00000700
#define NGPON_TX_CFG_DAT_PAT_CFG_SETUP_LEN_FIELD_WIDTH 3
#define NGPON_TX_CFG_DAT_PAT_CFG_SETUP_LEN_FIELD_SHIFT 8

extern const ru_field_rec NGPON_TX_CFG_DAT_PAT_CFG_RESERVED1_FIELD;
#define NGPON_TX_CFG_DAT_PAT_CFG_RESERVED1_FIELD_MASK  0x0000f800
#define NGPON_TX_CFG_DAT_PAT_CFG_RESERVED1_FIELD_WIDTH 5
#define NGPON_TX_CFG_DAT_PAT_CFG_RESERVED1_FIELD_SHIFT 11

extern const ru_field_rec NGPON_TX_CFG_DAT_PAT_CFG_HOLD_LEN_FIELD;
#define NGPON_TX_CFG_DAT_PAT_CFG_HOLD_LEN_FIELD_MASK  0x00070000
#define NGPON_TX_CFG_DAT_PAT_CFG_HOLD_LEN_FIELD_WIDTH 3
#define NGPON_TX_CFG_DAT_PAT_CFG_HOLD_LEN_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_CFG_DAT_PAT_CFG_RESERVED2_FIELD;
#define NGPON_TX_CFG_DAT_PAT_CFG_RESERVED2_FIELD_MASK  0xfff80000
#define NGPON_TX_CFG_DAT_PAT_CFG_RESERVED2_FIELD_WIDTH 13
#define NGPON_TX_CFG_DAT_PAT_CFG_RESERVED2_FIELD_SHIFT 19

extern const ru_field_rec NGPON_TX_CFG_DAT_PAT_VALUE_FIELD;
#define NGPON_TX_CFG_DAT_PAT_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_CFG_DAT_PAT_VALUE_FIELD_WIDTH 32
#define NGPON_TX_CFG_DAT_PAT_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_DAT_SETUP_PAT_VALUE_FIELD;
#define NGPON_TX_CFG_DAT_SETUP_PAT_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_CFG_DAT_SETUP_PAT_VALUE_FIELD_WIDTH 32
#define NGPON_TX_CFG_DAT_SETUP_PAT_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_DAT_HOLD_PAT_VALUE_FIELD;
#define NGPON_TX_CFG_DAT_HOLD_PAT_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_CFG_DAT_HOLD_PAT_VALUE_FIELD_WIDTH 32
#define NGPON_TX_CFG_DAT_HOLD_PAT_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_TCONT_TO_ONU_ID_MAP_ONU_ID_FIELD;
#define NGPON_TX_CFG_TCONT_TO_ONU_ID_MAP_ONU_ID_FIELD_MASK  0x00000003
#define NGPON_TX_CFG_TCONT_TO_ONU_ID_MAP_ONU_ID_FIELD_WIDTH 2
#define NGPON_TX_CFG_TCONT_TO_ONU_ID_MAP_ONU_ID_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_TCONT_TO_ONU_ID_MAP_RESERVED0_FIELD;
#define NGPON_TX_CFG_TCONT_TO_ONU_ID_MAP_RESERVED0_FIELD_MASK  0xfffffffc
#define NGPON_TX_CFG_TCONT_TO_ONU_ID_MAP_RESERVED0_FIELD_WIDTH 30
#define NGPON_TX_CFG_TCONT_TO_ONU_ID_MAP_RESERVED0_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_CFG_TCONT_FLUSH_FLSH_Q_FIELD;
#define NGPON_TX_CFG_TCONT_FLUSH_FLSH_Q_FIELD_MASK  0x0000003f
#define NGPON_TX_CFG_TCONT_FLUSH_FLSH_Q_FIELD_WIDTH 6
#define NGPON_TX_CFG_TCONT_FLUSH_FLSH_Q_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_TCONT_FLUSH_RESERVED0_FIELD;
#define NGPON_TX_CFG_TCONT_FLUSH_RESERVED0_FIELD_MASK  0x000000c0
#define NGPON_TX_CFG_TCONT_FLUSH_RESERVED0_FIELD_WIDTH 2
#define NGPON_TX_CFG_TCONT_FLUSH_RESERVED0_FIELD_SHIFT 6

extern const ru_field_rec NGPON_TX_CFG_TCONT_FLUSH_FLSH_EN_FIELD;
#define NGPON_TX_CFG_TCONT_FLUSH_FLSH_EN_FIELD_MASK  0x00000100
#define NGPON_TX_CFG_TCONT_FLUSH_FLSH_EN_FIELD_WIDTH 1
#define NGPON_TX_CFG_TCONT_FLUSH_FLSH_EN_FIELD_SHIFT 8

extern const ru_field_rec NGPON_TX_CFG_TCONT_FLUSH_FLSH_IMM_FIELD;
#define NGPON_TX_CFG_TCONT_FLUSH_FLSH_IMM_FIELD_MASK  0x00000200
#define NGPON_TX_CFG_TCONT_FLUSH_FLSH_IMM_FIELD_WIDTH 1
#define NGPON_TX_CFG_TCONT_FLUSH_FLSH_IMM_FIELD_SHIFT 9

extern const ru_field_rec NGPON_TX_CFG_TCONT_FLUSH_RESERVED1_FIELD;
#define NGPON_TX_CFG_TCONT_FLUSH_RESERVED1_FIELD_MASK  0xfffffc00
#define NGPON_TX_CFG_TCONT_FLUSH_RESERVED1_FIELD_WIDTH 22
#define NGPON_TX_CFG_TCONT_FLUSH_RESERVED1_FIELD_SHIFT 10

extern const ru_field_rec NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_ONU_ID_FIELD;
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_ONU_ID_FIELD_MASK  0x000003ff
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_ONU_ID_FIELD_WIDTH 10
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_ONU_ID_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_RESERVED0_FIELD;
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_RESERVED0_FIELD_MASK  0x0000fc00
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_RESERVED0_FIELD_WIDTH 6
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_RESERVED0_FIELD_SHIFT 10

extern const ru_field_rec NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_PLM_NUM_FIELD;
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_PLM_NUM_FIELD_MASK  0x00030000
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_PLM_NUM_FIELD_WIDTH 2
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_PLM_NUM_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_RESERVED1_FIELD;
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_RESERVED1_FIELD_MASK  0x00fc0000
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_RESERVED1_FIELD_WIDTH 6
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_RESERVED1_FIELD_SHIFT 18

extern const ru_field_rec NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_FLBK_PLM_NUM_FIELD;
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_FLBK_PLM_NUM_FIELD_MASK  0x03000000
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_FLBK_PLM_NUM_FIELD_WIDTH 2
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_FLBK_PLM_NUM_FIELD_SHIFT 24

extern const ru_field_rec NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_RESERVED2_FIELD;
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_RESERVED2_FIELD_MASK  0xfc000000
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_RESERVED2_FIELD_WIDTH 6
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_RESERVED2_FIELD_SHIFT 26

extern const ru_field_rec NGPON_TX_CFG_TX_FIFO_GRP_CFG_BASE_FIELD;
#define NGPON_TX_CFG_TX_FIFO_GRP_CFG_BASE_FIELD_MASK  0x00007fff
#define NGPON_TX_CFG_TX_FIFO_GRP_CFG_BASE_FIELD_WIDTH 15
#define NGPON_TX_CFG_TX_FIFO_GRP_CFG_BASE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_TX_FIFO_GRP_CFG_RESERVED0_FIELD;
#define NGPON_TX_CFG_TX_FIFO_GRP_CFG_RESERVED0_FIELD_MASK  0x00008000
#define NGPON_TX_CFG_TX_FIFO_GRP_CFG_RESERVED0_FIELD_WIDTH 1
#define NGPON_TX_CFG_TX_FIFO_GRP_CFG_RESERVED0_FIELD_SHIFT 15

extern const ru_field_rec NGPON_TX_CFG_TX_FIFO_GRP_CFG_SIZE_FIELD;
#define NGPON_TX_CFG_TX_FIFO_GRP_CFG_SIZE_FIELD_MASK  0x7fff0000
#define NGPON_TX_CFG_TX_FIFO_GRP_CFG_SIZE_FIELD_WIDTH 15
#define NGPON_TX_CFG_TX_FIFO_GRP_CFG_SIZE_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_CFG_TX_FIFO_GRP_CFG_RESERVED1_FIELD;
#define NGPON_TX_CFG_TX_FIFO_GRP_CFG_RESERVED1_FIELD_MASK  0x80000000
#define NGPON_TX_CFG_TX_FIFO_GRP_CFG_RESERVED1_FIELD_WIDTH 1
#define NGPON_TX_CFG_TX_FIFO_GRP_CFG_RESERVED1_FIELD_SHIFT 31

extern const ru_field_rec NGPON_TX_CFG_TX_FIFO_Q_CFG_BASE_FIELD;
#define NGPON_TX_CFG_TX_FIFO_Q_CFG_BASE_FIELD_MASK  0x00007fff
#define NGPON_TX_CFG_TX_FIFO_Q_CFG_BASE_FIELD_WIDTH 15
#define NGPON_TX_CFG_TX_FIFO_Q_CFG_BASE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_TX_FIFO_Q_CFG_RESERVED0_FIELD;
#define NGPON_TX_CFG_TX_FIFO_Q_CFG_RESERVED0_FIELD_MASK  0x00008000
#define NGPON_TX_CFG_TX_FIFO_Q_CFG_RESERVED0_FIELD_WIDTH 1
#define NGPON_TX_CFG_TX_FIFO_Q_CFG_RESERVED0_FIELD_SHIFT 15

extern const ru_field_rec NGPON_TX_CFG_TX_FIFO_Q_CFG_SIZE_FIELD;
#define NGPON_TX_CFG_TX_FIFO_Q_CFG_SIZE_FIELD_MASK  0x7fff0000
#define NGPON_TX_CFG_TX_FIFO_Q_CFG_SIZE_FIELD_WIDTH 15
#define NGPON_TX_CFG_TX_FIFO_Q_CFG_SIZE_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_CFG_TX_FIFO_Q_CFG_RESERVED1_FIELD;
#define NGPON_TX_CFG_TX_FIFO_Q_CFG_RESERVED1_FIELD_MASK  0x80000000
#define NGPON_TX_CFG_TX_FIFO_Q_CFG_RESERVED1_FIELD_WIDTH 1
#define NGPON_TX_CFG_TX_FIFO_Q_CFG_RESERVED1_FIELD_SHIFT 31

extern const ru_field_rec NGPON_TX_CFG_PD_Q_CFG_BASE_FIELD;
#define NGPON_TX_CFG_PD_Q_CFG_BASE_FIELD_MASK  0x000007ff
#define NGPON_TX_CFG_PD_Q_CFG_BASE_FIELD_WIDTH 11
#define NGPON_TX_CFG_PD_Q_CFG_BASE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_PD_Q_CFG_RESERVED0_FIELD;
#define NGPON_TX_CFG_PD_Q_CFG_RESERVED0_FIELD_MASK  0x0000f800
#define NGPON_TX_CFG_PD_Q_CFG_RESERVED0_FIELD_WIDTH 5
#define NGPON_TX_CFG_PD_Q_CFG_RESERVED0_FIELD_SHIFT 11

extern const ru_field_rec NGPON_TX_CFG_PD_Q_CFG_SIZE_FIELD;
#define NGPON_TX_CFG_PD_Q_CFG_SIZE_FIELD_MASK  0x07ff0000
#define NGPON_TX_CFG_PD_Q_CFG_SIZE_FIELD_WIDTH 11
#define NGPON_TX_CFG_PD_Q_CFG_SIZE_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_CFG_PD_Q_CFG_RESERVED1_FIELD;
#define NGPON_TX_CFG_PD_Q_CFG_RESERVED1_FIELD_MASK  0xf8000000
#define NGPON_TX_CFG_PD_Q_CFG_RESERVED1_FIELD_WIDTH 5
#define NGPON_TX_CFG_PD_Q_CFG_RESERVED1_FIELD_SHIFT 27

extern const ru_field_rec NGPON_TX_CFG_PD_GRP_CFG_BASE_FIELD;
#define NGPON_TX_CFG_PD_GRP_CFG_BASE_FIELD_MASK  0x000007ff
#define NGPON_TX_CFG_PD_GRP_CFG_BASE_FIELD_WIDTH 11
#define NGPON_TX_CFG_PD_GRP_CFG_BASE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_PD_GRP_CFG_RESERVED0_FIELD;
#define NGPON_TX_CFG_PD_GRP_CFG_RESERVED0_FIELD_MASK  0xfffff800
#define NGPON_TX_CFG_PD_GRP_CFG_RESERVED0_FIELD_WIDTH 21
#define NGPON_TX_CFG_PD_GRP_CFG_RESERVED0_FIELD_SHIFT 11

extern const ru_field_rec NGPON_TX_CFG_DBR_CFG_DBR_SRC_FIELD;
#define NGPON_TX_CFG_DBR_CFG_DBR_SRC_FIELD_MASK  0x00000001
#define NGPON_TX_CFG_DBR_CFG_DBR_SRC_FIELD_WIDTH 1
#define NGPON_TX_CFG_DBR_CFG_DBR_SRC_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_DBR_CFG_DBR_FLUSH_FIELD;
#define NGPON_TX_CFG_DBR_CFG_DBR_FLUSH_FIELD_MASK  0x00000002
#define NGPON_TX_CFG_DBR_CFG_DBR_FLUSH_FIELD_WIDTH 1
#define NGPON_TX_CFG_DBR_CFG_DBR_FLUSH_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_CFG_DBR_CFG_RESERVED0_FIELD;
#define NGPON_TX_CFG_DBR_CFG_RESERVED0_FIELD_MASK  0xfffffffc
#define NGPON_TX_CFG_DBR_CFG_RESERVED0_FIELD_WIDTH 30
#define NGPON_TX_CFG_DBR_CFG_RESERVED0_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_CFG_DBR_BUFOCC_FIELD;
#define NGPON_TX_CFG_DBR_BUFOCC_FIELD_MASK  0x00ffffff
#define NGPON_TX_CFG_DBR_BUFOCC_FIELD_WIDTH 24
#define NGPON_TX_CFG_DBR_BUFOCC_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_DBR_RESERVED0_FIELD;
#define NGPON_TX_CFG_DBR_RESERVED0_FIELD_MASK  0xff000000
#define NGPON_TX_CFG_DBR_RESERVED0_FIELD_WIDTH 8
#define NGPON_TX_CFG_DBR_RESERVED0_FIELD_SHIFT 24

extern const ru_field_rec NGPON_TX_CFG_XGEM_PYLD_MIN_LEN_VALUE_FIELD;
#define NGPON_TX_CFG_XGEM_PYLD_MIN_LEN_VALUE_FIELD_MASK  0x00003fff
#define NGPON_TX_CFG_XGEM_PYLD_MIN_LEN_VALUE_FIELD_WIDTH 14
#define NGPON_TX_CFG_XGEM_PYLD_MIN_LEN_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_XGEM_PYLD_MIN_LEN_RESERVED0_FIELD;
#define NGPON_TX_CFG_XGEM_PYLD_MIN_LEN_RESERVED0_FIELD_MASK  0xffffc000
#define NGPON_TX_CFG_XGEM_PYLD_MIN_LEN_RESERVED0_FIELD_WIDTH 18
#define NGPON_TX_CFG_XGEM_PYLD_MIN_LEN_RESERVED0_FIELD_SHIFT 14

extern const ru_field_rec NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_GRP_0_Q_NUM_FIELD;
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_GRP_0_Q_NUM_FIELD_MASK  0x0000003f
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_GRP_0_Q_NUM_FIELD_WIDTH 6
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_GRP_0_Q_NUM_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_RESERVED0_FIELD;
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_RESERVED0_FIELD_MASK  0x000000c0
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_RESERVED0_FIELD_WIDTH 2
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_RESERVED0_FIELD_SHIFT 6

extern const ru_field_rec NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_GRP_1_Q_NUM_FIELD;
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_GRP_1_Q_NUM_FIELD_MASK  0x00003f00
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_GRP_1_Q_NUM_FIELD_WIDTH 6
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_GRP_1_Q_NUM_FIELD_SHIFT 8

extern const ru_field_rec NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_RESERVED1_FIELD;
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_RESERVED1_FIELD_MASK  0x0000c000
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_RESERVED1_FIELD_WIDTH 2
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_RESERVED1_FIELD_SHIFT 14

extern const ru_field_rec NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_GRP_2_Q_NUM_FIELD;
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_GRP_2_Q_NUM_FIELD_MASK  0x003f0000
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_GRP_2_Q_NUM_FIELD_WIDTH 6
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_GRP_2_Q_NUM_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_RESERVED2_FIELD;
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_RESERVED2_FIELD_MASK  0x00c00000
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_RESERVED2_FIELD_WIDTH 2
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_RESERVED2_FIELD_SHIFT 22

extern const ru_field_rec NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_GRP_3_Q_NUM_FIELD;
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_GRP_3_Q_NUM_FIELD_MASK  0x3f000000
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_GRP_3_Q_NUM_FIELD_WIDTH 6
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_GRP_3_Q_NUM_FIELD_SHIFT 24

extern const ru_field_rec NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_RESERVED3_FIELD;
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_RESERVED3_FIELD_MASK  0xc0000000
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_RESERVED3_FIELD_WIDTH 2
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_RESERVED3_FIELD_SHIFT 30

extern const ru_field_rec NGPON_TX_CFG_PLM_CFG_PRSSTNT_FIELD;
#define NGPON_TX_CFG_PLM_CFG_PRSSTNT_FIELD_MASK  0x00000001
#define NGPON_TX_CFG_PLM_CFG_PRSSTNT_FIELD_WIDTH 1
#define NGPON_TX_CFG_PLM_CFG_PRSSTNT_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_PLM_CFG_VALID_FIELD;
#define NGPON_TX_CFG_PLM_CFG_VALID_FIELD_MASK  0x00000002
#define NGPON_TX_CFG_PLM_CFG_VALID_FIELD_WIDTH 1
#define NGPON_TX_CFG_PLM_CFG_VALID_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_CFG_PLM_CFG_SW_EN_FIELD;
#define NGPON_TX_CFG_PLM_CFG_SW_EN_FIELD_MASK  0x00000004
#define NGPON_TX_CFG_PLM_CFG_SW_EN_FIELD_WIDTH 1
#define NGPON_TX_CFG_PLM_CFG_SW_EN_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_CFG_PLM_CFG_USE_DEF_FIELD;
#define NGPON_TX_CFG_PLM_CFG_USE_DEF_FIELD_MASK  0x00000008
#define NGPON_TX_CFG_PLM_CFG_USE_DEF_FIELD_WIDTH 1
#define NGPON_TX_CFG_PLM_CFG_USE_DEF_FIELD_SHIFT 3

extern const ru_field_rec NGPON_TX_CFG_PLM_CFG_RESERVED0_FIELD;
#define NGPON_TX_CFG_PLM_CFG_RESERVED0_FIELD_MASK  0xfffffff0
#define NGPON_TX_CFG_PLM_CFG_RESERVED0_FIELD_WIDTH 28
#define NGPON_TX_CFG_PLM_CFG_RESERVED0_FIELD_SHIFT 4

extern const ru_field_rec NGPON_TX_CFG_ROGUE_ONU_CTRL_ROGUE_LEVEL_CLR_FIELD;
#define NGPON_TX_CFG_ROGUE_ONU_CTRL_ROGUE_LEVEL_CLR_FIELD_MASK  0x00000001
#define NGPON_TX_CFG_ROGUE_ONU_CTRL_ROGUE_LEVEL_CLR_FIELD_WIDTH 1
#define NGPON_TX_CFG_ROGUE_ONU_CTRL_ROGUE_LEVEL_CLR_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_ROGUE_ONU_CTRL_ROGUE_DIFF_CLR_FIELD;
#define NGPON_TX_CFG_ROGUE_ONU_CTRL_ROGUE_DIFF_CLR_FIELD_MASK  0x00000002
#define NGPON_TX_CFG_ROGUE_ONU_CTRL_ROGUE_DIFF_CLR_FIELD_WIDTH 1
#define NGPON_TX_CFG_ROGUE_ONU_CTRL_ROGUE_DIFF_CLR_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_CFG_ROGUE_ONU_CTRL_ROGUE_DV_SEL_FIELD;
#define NGPON_TX_CFG_ROGUE_ONU_CTRL_ROGUE_DV_SEL_FIELD_MASK  0x00000004
#define NGPON_TX_CFG_ROGUE_ONU_CTRL_ROGUE_DV_SEL_FIELD_WIDTH 1
#define NGPON_TX_CFG_ROGUE_ONU_CTRL_ROGUE_DV_SEL_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_CFG_ROGUE_ONU_CTRL_RESERVED0_FIELD;
#define NGPON_TX_CFG_ROGUE_ONU_CTRL_RESERVED0_FIELD_MASK  0xfffffff8
#define NGPON_TX_CFG_ROGUE_ONU_CTRL_RESERVED0_FIELD_WIDTH 29
#define NGPON_TX_CFG_ROGUE_ONU_CTRL_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec NGPON_TX_CFG_ROGUE_LEVEL_TIME_WINDOW_SIZE_FIELD;
#define NGPON_TX_CFG_ROGUE_LEVEL_TIME_WINDOW_SIZE_FIELD_MASK  0xffffffff
#define NGPON_TX_CFG_ROGUE_LEVEL_TIME_WINDOW_SIZE_FIELD_WIDTH 32
#define NGPON_TX_CFG_ROGUE_LEVEL_TIME_WINDOW_SIZE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_ROGUE_DIFF_TIME_WINDOW_SIZE_FIELD;
#define NGPON_TX_CFG_ROGUE_DIFF_TIME_WINDOW_SIZE_FIELD_MASK  0x000003ff
#define NGPON_TX_CFG_ROGUE_DIFF_TIME_WINDOW_SIZE_FIELD_WIDTH 10
#define NGPON_TX_CFG_ROGUE_DIFF_TIME_WINDOW_SIZE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_ROGUE_DIFF_TIME_RESERVED0_FIELD;
#define NGPON_TX_CFG_ROGUE_DIFF_TIME_RESERVED0_FIELD_MASK  0xfffffc00
#define NGPON_TX_CFG_ROGUE_DIFF_TIME_RESERVED0_FIELD_WIDTH 22
#define NGPON_TX_CFG_ROGUE_DIFF_TIME_RESERVED0_FIELD_SHIFT 10

extern const ru_field_rec NGPON_TX_CFG_LPB_Q_NUM_VALUE_FIELD;
#define NGPON_TX_CFG_LPB_Q_NUM_VALUE_FIELD_MASK  0x0000003f
#define NGPON_TX_CFG_LPB_Q_NUM_VALUE_FIELD_WIDTH 6
#define NGPON_TX_CFG_LPB_Q_NUM_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_LPB_Q_NUM_RESERVED0_FIELD;
#define NGPON_TX_CFG_LPB_Q_NUM_RESERVED0_FIELD_MASK  0xffffffc0
#define NGPON_TX_CFG_LPB_Q_NUM_RESERVED0_FIELD_WIDTH 26
#define NGPON_TX_CFG_LPB_Q_NUM_RESERVED0_FIELD_SHIFT 6

extern const ru_field_rec NGPON_TX_CFG_XGEM_HDR_OPT_VALUE_FIELD;
#define NGPON_TX_CFG_XGEM_HDR_OPT_VALUE_FIELD_MASK  0x0003ffff
#define NGPON_TX_CFG_XGEM_HDR_OPT_VALUE_FIELD_WIDTH 18
#define NGPON_TX_CFG_XGEM_HDR_OPT_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_XGEM_HDR_OPT_RESERVED0_FIELD;
#define NGPON_TX_CFG_XGEM_HDR_OPT_RESERVED0_FIELD_MASK  0xfffc0000
#define NGPON_TX_CFG_XGEM_HDR_OPT_RESERVED0_FIELD_WIDTH 14
#define NGPON_TX_CFG_XGEM_HDR_OPT_RESERVED0_FIELD_SHIFT 18

extern const ru_field_rec NGPON_TX_CFG_PLM_0_STAT_OCCUPY_FIELD;
#define NGPON_TX_CFG_PLM_0_STAT_OCCUPY_FIELD_MASK  0x00000007
#define NGPON_TX_CFG_PLM_0_STAT_OCCUPY_FIELD_WIDTH 3
#define NGPON_TX_CFG_PLM_0_STAT_OCCUPY_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_PLM_0_STAT_RD_ADR_FIELD;
#define NGPON_TX_CFG_PLM_0_STAT_RD_ADR_FIELD_MASK  0x00000038
#define NGPON_TX_CFG_PLM_0_STAT_RD_ADR_FIELD_WIDTH 3
#define NGPON_TX_CFG_PLM_0_STAT_RD_ADR_FIELD_SHIFT 3

extern const ru_field_rec NGPON_TX_CFG_PLM_0_STAT_WR_ADR_FIELD;
#define NGPON_TX_CFG_PLM_0_STAT_WR_ADR_FIELD_MASK  0x000001c0
#define NGPON_TX_CFG_PLM_0_STAT_WR_ADR_FIELD_WIDTH 3
#define NGPON_TX_CFG_PLM_0_STAT_WR_ADR_FIELD_SHIFT 6

extern const ru_field_rec NGPON_TX_CFG_PLM_0_STAT_AF_FIELD;
#define NGPON_TX_CFG_PLM_0_STAT_AF_FIELD_MASK  0x00000200
#define NGPON_TX_CFG_PLM_0_STAT_AF_FIELD_WIDTH 1
#define NGPON_TX_CFG_PLM_0_STAT_AF_FIELD_SHIFT 9

extern const ru_field_rec NGPON_TX_CFG_PLM_0_STAT_F_FIELD;
#define NGPON_TX_CFG_PLM_0_STAT_F_FIELD_MASK  0x00000400
#define NGPON_TX_CFG_PLM_0_STAT_F_FIELD_WIDTH 1
#define NGPON_TX_CFG_PLM_0_STAT_F_FIELD_SHIFT 10

extern const ru_field_rec NGPON_TX_CFG_PLM_0_STAT_AE_FIELD;
#define NGPON_TX_CFG_PLM_0_STAT_AE_FIELD_MASK  0x00000800
#define NGPON_TX_CFG_PLM_0_STAT_AE_FIELD_WIDTH 1
#define NGPON_TX_CFG_PLM_0_STAT_AE_FIELD_SHIFT 11

extern const ru_field_rec NGPON_TX_CFG_PLM_0_STAT_E_FIELD;
#define NGPON_TX_CFG_PLM_0_STAT_E_FIELD_MASK  0x00001000
#define NGPON_TX_CFG_PLM_0_STAT_E_FIELD_WIDTH 1
#define NGPON_TX_CFG_PLM_0_STAT_E_FIELD_SHIFT 12

extern const ru_field_rec NGPON_TX_CFG_PLM_0_STAT_RESERVED0_FIELD;
#define NGPON_TX_CFG_PLM_0_STAT_RESERVED0_FIELD_MASK  0xffffe000
#define NGPON_TX_CFG_PLM_0_STAT_RESERVED0_FIELD_WIDTH 19
#define NGPON_TX_CFG_PLM_0_STAT_RESERVED0_FIELD_SHIFT 13

extern const ru_field_rec NGPON_TX_CFG_LINE_RATE_VALUE_FIELD;
#define NGPON_TX_CFG_LINE_RATE_VALUE_FIELD_MASK  0x00000003
#define NGPON_TX_CFG_LINE_RATE_VALUE_FIELD_WIDTH 2
#define NGPON_TX_CFG_LINE_RATE_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_LINE_RATE_RESERVED0_FIELD;
#define NGPON_TX_CFG_LINE_RATE_RESERVED0_FIELD_MASK  0xfffffffc
#define NGPON_TX_CFG_LINE_RATE_RESERVED0_FIELD_WIDTH 30
#define NGPON_TX_CFG_LINE_RATE_RESERVED0_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_CFG_START_OFFSET_VALUE_FIELD;
#define NGPON_TX_CFG_START_OFFSET_VALUE_FIELD_MASK  0x000003ff
#define NGPON_TX_CFG_START_OFFSET_VALUE_FIELD_WIDTH 10
#define NGPON_TX_CFG_START_OFFSET_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_START_OFFSET_RESERVED0_FIELD;
#define NGPON_TX_CFG_START_OFFSET_RESERVED0_FIELD_MASK  0xfffffc00
#define NGPON_TX_CFG_START_OFFSET_RESERVED0_FIELD_WIDTH 22
#define NGPON_TX_CFG_START_OFFSET_RESERVED0_FIELD_SHIFT 10

extern const ru_field_rec NGPON_TX_CFG_FRAME_LENGTH_MINUS_1_VALUE_FIELD;
#define NGPON_TX_CFG_FRAME_LENGTH_MINUS_1_VALUE_FIELD_MASK  0x0003ffff
#define NGPON_TX_CFG_FRAME_LENGTH_MINUS_1_VALUE_FIELD_WIDTH 18
#define NGPON_TX_CFG_FRAME_LENGTH_MINUS_1_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_FRAME_LENGTH_MINUS_1_RESERVED0_FIELD;
#define NGPON_TX_CFG_FRAME_LENGTH_MINUS_1_RESERVED0_FIELD_MASK  0xfffc0000
#define NGPON_TX_CFG_FRAME_LENGTH_MINUS_1_RESERVED0_FIELD_WIDTH 14
#define NGPON_TX_CFG_FRAME_LENGTH_MINUS_1_RESERVED0_FIELD_SHIFT 18

extern const ru_field_rec NGPON_TX_CFG_IDLE_XGEM_PYLD_LEN_VALUE_FIELD;
#define NGPON_TX_CFG_IDLE_XGEM_PYLD_LEN_VALUE_FIELD_MASK  0x00000fff
#define NGPON_TX_CFG_IDLE_XGEM_PYLD_LEN_VALUE_FIELD_WIDTH 12
#define NGPON_TX_CFG_IDLE_XGEM_PYLD_LEN_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_IDLE_XGEM_PYLD_LEN_RESERVED0_FIELD;
#define NGPON_TX_CFG_IDLE_XGEM_PYLD_LEN_RESERVED0_FIELD_MASK  0xfffff000
#define NGPON_TX_CFG_IDLE_XGEM_PYLD_LEN_RESERVED0_FIELD_WIDTH 20
#define NGPON_TX_CFG_IDLE_XGEM_PYLD_LEN_RESERVED0_FIELD_SHIFT 12

extern const ru_field_rec NGPON_TX_CFG_AF_ERR_FILT_BIG_BRST_FILT_EN_FIELD;
#define NGPON_TX_CFG_AF_ERR_FILT_BIG_BRST_FILT_EN_FIELD_MASK  0x00000001
#define NGPON_TX_CFG_AF_ERR_FILT_BIG_BRST_FILT_EN_FIELD_WIDTH 1
#define NGPON_TX_CFG_AF_ERR_FILT_BIG_BRST_FILT_EN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_AF_ERR_FILT_BIG_GRNT_FILT_EN_FIELD;
#define NGPON_TX_CFG_AF_ERR_FILT_BIG_GRNT_FILT_EN_FIELD_MASK  0x00000002
#define NGPON_TX_CFG_AF_ERR_FILT_BIG_GRNT_FILT_EN_FIELD_WIDTH 1
#define NGPON_TX_CFG_AF_ERR_FILT_BIG_GRNT_FILT_EN_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_CFG_AF_ERR_FILT_TOO_MANY_ACCS_FILT_EN_FIELD;
#define NGPON_TX_CFG_AF_ERR_FILT_TOO_MANY_ACCS_FILT_EN_FIELD_MASK  0x00000004
#define NGPON_TX_CFG_AF_ERR_FILT_TOO_MANY_ACCS_FILT_EN_FIELD_WIDTH 1
#define NGPON_TX_CFG_AF_ERR_FILT_TOO_MANY_ACCS_FILT_EN_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_CFG_AF_ERR_FILT_NOT_FIRST_ACCS_PLM_FILT_EN_FIELD;
#define NGPON_TX_CFG_AF_ERR_FILT_NOT_FIRST_ACCS_PLM_FILT_EN_FIELD_MASK  0x00000008
#define NGPON_TX_CFG_AF_ERR_FILT_NOT_FIRST_ACCS_PLM_FILT_EN_FIELD_WIDTH 1
#define NGPON_TX_CFG_AF_ERR_FILT_NOT_FIRST_ACCS_PLM_FILT_EN_FIELD_SHIFT 3

extern const ru_field_rec NGPON_TX_CFG_AF_ERR_FILT_LATE_ACCS_FILT_EN_FIELD;
#define NGPON_TX_CFG_AF_ERR_FILT_LATE_ACCS_FILT_EN_FIELD_MASK  0x00000010
#define NGPON_TX_CFG_AF_ERR_FILT_LATE_ACCS_FILT_EN_FIELD_WIDTH 1
#define NGPON_TX_CFG_AF_ERR_FILT_LATE_ACCS_FILT_EN_FIELD_SHIFT 4

extern const ru_field_rec NGPON_TX_CFG_AF_ERR_FILT_WRNG_GNT_SIZE_FILT_EN_FIELD;
#define NGPON_TX_CFG_AF_ERR_FILT_WRNG_GNT_SIZE_FILT_EN_FIELD_MASK  0x00000020
#define NGPON_TX_CFG_AF_ERR_FILT_WRNG_GNT_SIZE_FILT_EN_FIELD_WIDTH 1
#define NGPON_TX_CFG_AF_ERR_FILT_WRNG_GNT_SIZE_FILT_EN_FIELD_SHIFT 5

extern const ru_field_rec NGPON_TX_CFG_AF_ERR_FILT_PROF_FILT_EN_FIELD;
#define NGPON_TX_CFG_AF_ERR_FILT_PROF_FILT_EN_FIELD_MASK  0x00000040
#define NGPON_TX_CFG_AF_ERR_FILT_PROF_FILT_EN_FIELD_WIDTH 1
#define NGPON_TX_CFG_AF_ERR_FILT_PROF_FILT_EN_FIELD_SHIFT 6

extern const ru_field_rec NGPON_TX_CFG_AF_ERR_FILT_TRIM_TOO_BIG_GRNT_EN_FIELD;
#define NGPON_TX_CFG_AF_ERR_FILT_TRIM_TOO_BIG_GRNT_EN_FIELD_MASK  0x00000080
#define NGPON_TX_CFG_AF_ERR_FILT_TRIM_TOO_BIG_GRNT_EN_FIELD_WIDTH 1
#define NGPON_TX_CFG_AF_ERR_FILT_TRIM_TOO_BIG_GRNT_EN_FIELD_SHIFT 7

extern const ru_field_rec NGPON_TX_CFG_AF_ERR_FILT_START_TIME_FILT_EN_FIELD;
#define NGPON_TX_CFG_AF_ERR_FILT_START_TIME_FILT_EN_FIELD_MASK  0x00000100
#define NGPON_TX_CFG_AF_ERR_FILT_START_TIME_FILT_EN_FIELD_WIDTH 1
#define NGPON_TX_CFG_AF_ERR_FILT_START_TIME_FILT_EN_FIELD_SHIFT 8

extern const ru_field_rec NGPON_TX_CFG_AF_ERR_FILT_RESERVED0_FIELD;
#define NGPON_TX_CFG_AF_ERR_FILT_RESERVED0_FIELD_MASK  0xfffffe00
#define NGPON_TX_CFG_AF_ERR_FILT_RESERVED0_FIELD_WIDTH 23
#define NGPON_TX_CFG_AF_ERR_FILT_RESERVED0_FIELD_SHIFT 9

extern const ru_field_rec NGPON_TX_CFG_DYING_GASP_DG_FIELD;
#define NGPON_TX_CFG_DYING_GASP_DG_FIELD_MASK  0x00000001
#define NGPON_TX_CFG_DYING_GASP_DG_FIELD_WIDTH 1
#define NGPON_TX_CFG_DYING_GASP_DG_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_DYING_GASP_RESERVED0_FIELD;
#define NGPON_TX_CFG_DYING_GASP_RESERVED0_FIELD_MASK  0xfffffffe
#define NGPON_TX_CFG_DYING_GASP_RESERVED0_FIELD_WIDTH 31
#define NGPON_TX_CFG_DYING_GASP_RESERVED0_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_CFG_FRAGMENTATION_DISABLE_FRGMENT_DIS_FIELD;
#define NGPON_TX_CFG_FRAGMENTATION_DISABLE_FRGMENT_DIS_FIELD_MASK  0x00000001
#define NGPON_TX_CFG_FRAGMENTATION_DISABLE_FRGMENT_DIS_FIELD_WIDTH 1
#define NGPON_TX_CFG_FRAGMENTATION_DISABLE_FRGMENT_DIS_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_FRAGMENTATION_DISABLE_RESERVED0_FIELD;
#define NGPON_TX_CFG_FRAGMENTATION_DISABLE_RESERVED0_FIELD_MASK  0xfffffffe
#define NGPON_TX_CFG_FRAGMENTATION_DISABLE_RESERVED0_FIELD_WIDTH 31
#define NGPON_TX_CFG_FRAGMENTATION_DISABLE_RESERVED0_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_CFG_XGTC_HEADER_IND_7_1_BITS_7_1_FIELD;
#define NGPON_TX_CFG_XGTC_HEADER_IND_7_1_BITS_7_1_FIELD_MASK  0x0000007f
#define NGPON_TX_CFG_XGTC_HEADER_IND_7_1_BITS_7_1_FIELD_WIDTH 7
#define NGPON_TX_CFG_XGTC_HEADER_IND_7_1_BITS_7_1_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_CFG_XGTC_HEADER_IND_7_1_RESERVED0_FIELD;
#define NGPON_TX_CFG_XGTC_HEADER_IND_7_1_RESERVED0_FIELD_MASK  0xffffff80
#define NGPON_TX_CFG_XGTC_HEADER_IND_7_1_RESERVED0_FIELD_WIDTH 25
#define NGPON_TX_CFG_XGTC_HEADER_IND_7_1_RESERVED0_FIELD_SHIFT 7

extern const ru_field_rec NGPON_TX_PROFILE_PROFILE_CTRL_DELIMITER_LEN_FIELD;
#define NGPON_TX_PROFILE_PROFILE_CTRL_DELIMITER_LEN_FIELD_MASK  0x0000000f
#define NGPON_TX_PROFILE_PROFILE_CTRL_DELIMITER_LEN_FIELD_WIDTH 4
#define NGPON_TX_PROFILE_PROFILE_CTRL_DELIMITER_LEN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PROFILE_PROFILE_CTRL_PREAMBLE_LEN_FIELD;
#define NGPON_TX_PROFILE_PROFILE_CTRL_PREAMBLE_LEN_FIELD_MASK  0x000000f0
#define NGPON_TX_PROFILE_PROFILE_CTRL_PREAMBLE_LEN_FIELD_WIDTH 4
#define NGPON_TX_PROFILE_PROFILE_CTRL_PREAMBLE_LEN_FIELD_SHIFT 4

extern const ru_field_rec NGPON_TX_PROFILE_PROFILE_CTRL_RESERVED0_FIELD;
#define NGPON_TX_PROFILE_PROFILE_CTRL_RESERVED0_FIELD_MASK  0x00007f00
#define NGPON_TX_PROFILE_PROFILE_CTRL_RESERVED0_FIELD_WIDTH 7
#define NGPON_TX_PROFILE_PROFILE_CTRL_RESERVED0_FIELD_SHIFT 8

extern const ru_field_rec NGPON_TX_PROFILE_PROFILE_CTRL_FEC_IND_FIELD;
#define NGPON_TX_PROFILE_PROFILE_CTRL_FEC_IND_FIELD_MASK  0x00008000
#define NGPON_TX_PROFILE_PROFILE_CTRL_FEC_IND_FIELD_WIDTH 1
#define NGPON_TX_PROFILE_PROFILE_CTRL_FEC_IND_FIELD_SHIFT 15

extern const ru_field_rec NGPON_TX_PROFILE_PROFILE_CTRL_PREAMBLE_TOTAL_LEN_FIELD;
#define NGPON_TX_PROFILE_PROFILE_CTRL_PREAMBLE_TOTAL_LEN_FIELD_MASK  0x07ff0000
#define NGPON_TX_PROFILE_PROFILE_CTRL_PREAMBLE_TOTAL_LEN_FIELD_WIDTH 11
#define NGPON_TX_PROFILE_PROFILE_CTRL_PREAMBLE_TOTAL_LEN_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_PROFILE_PROFILE_CTRL_RESERVED1_FIELD;
#define NGPON_TX_PROFILE_PROFILE_CTRL_RESERVED1_FIELD_MASK  0x78000000
#define NGPON_TX_PROFILE_PROFILE_CTRL_RESERVED1_FIELD_WIDTH 4
#define NGPON_TX_PROFILE_PROFILE_CTRL_RESERVED1_FIELD_SHIFT 27

extern const ru_field_rec NGPON_TX_PROFILE_PROFILE_CTRL_PROF_EN_FIELD;
#define NGPON_TX_PROFILE_PROFILE_CTRL_PROF_EN_FIELD_MASK  0x80000000
#define NGPON_TX_PROFILE_PROFILE_CTRL_PROF_EN_FIELD_WIDTH 1
#define NGPON_TX_PROFILE_PROFILE_CTRL_PROF_EN_FIELD_SHIFT 31

extern const ru_field_rec NGPON_TX_PROFILE_PREAMBLE_0_VALUE_FIELD;
#define NGPON_TX_PROFILE_PREAMBLE_0_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PROFILE_PREAMBLE_0_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PROFILE_PREAMBLE_0_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PROFILE_PREAMBLE_1_VALUE_FIELD;
#define NGPON_TX_PROFILE_PREAMBLE_1_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PROFILE_PREAMBLE_1_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PROFILE_PREAMBLE_1_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PROFILE_DELIMITER_0_VALUE_FIELD;
#define NGPON_TX_PROFILE_DELIMITER_0_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PROFILE_DELIMITER_0_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PROFILE_DELIMITER_0_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PROFILE_DELIMITER_1_VALUE_FIELD;
#define NGPON_TX_PROFILE_DELIMITER_1_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PROFILE_DELIMITER_1_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PROFILE_DELIMITER_1_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PROFILE_FEC_TYPE_TYPE_FIELD;
#define NGPON_TX_PROFILE_FEC_TYPE_TYPE_FIELD_MASK  0x00000003
#define NGPON_TX_PROFILE_FEC_TYPE_TYPE_FIELD_WIDTH 2
#define NGPON_TX_PROFILE_FEC_TYPE_TYPE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PROFILE_FEC_TYPE_RESERVED0_FIELD;
#define NGPON_TX_PROFILE_FEC_TYPE_RESERVED0_FIELD_MASK  0xfffffffc
#define NGPON_TX_PROFILE_FEC_TYPE_RESERVED0_FIELD_WIDTH 30
#define NGPON_TX_PROFILE_FEC_TYPE_RESERVED0_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_VALUE_FIELD;
#define NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_VALUE_FIELD;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_VALUE_FIELD;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_VALUE_FIELD;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_VALUE_FIELD;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_VALUE_FIELD;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_VALUE_FIELD;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_VALUE_FIELD;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_VALUE_FIELD;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_VALUE_FIELD;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_VALUE_FIELD;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_KEY_CFG_ONU1_KEY_1_VALID_FIELD;
#define NGPON_TX_ENC_KEY_CFG_ONU1_KEY_1_VALID_FIELD_MASK  0x00000001
#define NGPON_TX_ENC_KEY_CFG_ONU1_KEY_1_VALID_FIELD_WIDTH 1
#define NGPON_TX_ENC_KEY_CFG_ONU1_KEY_1_VALID_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_KEY_CFG_ONU1_KEY_2_VALID_FIELD;
#define NGPON_TX_ENC_KEY_CFG_ONU1_KEY_2_VALID_FIELD_MASK  0x00000002
#define NGPON_TX_ENC_KEY_CFG_ONU1_KEY_2_VALID_FIELD_WIDTH 1
#define NGPON_TX_ENC_KEY_CFG_ONU1_KEY_2_VALID_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_ENC_KEY_CFG_ONU1_KEY_SEL_FIELD;
#define NGPON_TX_ENC_KEY_CFG_ONU1_KEY_SEL_FIELD_MASK  0x00000004
#define NGPON_TX_ENC_KEY_CFG_ONU1_KEY_SEL_FIELD_WIDTH 1
#define NGPON_TX_ENC_KEY_CFG_ONU1_KEY_SEL_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_ENC_KEY_CFG_ONU1_RESERVED0_FIELD;
#define NGPON_TX_ENC_KEY_CFG_ONU1_RESERVED0_FIELD_MASK  0xfffffff8
#define NGPON_TX_ENC_KEY_CFG_ONU1_RESERVED0_FIELD_WIDTH 29
#define NGPON_TX_ENC_KEY_CFG_ONU1_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec NGPON_TX_ENC_KEY_CFG_ONU2_KEY_1_VALID_FIELD;
#define NGPON_TX_ENC_KEY_CFG_ONU2_KEY_1_VALID_FIELD_MASK  0x00000001
#define NGPON_TX_ENC_KEY_CFG_ONU2_KEY_1_VALID_FIELD_WIDTH 1
#define NGPON_TX_ENC_KEY_CFG_ONU2_KEY_1_VALID_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_KEY_CFG_ONU2_KEY_2_VALID_FIELD;
#define NGPON_TX_ENC_KEY_CFG_ONU2_KEY_2_VALID_FIELD_MASK  0x00000002
#define NGPON_TX_ENC_KEY_CFG_ONU2_KEY_2_VALID_FIELD_WIDTH 1
#define NGPON_TX_ENC_KEY_CFG_ONU2_KEY_2_VALID_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_ENC_KEY_CFG_ONU2_KEY_SEL_FIELD;
#define NGPON_TX_ENC_KEY_CFG_ONU2_KEY_SEL_FIELD_MASK  0x00000004
#define NGPON_TX_ENC_KEY_CFG_ONU2_KEY_SEL_FIELD_WIDTH 1
#define NGPON_TX_ENC_KEY_CFG_ONU2_KEY_SEL_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_ENC_KEY_CFG_ONU2_RESERVED0_FIELD;
#define NGPON_TX_ENC_KEY_CFG_ONU2_RESERVED0_FIELD_MASK  0xfffffff8
#define NGPON_TX_ENC_KEY_CFG_ONU2_RESERVED0_FIELD_WIDTH 29
#define NGPON_TX_ENC_KEY_CFG_ONU2_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec NGPON_TX_ENC_PYLD_ENC_KEY1_ONU1_VALUE_FIELD;
#define NGPON_TX_ENC_PYLD_ENC_KEY1_ONU1_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_PYLD_ENC_KEY1_ONU1_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_PYLD_ENC_KEY1_ONU1_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_PYLD_ENC_KEY2_ONU1_VALUE_FIELD;
#define NGPON_TX_ENC_PYLD_ENC_KEY2_ONU1_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_PYLD_ENC_KEY2_ONU1_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_PYLD_ENC_KEY2_ONU1_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_PYLD_ENC_KEY1_ONU2_VALUE_FIELD;
#define NGPON_TX_ENC_PYLD_ENC_KEY1_ONU2_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_PYLD_ENC_KEY1_ONU2_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_PYLD_ENC_KEY1_ONU2_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_PYLD_ENC_KEY2_ONU2_VALUE_FIELD;
#define NGPON_TX_ENC_PYLD_ENC_KEY2_ONU2_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_PYLD_ENC_KEY2_ONU2_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_PYLD_ENC_KEY2_ONU2_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_PLOAM_LOAD_PLOAMIK_ONU1_FIELD;
#define NGPON_TX_ENC_PLOAM_LOAD_PLOAMIK_ONU1_FIELD_MASK  0x00000001
#define NGPON_TX_ENC_PLOAM_LOAD_PLOAMIK_ONU1_FIELD_WIDTH 1
#define NGPON_TX_ENC_PLOAM_LOAD_PLOAMIK_ONU1_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_PLOAM_LOAD_PLOAMIK_ONU2_FIELD;
#define NGPON_TX_ENC_PLOAM_LOAD_PLOAMIK_ONU2_FIELD_MASK  0x00000002
#define NGPON_TX_ENC_PLOAM_LOAD_PLOAMIK_ONU2_FIELD_WIDTH 1
#define NGPON_TX_ENC_PLOAM_LOAD_PLOAMIK_ONU2_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_ENC_PLOAM_LOAD_PLOAMIK_BCST_FIELD;
#define NGPON_TX_ENC_PLOAM_LOAD_PLOAMIK_BCST_FIELD_MASK  0x00000004
#define NGPON_TX_ENC_PLOAM_LOAD_PLOAMIK_BCST_FIELD_WIDTH 1
#define NGPON_TX_ENC_PLOAM_LOAD_PLOAMIK_BCST_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_ENC_PLOAM_LOAD_RESERVED0_FIELD;
#define NGPON_TX_ENC_PLOAM_LOAD_RESERVED0_FIELD_MASK  0xfffffff8
#define NGPON_TX_ENC_PLOAM_LOAD_RESERVED0_FIELD_WIDTH 29
#define NGPON_TX_ENC_PLOAM_LOAD_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec NGPON_TX_ENC_PLOAMIK_ONU1_VALUE_FIELD;
#define NGPON_TX_ENC_PLOAMIK_ONU1_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_PLOAMIK_ONU1_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_PLOAMIK_ONU1_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_PLOAMIK_ONU2_VALUE_FIELD;
#define NGPON_TX_ENC_PLOAMIK_ONU2_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_PLOAMIK_ONU2_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_PLOAMIK_ONU2_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_PLOAMIK_DFLT_VALUE_FIELD;
#define NGPON_TX_ENC_PLOAMIK_DFLT_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_PLOAMIK_DFLT_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_PLOAMIK_DFLT_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_CMAC_K2_ONU1_0_VALUE_FIELD;
#define NGPON_TX_ENC_CMAC_K2_ONU1_0_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_CMAC_K2_ONU1_0_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_CMAC_K2_ONU1_0_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_CMAC_K2_ONU1_1_VALUE_FIELD;
#define NGPON_TX_ENC_CMAC_K2_ONU1_1_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_CMAC_K2_ONU1_1_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_CMAC_K2_ONU1_1_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_CMAC_K2_ONU1_2_VALUE_FIELD;
#define NGPON_TX_ENC_CMAC_K2_ONU1_2_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_CMAC_K2_ONU1_2_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_CMAC_K2_ONU1_2_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_CMAC_K2_ONU1_3_VALUE_FIELD;
#define NGPON_TX_ENC_CMAC_K2_ONU1_3_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_CMAC_K2_ONU1_3_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_CMAC_K2_ONU1_3_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_CMAC_K2_ONU2_0_VALUE_FIELD;
#define NGPON_TX_ENC_CMAC_K2_ONU2_0_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_CMAC_K2_ONU2_0_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_CMAC_K2_ONU2_0_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_CMAC_K2_ONU2_1_VALUE_FIELD;
#define NGPON_TX_ENC_CMAC_K2_ONU2_1_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_CMAC_K2_ONU2_1_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_CMAC_K2_ONU2_1_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_CMAC_K2_ONU2_2_VALUE_FIELD;
#define NGPON_TX_ENC_CMAC_K2_ONU2_2_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_CMAC_K2_ONU2_2_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_CMAC_K2_ONU2_2_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_CMAC_K2_ONU2_3_VALUE_FIELD;
#define NGPON_TX_ENC_CMAC_K2_ONU2_3_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_CMAC_K2_ONU2_3_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_CMAC_K2_ONU2_3_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_CMAC_K2_DFLT_0_VALUE_FIELD;
#define NGPON_TX_ENC_CMAC_K2_DFLT_0_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_CMAC_K2_DFLT_0_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_CMAC_K2_DFLT_0_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_CMAC_K2_DFLT_1_VALUE_FIELD;
#define NGPON_TX_ENC_CMAC_K2_DFLT_1_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_CMAC_K2_DFLT_1_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_CMAC_K2_DFLT_1_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_CMAC_K2_DFLT_2_VALUE_FIELD;
#define NGPON_TX_ENC_CMAC_K2_DFLT_2_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_CMAC_K2_DFLT_2_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_CMAC_K2_DFLT_2_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_CMAC_K2_DFLT_3_VALUE_FIELD;
#define NGPON_TX_ENC_CMAC_K2_DFLT_3_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_ENC_CMAC_K2_DFLT_3_VALUE_FIELD_WIDTH 32
#define NGPON_TX_ENC_CMAC_K2_DFLT_3_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_CRYPTO_CNT_INC_CFG_OP_FIELD;
#define NGPON_TX_ENC_CRYPTO_CNT_INC_CFG_OP_FIELD_MASK  0x00000001
#define NGPON_TX_ENC_CRYPTO_CNT_INC_CFG_OP_FIELD_WIDTH 1
#define NGPON_TX_ENC_CRYPTO_CNT_INC_CFG_OP_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_ENC_CRYPTO_CNT_INC_CFG_RESERVED0_FIELD;
#define NGPON_TX_ENC_CRYPTO_CNT_INC_CFG_RESERVED0_FIELD_MASK  0xfffffffe
#define NGPON_TX_ENC_CRYPTO_CNT_INC_CFG_RESERVED0_FIELD_WIDTH 31
#define NGPON_TX_ENC_CRYPTO_CNT_INC_CFG_RESERVED0_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_STATUS_TCONT_FLSH_DONE_VALUE_FIELD;
#define NGPON_TX_STATUS_TCONT_FLSH_DONE_VALUE_FIELD_MASK  0x00000001
#define NGPON_TX_STATUS_TCONT_FLSH_DONE_VALUE_FIELD_WIDTH 1
#define NGPON_TX_STATUS_TCONT_FLSH_DONE_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_STATUS_TCONT_FLSH_DONE_RESERVED0_FIELD;
#define NGPON_TX_STATUS_TCONT_FLSH_DONE_RESERVED0_FIELD_MASK  0xfffffffe
#define NGPON_TX_STATUS_TCONT_FLSH_DONE_RESERVED0_FIELD_WIDTH 31
#define NGPON_TX_STATUS_TCONT_FLSH_DONE_RESERVED0_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_STATUS_TX_Q_AVAIL_VALUE_FIELD;
#define NGPON_TX_STATUS_TX_Q_AVAIL_VALUE_FIELD_MASK  0x00007fff
#define NGPON_TX_STATUS_TX_Q_AVAIL_VALUE_FIELD_WIDTH 15
#define NGPON_TX_STATUS_TX_Q_AVAIL_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_STATUS_TX_Q_AVAIL_RESERVED0_FIELD;
#define NGPON_TX_STATUS_TX_Q_AVAIL_RESERVED0_FIELD_MASK  0xffff8000
#define NGPON_TX_STATUS_TX_Q_AVAIL_RESERVED0_FIELD_WIDTH 17
#define NGPON_TX_STATUS_TX_Q_AVAIL_RESERVED0_FIELD_SHIFT 15

extern const ru_field_rec NGPON_TX_STATUS_TX_PD_AVAIL_TQPDCNTC_FIELD;
#define NGPON_TX_STATUS_TX_PD_AVAIL_TQPDCNTC_FIELD_MASK  0x000007ff
#define NGPON_TX_STATUS_TX_PD_AVAIL_TQPDCNTC_FIELD_WIDTH 11
#define NGPON_TX_STATUS_TX_PD_AVAIL_TQPDCNTC_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_STATUS_TX_PD_AVAIL_RESERVED0_FIELD;
#define NGPON_TX_STATUS_TX_PD_AVAIL_RESERVED0_FIELD_MASK  0xfffff800
#define NGPON_TX_STATUS_TX_PD_AVAIL_RESERVED0_FIELD_WIDTH 21
#define NGPON_TX_STATUS_TX_PD_AVAIL_RESERVED0_FIELD_SHIFT 11

extern const ru_field_rec NGPON_TX_DEBUG_MISC_ALLOC_CFG_0_GRANT_SIZE_FIELD;
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_0_GRANT_SIZE_FIELD_MASK  0x0000ffff
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_0_GRANT_SIZE_FIELD_WIDTH 16
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_0_GRANT_SIZE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_DEBUG_MISC_ALLOC_CFG_0_START_FIELD;
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_0_START_FIELD_MASK  0xffff0000
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_0_START_FIELD_WIDTH 16
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_0_START_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_QU_FIELD;
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_QU_FIELD_MASK  0x0000003f
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_QU_FIELD_WIDTH 6
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_QU_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_RESERVED0_FIELD;
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_RESERVED0_FIELD_MASK  0x00000040
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_RESERVED0_FIELD_WIDTH 1
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_RESERVED0_FIELD_SHIFT 6

extern const ru_field_rec NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_PLOAMU_FIELD;
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_PLOAMU_FIELD_MASK  0x00000080
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_PLOAMU_FIELD_WIDTH 1
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_PLOAMU_FIELD_SHIFT 7

extern const ru_field_rec NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_DBRU_FIELD;
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_DBRU_FIELD_MASK  0x00000100
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_DBRU_FIELD_WIDTH 1
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_DBRU_FIELD_SHIFT 8

extern const ru_field_rec NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_FWI_FIELD;
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_FWI_FIELD_MASK  0x00000200
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_FWI_FIELD_WIDTH 1
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_FWI_FIELD_SHIFT 9

extern const ru_field_rec NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_RESERVED1_FIELD;
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_RESERVED1_FIELD_MASK  0x0000fc00
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_RESERVED1_FIELD_WIDTH 6
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_RESERVED1_FIELD_SHIFT 10

extern const ru_field_rec NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_PROFILE_FIELD;
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_PROFILE_FIELD_MASK  0x00030000
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_PROFILE_FIELD_WIDTH 2
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_PROFILE_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_RESERVED2_FIELD;
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_RESERVED2_FIELD_MASK  0xfffc0000
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_RESERVED2_FIELD_WIDTH 14
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_RESERVED2_FIELD_SHIFT 18

extern const ru_field_rec NGPON_TX_DEBUG_MISC_DATA_CFG_VALUE_FIELD;
#define NGPON_TX_DEBUG_MISC_DATA_CFG_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_DEBUG_MISC_DATA_CFG_VALUE_FIELD_WIDTH 32
#define NGPON_TX_DEBUG_MISC_DATA_CFG_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_DEBUG_MISC_PD_CFG_PACKET_LEN_FIELD;
#define NGPON_TX_DEBUG_MISC_PD_CFG_PACKET_LEN_FIELD_MASK  0x00003fff
#define NGPON_TX_DEBUG_MISC_PD_CFG_PACKET_LEN_FIELD_WIDTH 14
#define NGPON_TX_DEBUG_MISC_PD_CFG_PACKET_LEN_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_DEBUG_MISC_PD_CFG_CRC_FIELD;
#define NGPON_TX_DEBUG_MISC_PD_CFG_CRC_FIELD_MASK  0x00004000
#define NGPON_TX_DEBUG_MISC_PD_CFG_CRC_FIELD_WIDTH 1
#define NGPON_TX_DEBUG_MISC_PD_CFG_CRC_FIELD_SHIFT 14

extern const ru_field_rec NGPON_TX_DEBUG_MISC_PD_CFG_ENC_FIELD;
#define NGPON_TX_DEBUG_MISC_PD_CFG_ENC_FIELD_MASK  0x00008000
#define NGPON_TX_DEBUG_MISC_PD_CFG_ENC_FIELD_WIDTH 1
#define NGPON_TX_DEBUG_MISC_PD_CFG_ENC_FIELD_SHIFT 15

extern const ru_field_rec NGPON_TX_DEBUG_MISC_PD_CFG_PID_FIELD;
#define NGPON_TX_DEBUG_MISC_PD_CFG_PID_FIELD_MASK  0xffff0000
#define NGPON_TX_DEBUG_MISC_PD_CFG_PID_FIELD_WIDTH 16
#define NGPON_TX_DEBUG_MISC_PD_CFG_PID_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_DEBUG_MISC_FRM_CNT_0_VALUE_FIELD;
#define NGPON_TX_DEBUG_MISC_FRM_CNT_0_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_DEBUG_MISC_FRM_CNT_0_VALUE_FIELD_WIDTH 32
#define NGPON_TX_DEBUG_MISC_FRM_CNT_0_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_DEBUG_MISC_FRM_CNT_1_VALUE_FIELD;
#define NGPON_TX_DEBUG_MISC_FRM_CNT_1_VALUE_FIELD_MASK  0x0007ffff
#define NGPON_TX_DEBUG_MISC_FRM_CNT_1_VALUE_FIELD_WIDTH 19
#define NGPON_TX_DEBUG_MISC_FRM_CNT_1_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_DEBUG_MISC_FRM_CNT_1_RESERVED0_FIELD;
#define NGPON_TX_DEBUG_MISC_FRM_CNT_1_RESERVED0_FIELD_MASK  0xfff80000
#define NGPON_TX_DEBUG_MISC_FRM_CNT_1_RESERVED0_FIELD_WIDTH 13
#define NGPON_TX_DEBUG_MISC_FRM_CNT_1_RESERVED0_FIELD_SHIFT 19

extern const ru_field_rec NGPON_TX_DEBUG_BIP_ERR_INJ_CFG_BIPENUM_FIELD;
#define NGPON_TX_DEBUG_BIP_ERR_INJ_CFG_BIPENUM_FIELD_MASK  0x0000ffff
#define NGPON_TX_DEBUG_BIP_ERR_INJ_CFG_BIPENUM_FIELD_WIDTH 16
#define NGPON_TX_DEBUG_BIP_ERR_INJ_CFG_BIPENUM_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_DEBUG_BIP_ERR_INJ_CFG_BIPEV_FIELD;
#define NGPON_TX_DEBUG_BIP_ERR_INJ_CFG_BIPEV_FIELD_MASK  0x00010000
#define NGPON_TX_DEBUG_BIP_ERR_INJ_CFG_BIPEV_FIELD_WIDTH 1
#define NGPON_TX_DEBUG_BIP_ERR_INJ_CFG_BIPEV_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_DEBUG_BIP_ERR_INJ_CFG_BIPEF_FIELD;
#define NGPON_TX_DEBUG_BIP_ERR_INJ_CFG_BIPEF_FIELD_MASK  0x00020000
#define NGPON_TX_DEBUG_BIP_ERR_INJ_CFG_BIPEF_FIELD_WIDTH 1
#define NGPON_TX_DEBUG_BIP_ERR_INJ_CFG_BIPEF_FIELD_SHIFT 17

extern const ru_field_rec NGPON_TX_DEBUG_BIP_ERR_INJ_CFG_RESERVED0_FIELD;
#define NGPON_TX_DEBUG_BIP_ERR_INJ_CFG_RESERVED0_FIELD_MASK  0xfffc0000
#define NGPON_TX_DEBUG_BIP_ERR_INJ_CFG_RESERVED0_FIELD_WIDTH 14
#define NGPON_TX_DEBUG_BIP_ERR_INJ_CFG_RESERVED0_FIELD_SHIFT 18

extern const ru_field_rec NGPON_TX_DEBUG_BIP_ERR_INJ_MSK_BIPM_FIELD;
#define NGPON_TX_DEBUG_BIP_ERR_INJ_MSK_BIPM_FIELD_MASK  0xffffffff
#define NGPON_TX_DEBUG_BIP_ERR_INJ_MSK_BIPM_FIELD_WIDTH 32
#define NGPON_TX_DEBUG_BIP_ERR_INJ_MSK_BIPM_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_DEBUG_PLM0_RD_DATA_VALUE_FIELD;
#define NGPON_TX_DEBUG_PLM0_RD_DATA_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_DEBUG_PLM0_RD_DATA_VALUE_FIELD_WIDTH 32
#define NGPON_TX_DEBUG_PLM0_RD_DATA_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_DEBUG_DBG_DV_CTRL_MAN_DV_FIELD;
#define NGPON_TX_DEBUG_DBG_DV_CTRL_MAN_DV_FIELD_MASK  0x00000001
#define NGPON_TX_DEBUG_DBG_DV_CTRL_MAN_DV_FIELD_WIDTH 1
#define NGPON_TX_DEBUG_DBG_DV_CTRL_MAN_DV_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_DEBUG_DBG_DV_CTRL_DV_FIELD;
#define NGPON_TX_DEBUG_DBG_DV_CTRL_DV_FIELD_MASK  0x00000002
#define NGPON_TX_DEBUG_DBG_DV_CTRL_DV_FIELD_WIDTH 1
#define NGPON_TX_DEBUG_DBG_DV_CTRL_DV_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_DEBUG_DBG_DV_CTRL_RESERVED0_FIELD;
#define NGPON_TX_DEBUG_DBG_DV_CTRL_RESERVED0_FIELD_MASK  0xfffffffc
#define NGPON_TX_DEBUG_DBG_DV_CTRL_RESERVED0_FIELD_WIDTH 30
#define NGPON_TX_DEBUG_DBG_DV_CTRL_RESERVED0_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_DEBUG_LST_SPR_FRM_CNT_VALUE_FIELD;
#define NGPON_TX_DEBUG_LST_SPR_FRM_CNT_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_DEBUG_LST_SPR_FRM_CNT_VALUE_FIELD_WIDTH 32
#define NGPON_TX_DEBUG_LST_SPR_FRM_CNT_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_DEBUG_ONU_TX_REV_YEAR_FIELD;
#define NGPON_TX_DEBUG_ONU_TX_REV_YEAR_FIELD_MASK  0x0000ffff
#define NGPON_TX_DEBUG_ONU_TX_REV_YEAR_FIELD_WIDTH 16
#define NGPON_TX_DEBUG_ONU_TX_REV_YEAR_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_DEBUG_ONU_TX_REV_MONTH_FIELD;
#define NGPON_TX_DEBUG_ONU_TX_REV_MONTH_FIELD_MASK  0x00ff0000
#define NGPON_TX_DEBUG_ONU_TX_REV_MONTH_FIELD_WIDTH 8
#define NGPON_TX_DEBUG_ONU_TX_REV_MONTH_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_DEBUG_ONU_TX_REV_DAY_FIELD;
#define NGPON_TX_DEBUG_ONU_TX_REV_DAY_FIELD_MASK  0xff000000
#define NGPON_TX_DEBUG_ONU_TX_REV_DAY_FIELD_WIDTH 8
#define NGPON_TX_DEBUG_ONU_TX_REV_DAY_FIELD_SHIFT 24

extern const ru_field_rec NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_ERR_NUM_FIELD;
#define NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_ERR_NUM_FIELD_MASK  0x000007ff
#define NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_ERR_NUM_FIELD_WIDTH 11
#define NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_ERR_NUM_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_EF_FIELD;
#define NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_EF_FIELD_MASK  0x00000800
#define NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_EF_FIELD_WIDTH 1
#define NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_EF_FIELD_SHIFT 11

extern const ru_field_rec NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_EV_FIELD;
#define NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_EV_FIELD_MASK  0x00001000
#define NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_EV_FIELD_WIDTH 1
#define NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_EV_FIELD_SHIFT 12

extern const ru_field_rec NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_ETYPE_FIELD;
#define NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_ETYPE_FIELD_MASK  0x0000e000
#define NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_ETYPE_FIELD_WIDTH 3
#define NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_ETYPE_FIELD_SHIFT 13

extern const ru_field_rec NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_EMASK_FIELD;
#define NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_EMASK_FIELD_MASK  0xffff0000
#define NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_EMASK_FIELD_WIDTH 16
#define NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_EMASK_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_DEBUG_DIN_MATCH_VALUE_FIELD;
#define NGPON_TX_DEBUG_DIN_MATCH_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_DEBUG_DIN_MATCH_VALUE_FIELD_WIDTH 32
#define NGPON_TX_DEBUG_DIN_MATCH_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_DEBUG_DOUT_MATCH_VALUE_FIELD;
#define NGPON_TX_DEBUG_DOUT_MATCH_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_DEBUG_DOUT_MATCH_VALUE_FIELD_WIDTH 32
#define NGPON_TX_DEBUG_DOUT_MATCH_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_DEBUG_DMATCH_STAT_DINM_FIELD;
#define NGPON_TX_DEBUG_DMATCH_STAT_DINM_FIELD_MASK  0x00000001
#define NGPON_TX_DEBUG_DMATCH_STAT_DINM_FIELD_WIDTH 1
#define NGPON_TX_DEBUG_DMATCH_STAT_DINM_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_DEBUG_DMATCH_STAT_DOUTM_FIELD;
#define NGPON_TX_DEBUG_DMATCH_STAT_DOUTM_FIELD_MASK  0x00000002
#define NGPON_TX_DEBUG_DMATCH_STAT_DOUTM_FIELD_WIDTH 1
#define NGPON_TX_DEBUG_DMATCH_STAT_DOUTM_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_DEBUG_DMATCH_STAT_RESERVED0_FIELD;
#define NGPON_TX_DEBUG_DMATCH_STAT_RESERVED0_FIELD_MASK  0xfffffffc
#define NGPON_TX_DEBUG_DMATCH_STAT_RESERVED0_FIELD_WIDTH 30
#define NGPON_TX_DEBUG_DMATCH_STAT_RESERVED0_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_PERF_MON_ILGL_ACCS_CNT_VALUE_FIELD;
#define NGPON_TX_PERF_MON_ILGL_ACCS_CNT_VALUE_FIELD_MASK  0x0000ffff
#define NGPON_TX_PERF_MON_ILGL_ACCS_CNT_VALUE_FIELD_WIDTH 16
#define NGPON_TX_PERF_MON_ILGL_ACCS_CNT_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PERF_MON_ILGL_ACCS_CNT_RESERVED0_FIELD;
#define NGPON_TX_PERF_MON_ILGL_ACCS_CNT_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_TX_PERF_MON_ILGL_ACCS_CNT_RESERVED0_FIELD_WIDTH 16
#define NGPON_TX_PERF_MON_ILGL_ACCS_CNT_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_PERF_MON_RX_ACCS_CNT_VALUE_FIELD;
#define NGPON_TX_PERF_MON_RX_ACCS_CNT_VALUE_FIELD_MASK  0x0000ffff
#define NGPON_TX_PERF_MON_RX_ACCS_CNT_VALUE_FIELD_WIDTH 16
#define NGPON_TX_PERF_MON_RX_ACCS_CNT_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PERF_MON_RX_ACCS_CNT_RESERVED0_FIELD;
#define NGPON_TX_PERF_MON_RX_ACCS_CNT_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_TX_PERF_MON_RX_ACCS_CNT_RESERVED0_FIELD_WIDTH 16
#define NGPON_TX_PERF_MON_RX_ACCS_CNT_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_PERF_MON_REQ_DBR_CNT_VALUE_FIELD;
#define NGPON_TX_PERF_MON_REQ_DBR_CNT_VALUE_FIELD_MASK  0x0000ffff
#define NGPON_TX_PERF_MON_REQ_DBR_CNT_VALUE_FIELD_WIDTH 16
#define NGPON_TX_PERF_MON_REQ_DBR_CNT_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PERF_MON_REQ_DBR_CNT_RESERVED0_FIELD;
#define NGPON_TX_PERF_MON_REQ_DBR_CNT_RESERVED0_FIELD_MASK  0xffff0000
#define NGPON_TX_PERF_MON_REQ_DBR_CNT_RESERVED0_FIELD_WIDTH 16
#define NGPON_TX_PERF_MON_REQ_DBR_CNT_RESERVED0_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_PERF_MON_TX_PCKT_CNT_VALUE_FIELD;
#define NGPON_TX_PERF_MON_TX_PCKT_CNT_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PERF_MON_TX_PCKT_CNT_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PERF_MON_TX_PCKT_CNT_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PERF_MON_TX_XGEM_FRM_CNT_VALUE_FIELD;
#define NGPON_TX_PERF_MON_TX_XGEM_FRM_CNT_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PERF_MON_TX_XGEM_FRM_CNT_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PERF_MON_TX_XGEM_FRM_CNT_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PERF_MON_TX_XGEM_IDLE_CNT_VALUE_FIELD;
#define NGPON_TX_PERF_MON_TX_XGEM_IDLE_CNT_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PERF_MON_TX_XGEM_IDLE_CNT_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PERF_MON_TX_XGEM_IDLE_CNT_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_PERF_MON_REQ_PLM_VALUE_FIELD;
#define NGPON_TX_PERF_MON_REQ_PLM_VALUE_FIELD_MASK  0xffffffff
#define NGPON_TX_PERF_MON_REQ_PLM_VALUE_FIELD_WIDTH 32
#define NGPON_TX_PERF_MON_REQ_PLM_VALUE_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_0_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_0_DBR_FIELD_MASK  0x00000001
#define NGPON_TX_INT_ISR0_TX_TCONT_0_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_0_DBR_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_1_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_1_DBR_FIELD_MASK  0x00000002
#define NGPON_TX_INT_ISR0_TX_TCONT_1_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_1_DBR_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_2_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_2_DBR_FIELD_MASK  0x00000004
#define NGPON_TX_INT_ISR0_TX_TCONT_2_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_2_DBR_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_3_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_3_DBR_FIELD_MASK  0x00000008
#define NGPON_TX_INT_ISR0_TX_TCONT_3_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_3_DBR_FIELD_SHIFT 3

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_4_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_4_DBR_FIELD_MASK  0x00000010
#define NGPON_TX_INT_ISR0_TX_TCONT_4_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_4_DBR_FIELD_SHIFT 4

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_5_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_5_DBR_FIELD_MASK  0x00000020
#define NGPON_TX_INT_ISR0_TX_TCONT_5_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_5_DBR_FIELD_SHIFT 5

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_6_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_6_DBR_FIELD_MASK  0x00000040
#define NGPON_TX_INT_ISR0_TX_TCONT_6_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_6_DBR_FIELD_SHIFT 6

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_7_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_7_DBR_FIELD_MASK  0x00000080
#define NGPON_TX_INT_ISR0_TX_TCONT_7_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_7_DBR_FIELD_SHIFT 7

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_8_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_8_DBR_FIELD_MASK  0x00000100
#define NGPON_TX_INT_ISR0_TX_TCONT_8_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_8_DBR_FIELD_SHIFT 8

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_9_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_9_DBR_FIELD_MASK  0x00000200
#define NGPON_TX_INT_ISR0_TX_TCONT_9_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_9_DBR_FIELD_SHIFT 9

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_10_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_10_DBR_FIELD_MASK  0x00000400
#define NGPON_TX_INT_ISR0_TX_TCONT_10_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_10_DBR_FIELD_SHIFT 10

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_11_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_11_DBR_FIELD_MASK  0x00000800
#define NGPON_TX_INT_ISR0_TX_TCONT_11_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_11_DBR_FIELD_SHIFT 11

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_12_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_12_DBR_FIELD_MASK  0x00001000
#define NGPON_TX_INT_ISR0_TX_TCONT_12_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_12_DBR_FIELD_SHIFT 12

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_13_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_13_DBR_FIELD_MASK  0x00002000
#define NGPON_TX_INT_ISR0_TX_TCONT_13_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_13_DBR_FIELD_SHIFT 13

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_14_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_14_DBR_FIELD_MASK  0x00004000
#define NGPON_TX_INT_ISR0_TX_TCONT_14_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_14_DBR_FIELD_SHIFT 14

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_15_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_15_DBR_FIELD_MASK  0x00008000
#define NGPON_TX_INT_ISR0_TX_TCONT_15_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_15_DBR_FIELD_SHIFT 15

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_16_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_16_DBR_FIELD_MASK  0x00010000
#define NGPON_TX_INT_ISR0_TX_TCONT_16_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_16_DBR_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_17_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_17_DBR_FIELD_MASK  0x00020000
#define NGPON_TX_INT_ISR0_TX_TCONT_17_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_17_DBR_FIELD_SHIFT 17

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_18_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_18_DBR_FIELD_MASK  0x00040000
#define NGPON_TX_INT_ISR0_TX_TCONT_18_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_18_DBR_FIELD_SHIFT 18

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_19_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_19_DBR_FIELD_MASK  0x00080000
#define NGPON_TX_INT_ISR0_TX_TCONT_19_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_19_DBR_FIELD_SHIFT 19

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_20_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_20_DBR_FIELD_MASK  0x00100000
#define NGPON_TX_INT_ISR0_TX_TCONT_20_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_20_DBR_FIELD_SHIFT 20

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_21_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_21_DBR_FIELD_MASK  0x00200000
#define NGPON_TX_INT_ISR0_TX_TCONT_21_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_21_DBR_FIELD_SHIFT 21

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_22_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_22_DBR_FIELD_MASK  0x00400000
#define NGPON_TX_INT_ISR0_TX_TCONT_22_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_22_DBR_FIELD_SHIFT 22

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_23_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_23_DBR_FIELD_MASK  0x00800000
#define NGPON_TX_INT_ISR0_TX_TCONT_23_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_23_DBR_FIELD_SHIFT 23

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_24_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_24_DBR_FIELD_MASK  0x01000000
#define NGPON_TX_INT_ISR0_TX_TCONT_24_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_24_DBR_FIELD_SHIFT 24

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_25_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_25_DBR_FIELD_MASK  0x02000000
#define NGPON_TX_INT_ISR0_TX_TCONT_25_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_25_DBR_FIELD_SHIFT 25

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_26_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_26_DBR_FIELD_MASK  0x04000000
#define NGPON_TX_INT_ISR0_TX_TCONT_26_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_26_DBR_FIELD_SHIFT 26

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_27_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_27_DBR_FIELD_MASK  0x08000000
#define NGPON_TX_INT_ISR0_TX_TCONT_27_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_27_DBR_FIELD_SHIFT 27

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_28_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_28_DBR_FIELD_MASK  0x10000000
#define NGPON_TX_INT_ISR0_TX_TCONT_28_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_28_DBR_FIELD_SHIFT 28

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_29_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_29_DBR_FIELD_MASK  0x20000000
#define NGPON_TX_INT_ISR0_TX_TCONT_29_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_29_DBR_FIELD_SHIFT 29

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_30_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_30_DBR_FIELD_MASK  0x40000000
#define NGPON_TX_INT_ISR0_TX_TCONT_30_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_30_DBR_FIELD_SHIFT 30

extern const ru_field_rec NGPON_TX_INT_ISR0_TX_TCONT_31_DBR_FIELD;
#define NGPON_TX_INT_ISR0_TX_TCONT_31_DBR_FIELD_MASK  0x80000000
#define NGPON_TX_INT_ISR0_TX_TCONT_31_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR0_TX_TCONT_31_DBR_FIELD_SHIFT 31

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_0_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_0_DBR_FIELD_MASK  0x00000001
#define NGPON_TX_INT_ISM0_TX_TCONT_0_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_0_DBR_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_1_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_1_DBR_FIELD_MASK  0x00000002
#define NGPON_TX_INT_ISM0_TX_TCONT_1_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_1_DBR_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_2_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_2_DBR_FIELD_MASK  0x00000004
#define NGPON_TX_INT_ISM0_TX_TCONT_2_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_2_DBR_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_3_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_3_DBR_FIELD_MASK  0x00000008
#define NGPON_TX_INT_ISM0_TX_TCONT_3_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_3_DBR_FIELD_SHIFT 3

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_4_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_4_DBR_FIELD_MASK  0x00000010
#define NGPON_TX_INT_ISM0_TX_TCONT_4_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_4_DBR_FIELD_SHIFT 4

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_5_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_5_DBR_FIELD_MASK  0x00000020
#define NGPON_TX_INT_ISM0_TX_TCONT_5_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_5_DBR_FIELD_SHIFT 5

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_6_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_6_DBR_FIELD_MASK  0x00000040
#define NGPON_TX_INT_ISM0_TX_TCONT_6_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_6_DBR_FIELD_SHIFT 6

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_7_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_7_DBR_FIELD_MASK  0x00000080
#define NGPON_TX_INT_ISM0_TX_TCONT_7_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_7_DBR_FIELD_SHIFT 7

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_8_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_8_DBR_FIELD_MASK  0x00000100
#define NGPON_TX_INT_ISM0_TX_TCONT_8_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_8_DBR_FIELD_SHIFT 8

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_9_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_9_DBR_FIELD_MASK  0x00000200
#define NGPON_TX_INT_ISM0_TX_TCONT_9_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_9_DBR_FIELD_SHIFT 9

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_10_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_10_DBR_FIELD_MASK  0x00000400
#define NGPON_TX_INT_ISM0_TX_TCONT_10_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_10_DBR_FIELD_SHIFT 10

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_11_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_11_DBR_FIELD_MASK  0x00000800
#define NGPON_TX_INT_ISM0_TX_TCONT_11_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_11_DBR_FIELD_SHIFT 11

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_12_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_12_DBR_FIELD_MASK  0x00001000
#define NGPON_TX_INT_ISM0_TX_TCONT_12_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_12_DBR_FIELD_SHIFT 12

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_13_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_13_DBR_FIELD_MASK  0x00002000
#define NGPON_TX_INT_ISM0_TX_TCONT_13_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_13_DBR_FIELD_SHIFT 13

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_14_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_14_DBR_FIELD_MASK  0x00004000
#define NGPON_TX_INT_ISM0_TX_TCONT_14_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_14_DBR_FIELD_SHIFT 14

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_15_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_15_DBR_FIELD_MASK  0x00008000
#define NGPON_TX_INT_ISM0_TX_TCONT_15_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_15_DBR_FIELD_SHIFT 15

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_16_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_16_DBR_FIELD_MASK  0x00010000
#define NGPON_TX_INT_ISM0_TX_TCONT_16_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_16_DBR_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_17_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_17_DBR_FIELD_MASK  0x00020000
#define NGPON_TX_INT_ISM0_TX_TCONT_17_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_17_DBR_FIELD_SHIFT 17

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_18_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_18_DBR_FIELD_MASK  0x00040000
#define NGPON_TX_INT_ISM0_TX_TCONT_18_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_18_DBR_FIELD_SHIFT 18

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_19_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_19_DBR_FIELD_MASK  0x00080000
#define NGPON_TX_INT_ISM0_TX_TCONT_19_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_19_DBR_FIELD_SHIFT 19

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_20_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_20_DBR_FIELD_MASK  0x00100000
#define NGPON_TX_INT_ISM0_TX_TCONT_20_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_20_DBR_FIELD_SHIFT 20

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_21_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_21_DBR_FIELD_MASK  0x00200000
#define NGPON_TX_INT_ISM0_TX_TCONT_21_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_21_DBR_FIELD_SHIFT 21

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_22_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_22_DBR_FIELD_MASK  0x00400000
#define NGPON_TX_INT_ISM0_TX_TCONT_22_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_22_DBR_FIELD_SHIFT 22

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_23_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_23_DBR_FIELD_MASK  0x00800000
#define NGPON_TX_INT_ISM0_TX_TCONT_23_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_23_DBR_FIELD_SHIFT 23

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_24_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_24_DBR_FIELD_MASK  0x01000000
#define NGPON_TX_INT_ISM0_TX_TCONT_24_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_24_DBR_FIELD_SHIFT 24

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_25_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_25_DBR_FIELD_MASK  0x02000000
#define NGPON_TX_INT_ISM0_TX_TCONT_25_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_25_DBR_FIELD_SHIFT 25

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_26_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_26_DBR_FIELD_MASK  0x04000000
#define NGPON_TX_INT_ISM0_TX_TCONT_26_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_26_DBR_FIELD_SHIFT 26

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_27_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_27_DBR_FIELD_MASK  0x08000000
#define NGPON_TX_INT_ISM0_TX_TCONT_27_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_27_DBR_FIELD_SHIFT 27

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_28_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_28_DBR_FIELD_MASK  0x10000000
#define NGPON_TX_INT_ISM0_TX_TCONT_28_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_28_DBR_FIELD_SHIFT 28

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_29_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_29_DBR_FIELD_MASK  0x20000000
#define NGPON_TX_INT_ISM0_TX_TCONT_29_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_29_DBR_FIELD_SHIFT 29

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_30_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_30_DBR_FIELD_MASK  0x40000000
#define NGPON_TX_INT_ISM0_TX_TCONT_30_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_30_DBR_FIELD_SHIFT 30

extern const ru_field_rec NGPON_TX_INT_ISM0_TX_TCONT_31_DBR_FIELD;
#define NGPON_TX_INT_ISM0_TX_TCONT_31_DBR_FIELD_MASK  0x80000000
#define NGPON_TX_INT_ISM0_TX_TCONT_31_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM0_TX_TCONT_31_DBR_FIELD_SHIFT 31

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_0_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_0_DBR_FIELD_MASK  0x00000001
#define NGPON_TX_INT_IER0_TX_TCONT_0_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_0_DBR_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_1_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_1_DBR_FIELD_MASK  0x00000002
#define NGPON_TX_INT_IER0_TX_TCONT_1_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_1_DBR_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_2_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_2_DBR_FIELD_MASK  0x00000004
#define NGPON_TX_INT_IER0_TX_TCONT_2_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_2_DBR_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_3_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_3_DBR_FIELD_MASK  0x00000008
#define NGPON_TX_INT_IER0_TX_TCONT_3_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_3_DBR_FIELD_SHIFT 3

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_4_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_4_DBR_FIELD_MASK  0x00000010
#define NGPON_TX_INT_IER0_TX_TCONT_4_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_4_DBR_FIELD_SHIFT 4

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_5_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_5_DBR_FIELD_MASK  0x00000020
#define NGPON_TX_INT_IER0_TX_TCONT_5_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_5_DBR_FIELD_SHIFT 5

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_6_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_6_DBR_FIELD_MASK  0x00000040
#define NGPON_TX_INT_IER0_TX_TCONT_6_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_6_DBR_FIELD_SHIFT 6

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_7_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_7_DBR_FIELD_MASK  0x00000080
#define NGPON_TX_INT_IER0_TX_TCONT_7_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_7_DBR_FIELD_SHIFT 7

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_8_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_8_DBR_FIELD_MASK  0x00000100
#define NGPON_TX_INT_IER0_TX_TCONT_8_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_8_DBR_FIELD_SHIFT 8

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_9_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_9_DBR_FIELD_MASK  0x00000200
#define NGPON_TX_INT_IER0_TX_TCONT_9_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_9_DBR_FIELD_SHIFT 9

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_10_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_10_DBR_FIELD_MASK  0x00000400
#define NGPON_TX_INT_IER0_TX_TCONT_10_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_10_DBR_FIELD_SHIFT 10

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_11_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_11_DBR_FIELD_MASK  0x00000800
#define NGPON_TX_INT_IER0_TX_TCONT_11_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_11_DBR_FIELD_SHIFT 11

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_12_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_12_DBR_FIELD_MASK  0x00001000
#define NGPON_TX_INT_IER0_TX_TCONT_12_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_12_DBR_FIELD_SHIFT 12

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_13_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_13_DBR_FIELD_MASK  0x00002000
#define NGPON_TX_INT_IER0_TX_TCONT_13_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_13_DBR_FIELD_SHIFT 13

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_14_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_14_DBR_FIELD_MASK  0x00004000
#define NGPON_TX_INT_IER0_TX_TCONT_14_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_14_DBR_FIELD_SHIFT 14

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_15_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_15_DBR_FIELD_MASK  0x00008000
#define NGPON_TX_INT_IER0_TX_TCONT_15_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_15_DBR_FIELD_SHIFT 15

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_16_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_16_DBR_FIELD_MASK  0x00010000
#define NGPON_TX_INT_IER0_TX_TCONT_16_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_16_DBR_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_17_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_17_DBR_FIELD_MASK  0x00020000
#define NGPON_TX_INT_IER0_TX_TCONT_17_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_17_DBR_FIELD_SHIFT 17

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_18_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_18_DBR_FIELD_MASK  0x00040000
#define NGPON_TX_INT_IER0_TX_TCONT_18_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_18_DBR_FIELD_SHIFT 18

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_19_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_19_DBR_FIELD_MASK  0x00080000
#define NGPON_TX_INT_IER0_TX_TCONT_19_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_19_DBR_FIELD_SHIFT 19

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_20_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_20_DBR_FIELD_MASK  0x00100000
#define NGPON_TX_INT_IER0_TX_TCONT_20_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_20_DBR_FIELD_SHIFT 20

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_21_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_21_DBR_FIELD_MASK  0x00200000
#define NGPON_TX_INT_IER0_TX_TCONT_21_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_21_DBR_FIELD_SHIFT 21

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_22_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_22_DBR_FIELD_MASK  0x00400000
#define NGPON_TX_INT_IER0_TX_TCONT_22_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_22_DBR_FIELD_SHIFT 22

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_23_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_23_DBR_FIELD_MASK  0x00800000
#define NGPON_TX_INT_IER0_TX_TCONT_23_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_23_DBR_FIELD_SHIFT 23

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_24_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_24_DBR_FIELD_MASK  0x01000000
#define NGPON_TX_INT_IER0_TX_TCONT_24_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_24_DBR_FIELD_SHIFT 24

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_25_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_25_DBR_FIELD_MASK  0x02000000
#define NGPON_TX_INT_IER0_TX_TCONT_25_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_25_DBR_FIELD_SHIFT 25

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_26_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_26_DBR_FIELD_MASK  0x04000000
#define NGPON_TX_INT_IER0_TX_TCONT_26_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_26_DBR_FIELD_SHIFT 26

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_27_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_27_DBR_FIELD_MASK  0x08000000
#define NGPON_TX_INT_IER0_TX_TCONT_27_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_27_DBR_FIELD_SHIFT 27

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_28_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_28_DBR_FIELD_MASK  0x10000000
#define NGPON_TX_INT_IER0_TX_TCONT_28_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_28_DBR_FIELD_SHIFT 28

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_29_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_29_DBR_FIELD_MASK  0x20000000
#define NGPON_TX_INT_IER0_TX_TCONT_29_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_29_DBR_FIELD_SHIFT 29

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_30_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_30_DBR_FIELD_MASK  0x40000000
#define NGPON_TX_INT_IER0_TX_TCONT_30_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_30_DBR_FIELD_SHIFT 30

extern const ru_field_rec NGPON_TX_INT_IER0_TX_TCONT_31_DBR_FIELD;
#define NGPON_TX_INT_IER0_TX_TCONT_31_DBR_FIELD_MASK  0x80000000
#define NGPON_TX_INT_IER0_TX_TCONT_31_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER0_TX_TCONT_31_DBR_FIELD_SHIFT 31

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_0_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_0_DBR_FIELD_MASK  0x00000001
#define NGPON_TX_INT_ITR0_TX_TCONT_0_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_0_DBR_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_1_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_1_DBR_FIELD_MASK  0x00000002
#define NGPON_TX_INT_ITR0_TX_TCONT_1_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_1_DBR_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_2_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_2_DBR_FIELD_MASK  0x00000004
#define NGPON_TX_INT_ITR0_TX_TCONT_2_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_2_DBR_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_3_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_3_DBR_FIELD_MASK  0x00000008
#define NGPON_TX_INT_ITR0_TX_TCONT_3_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_3_DBR_FIELD_SHIFT 3

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_4_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_4_DBR_FIELD_MASK  0x00000010
#define NGPON_TX_INT_ITR0_TX_TCONT_4_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_4_DBR_FIELD_SHIFT 4

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_5_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_5_DBR_FIELD_MASK  0x00000020
#define NGPON_TX_INT_ITR0_TX_TCONT_5_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_5_DBR_FIELD_SHIFT 5

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_6_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_6_DBR_FIELD_MASK  0x00000040
#define NGPON_TX_INT_ITR0_TX_TCONT_6_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_6_DBR_FIELD_SHIFT 6

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_7_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_7_DBR_FIELD_MASK  0x00000080
#define NGPON_TX_INT_ITR0_TX_TCONT_7_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_7_DBR_FIELD_SHIFT 7

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_8_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_8_DBR_FIELD_MASK  0x00000100
#define NGPON_TX_INT_ITR0_TX_TCONT_8_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_8_DBR_FIELD_SHIFT 8

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_9_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_9_DBR_FIELD_MASK  0x00000200
#define NGPON_TX_INT_ITR0_TX_TCONT_9_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_9_DBR_FIELD_SHIFT 9

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_10_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_10_DBR_FIELD_MASK  0x00000400
#define NGPON_TX_INT_ITR0_TX_TCONT_10_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_10_DBR_FIELD_SHIFT 10

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_11_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_11_DBR_FIELD_MASK  0x00000800
#define NGPON_TX_INT_ITR0_TX_TCONT_11_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_11_DBR_FIELD_SHIFT 11

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_12_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_12_DBR_FIELD_MASK  0x00001000
#define NGPON_TX_INT_ITR0_TX_TCONT_12_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_12_DBR_FIELD_SHIFT 12

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_13_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_13_DBR_FIELD_MASK  0x00002000
#define NGPON_TX_INT_ITR0_TX_TCONT_13_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_13_DBR_FIELD_SHIFT 13

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_14_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_14_DBR_FIELD_MASK  0x00004000
#define NGPON_TX_INT_ITR0_TX_TCONT_14_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_14_DBR_FIELD_SHIFT 14

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_15_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_15_DBR_FIELD_MASK  0x00008000
#define NGPON_TX_INT_ITR0_TX_TCONT_15_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_15_DBR_FIELD_SHIFT 15

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_16_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_16_DBR_FIELD_MASK  0x00010000
#define NGPON_TX_INT_ITR0_TX_TCONT_16_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_16_DBR_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_17_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_17_DBR_FIELD_MASK  0x00020000
#define NGPON_TX_INT_ITR0_TX_TCONT_17_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_17_DBR_FIELD_SHIFT 17

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_18_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_18_DBR_FIELD_MASK  0x00040000
#define NGPON_TX_INT_ITR0_TX_TCONT_18_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_18_DBR_FIELD_SHIFT 18

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_19_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_19_DBR_FIELD_MASK  0x00080000
#define NGPON_TX_INT_ITR0_TX_TCONT_19_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_19_DBR_FIELD_SHIFT 19

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_20_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_20_DBR_FIELD_MASK  0x00100000
#define NGPON_TX_INT_ITR0_TX_TCONT_20_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_20_DBR_FIELD_SHIFT 20

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_21_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_21_DBR_FIELD_MASK  0x00200000
#define NGPON_TX_INT_ITR0_TX_TCONT_21_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_21_DBR_FIELD_SHIFT 21

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_22_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_22_DBR_FIELD_MASK  0x00400000
#define NGPON_TX_INT_ITR0_TX_TCONT_22_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_22_DBR_FIELD_SHIFT 22

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_23_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_23_DBR_FIELD_MASK  0x00800000
#define NGPON_TX_INT_ITR0_TX_TCONT_23_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_23_DBR_FIELD_SHIFT 23

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_24_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_24_DBR_FIELD_MASK  0x01000000
#define NGPON_TX_INT_ITR0_TX_TCONT_24_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_24_DBR_FIELD_SHIFT 24

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_25_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_25_DBR_FIELD_MASK  0x02000000
#define NGPON_TX_INT_ITR0_TX_TCONT_25_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_25_DBR_FIELD_SHIFT 25

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_26_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_26_DBR_FIELD_MASK  0x04000000
#define NGPON_TX_INT_ITR0_TX_TCONT_26_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_26_DBR_FIELD_SHIFT 26

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_27_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_27_DBR_FIELD_MASK  0x08000000
#define NGPON_TX_INT_ITR0_TX_TCONT_27_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_27_DBR_FIELD_SHIFT 27

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_28_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_28_DBR_FIELD_MASK  0x10000000
#define NGPON_TX_INT_ITR0_TX_TCONT_28_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_28_DBR_FIELD_SHIFT 28

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_29_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_29_DBR_FIELD_MASK  0x20000000
#define NGPON_TX_INT_ITR0_TX_TCONT_29_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_29_DBR_FIELD_SHIFT 29

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_30_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_30_DBR_FIELD_MASK  0x40000000
#define NGPON_TX_INT_ITR0_TX_TCONT_30_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_30_DBR_FIELD_SHIFT 30

extern const ru_field_rec NGPON_TX_INT_ITR0_TX_TCONT_31_DBR_FIELD;
#define NGPON_TX_INT_ITR0_TX_TCONT_31_DBR_FIELD_MASK  0x80000000
#define NGPON_TX_INT_ITR0_TX_TCONT_31_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR0_TX_TCONT_31_DBR_FIELD_SHIFT 31

extern const ru_field_rec NGPON_TX_INT_ISR1_TX_PLM_0_FIELD;
#define NGPON_TX_INT_ISR1_TX_PLM_0_FIELD_MASK  0x00000001
#define NGPON_TX_INT_ISR1_TX_PLM_0_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR1_TX_PLM_0_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_INT_ISR1_TX_PLM_1_FIELD;
#define NGPON_TX_INT_ISR1_TX_PLM_1_FIELD_MASK  0x00000002
#define NGPON_TX_INT_ISR1_TX_PLM_1_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR1_TX_PLM_1_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_INT_ISR1_TX_PLM_2_FIELD;
#define NGPON_TX_INT_ISR1_TX_PLM_2_FIELD_MASK  0x00000004
#define NGPON_TX_INT_ISR1_TX_PLM_2_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR1_TX_PLM_2_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_INT_ISR1_RESERVED0_FIELD;
#define NGPON_TX_INT_ISR1_RESERVED0_FIELD_MASK  0x000000f8
#define NGPON_TX_INT_ISR1_RESERVED0_FIELD_WIDTH 5
#define NGPON_TX_INT_ISR1_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec NGPON_TX_INT_ISR1_FE_DATA_OVERUN_FIELD;
#define NGPON_TX_INT_ISR1_FE_DATA_OVERUN_FIELD_MASK  0x00000100
#define NGPON_TX_INT_ISR1_FE_DATA_OVERUN_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR1_FE_DATA_OVERUN_FIELD_SHIFT 8

extern const ru_field_rec NGPON_TX_INT_ISR1_PD_UNDERUN_FIELD;
#define NGPON_TX_INT_ISR1_PD_UNDERUN_FIELD_MASK  0x00000200
#define NGPON_TX_INT_ISR1_PD_UNDERUN_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR1_PD_UNDERUN_FIELD_SHIFT 9

extern const ru_field_rec NGPON_TX_INT_ISR1_PD_OVERUN_FIELD;
#define NGPON_TX_INT_ISR1_PD_OVERUN_FIELD_MASK  0x00000400
#define NGPON_TX_INT_ISR1_PD_OVERUN_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR1_PD_OVERUN_FIELD_SHIFT 10

extern const ru_field_rec NGPON_TX_INT_ISR1_AF_ERR_FIELD;
#define NGPON_TX_INT_ISR1_AF_ERR_FIELD_MASK  0x00000800
#define NGPON_TX_INT_ISR1_AF_ERR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR1_AF_ERR_FIELD_SHIFT 11

extern const ru_field_rec NGPON_TX_INT_ISR1_ROG_DIF_FIELD;
#define NGPON_TX_INT_ISR1_ROG_DIF_FIELD_MASK  0x00001000
#define NGPON_TX_INT_ISR1_ROG_DIF_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR1_ROG_DIF_FIELD_SHIFT 12

extern const ru_field_rec NGPON_TX_INT_ISR1_ROG_LEN_FIELD;
#define NGPON_TX_INT_ISR1_ROG_LEN_FIELD_MASK  0x00002000
#define NGPON_TX_INT_ISR1_ROG_LEN_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR1_ROG_LEN_FIELD_SHIFT 13

extern const ru_field_rec NGPON_TX_INT_ISR1_RESERVED1_FIELD;
#define NGPON_TX_INT_ISR1_RESERVED1_FIELD_MASK  0x0000c000
#define NGPON_TX_INT_ISR1_RESERVED1_FIELD_WIDTH 2
#define NGPON_TX_INT_ISR1_RESERVED1_FIELD_SHIFT 14

extern const ru_field_rec NGPON_TX_INT_ISR1_TX_TCONT_32_DBR_FIELD;
#define NGPON_TX_INT_ISR1_TX_TCONT_32_DBR_FIELD_MASK  0x00010000
#define NGPON_TX_INT_ISR1_TX_TCONT_32_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR1_TX_TCONT_32_DBR_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_INT_ISR1_TX_TCONT_33_DBR_FIELD;
#define NGPON_TX_INT_ISR1_TX_TCONT_33_DBR_FIELD_MASK  0x00020000
#define NGPON_TX_INT_ISR1_TX_TCONT_33_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR1_TX_TCONT_33_DBR_FIELD_SHIFT 17

extern const ru_field_rec NGPON_TX_INT_ISR1_TX_TCONT_34_DBR_FIELD;
#define NGPON_TX_INT_ISR1_TX_TCONT_34_DBR_FIELD_MASK  0x00040000
#define NGPON_TX_INT_ISR1_TX_TCONT_34_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR1_TX_TCONT_34_DBR_FIELD_SHIFT 18

extern const ru_field_rec NGPON_TX_INT_ISR1_TX_TCONT_35_DBR_FIELD;
#define NGPON_TX_INT_ISR1_TX_TCONT_35_DBR_FIELD_MASK  0x00080000
#define NGPON_TX_INT_ISR1_TX_TCONT_35_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR1_TX_TCONT_35_DBR_FIELD_SHIFT 19

extern const ru_field_rec NGPON_TX_INT_ISR1_TX_TCONT_36_DBR_FIELD;
#define NGPON_TX_INT_ISR1_TX_TCONT_36_DBR_FIELD_MASK  0x00100000
#define NGPON_TX_INT_ISR1_TX_TCONT_36_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR1_TX_TCONT_36_DBR_FIELD_SHIFT 20

extern const ru_field_rec NGPON_TX_INT_ISR1_TX_TCONT_37_DBR_FIELD;
#define NGPON_TX_INT_ISR1_TX_TCONT_37_DBR_FIELD_MASK  0x00200000
#define NGPON_TX_INT_ISR1_TX_TCONT_37_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR1_TX_TCONT_37_DBR_FIELD_SHIFT 21

extern const ru_field_rec NGPON_TX_INT_ISR1_TX_TCONT_38_DBR_FIELD;
#define NGPON_TX_INT_ISR1_TX_TCONT_38_DBR_FIELD_MASK  0x00400000
#define NGPON_TX_INT_ISR1_TX_TCONT_38_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR1_TX_TCONT_38_DBR_FIELD_SHIFT 22

extern const ru_field_rec NGPON_TX_INT_ISR1_TX_TCONT_39_DBR_FIELD;
#define NGPON_TX_INT_ISR1_TX_TCONT_39_DBR_FIELD_MASK  0x00800000
#define NGPON_TX_INT_ISR1_TX_TCONT_39_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISR1_TX_TCONT_39_DBR_FIELD_SHIFT 23

extern const ru_field_rec NGPON_TX_INT_ISR1_RESERVED2_FIELD;
#define NGPON_TX_INT_ISR1_RESERVED2_FIELD_MASK  0xff000000
#define NGPON_TX_INT_ISR1_RESERVED2_FIELD_WIDTH 8
#define NGPON_TX_INT_ISR1_RESERVED2_FIELD_SHIFT 24

extern const ru_field_rec NGPON_TX_INT_ISM1_TX_PLM_0_FIELD;
#define NGPON_TX_INT_ISM1_TX_PLM_0_FIELD_MASK  0x00000001
#define NGPON_TX_INT_ISM1_TX_PLM_0_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM1_TX_PLM_0_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_INT_ISM1_TX_PLM_1_FIELD;
#define NGPON_TX_INT_ISM1_TX_PLM_1_FIELD_MASK  0x00000002
#define NGPON_TX_INT_ISM1_TX_PLM_1_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM1_TX_PLM_1_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_INT_ISM1_TX_PLM_2_FIELD;
#define NGPON_TX_INT_ISM1_TX_PLM_2_FIELD_MASK  0x00000004
#define NGPON_TX_INT_ISM1_TX_PLM_2_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM1_TX_PLM_2_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_INT_ISM1_RESERVED0_FIELD;
#define NGPON_TX_INT_ISM1_RESERVED0_FIELD_MASK  0x000000f8
#define NGPON_TX_INT_ISM1_RESERVED0_FIELD_WIDTH 5
#define NGPON_TX_INT_ISM1_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec NGPON_TX_INT_ISM1_FE_DATA_OVERUN_FIELD;
#define NGPON_TX_INT_ISM1_FE_DATA_OVERUN_FIELD_MASK  0x00000100
#define NGPON_TX_INT_ISM1_FE_DATA_OVERUN_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM1_FE_DATA_OVERUN_FIELD_SHIFT 8

extern const ru_field_rec NGPON_TX_INT_ISM1_PD_UNDERUN_FIELD;
#define NGPON_TX_INT_ISM1_PD_UNDERUN_FIELD_MASK  0x00000200
#define NGPON_TX_INT_ISM1_PD_UNDERUN_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM1_PD_UNDERUN_FIELD_SHIFT 9

extern const ru_field_rec NGPON_TX_INT_ISM1_PD_OVERUN_FIELD;
#define NGPON_TX_INT_ISM1_PD_OVERUN_FIELD_MASK  0x00000400
#define NGPON_TX_INT_ISM1_PD_OVERUN_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM1_PD_OVERUN_FIELD_SHIFT 10

extern const ru_field_rec NGPON_TX_INT_ISM1_AF_ERR_FIELD;
#define NGPON_TX_INT_ISM1_AF_ERR_FIELD_MASK  0x00000800
#define NGPON_TX_INT_ISM1_AF_ERR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM1_AF_ERR_FIELD_SHIFT 11

extern const ru_field_rec NGPON_TX_INT_ISM1_ROG_DIF_FIELD;
#define NGPON_TX_INT_ISM1_ROG_DIF_FIELD_MASK  0x00001000
#define NGPON_TX_INT_ISM1_ROG_DIF_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM1_ROG_DIF_FIELD_SHIFT 12

extern const ru_field_rec NGPON_TX_INT_ISM1_ROG_LEN_FIELD;
#define NGPON_TX_INT_ISM1_ROG_LEN_FIELD_MASK  0x00002000
#define NGPON_TX_INT_ISM1_ROG_LEN_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM1_ROG_LEN_FIELD_SHIFT 13

extern const ru_field_rec NGPON_TX_INT_ISM1_RESERVED1_FIELD;
#define NGPON_TX_INT_ISM1_RESERVED1_FIELD_MASK  0x0000c000
#define NGPON_TX_INT_ISM1_RESERVED1_FIELD_WIDTH 2
#define NGPON_TX_INT_ISM1_RESERVED1_FIELD_SHIFT 14

extern const ru_field_rec NGPON_TX_INT_ISM1_TX_TCONT_32_DBR_FIELD;
#define NGPON_TX_INT_ISM1_TX_TCONT_32_DBR_FIELD_MASK  0x00010000
#define NGPON_TX_INT_ISM1_TX_TCONT_32_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM1_TX_TCONT_32_DBR_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_INT_ISM1_TX_TCONT_33_DBR_FIELD;
#define NGPON_TX_INT_ISM1_TX_TCONT_33_DBR_FIELD_MASK  0x00020000
#define NGPON_TX_INT_ISM1_TX_TCONT_33_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM1_TX_TCONT_33_DBR_FIELD_SHIFT 17

extern const ru_field_rec NGPON_TX_INT_ISM1_TX_TCONT_34_DBR_FIELD;
#define NGPON_TX_INT_ISM1_TX_TCONT_34_DBR_FIELD_MASK  0x00040000
#define NGPON_TX_INT_ISM1_TX_TCONT_34_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM1_TX_TCONT_34_DBR_FIELD_SHIFT 18

extern const ru_field_rec NGPON_TX_INT_ISM1_TX_TCONT_35_DBR_FIELD;
#define NGPON_TX_INT_ISM1_TX_TCONT_35_DBR_FIELD_MASK  0x00080000
#define NGPON_TX_INT_ISM1_TX_TCONT_35_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM1_TX_TCONT_35_DBR_FIELD_SHIFT 19

extern const ru_field_rec NGPON_TX_INT_ISM1_TX_TCONT_36_DBR_FIELD;
#define NGPON_TX_INT_ISM1_TX_TCONT_36_DBR_FIELD_MASK  0x00100000
#define NGPON_TX_INT_ISM1_TX_TCONT_36_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM1_TX_TCONT_36_DBR_FIELD_SHIFT 20

extern const ru_field_rec NGPON_TX_INT_ISM1_TX_TCONT_37_DBR_FIELD;
#define NGPON_TX_INT_ISM1_TX_TCONT_37_DBR_FIELD_MASK  0x00200000
#define NGPON_TX_INT_ISM1_TX_TCONT_37_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM1_TX_TCONT_37_DBR_FIELD_SHIFT 21

extern const ru_field_rec NGPON_TX_INT_ISM1_TX_TCONT_38_DBR_FIELD;
#define NGPON_TX_INT_ISM1_TX_TCONT_38_DBR_FIELD_MASK  0x00400000
#define NGPON_TX_INT_ISM1_TX_TCONT_38_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM1_TX_TCONT_38_DBR_FIELD_SHIFT 22

extern const ru_field_rec NGPON_TX_INT_ISM1_TX_TCONT_39_DBR_FIELD;
#define NGPON_TX_INT_ISM1_TX_TCONT_39_DBR_FIELD_MASK  0x00800000
#define NGPON_TX_INT_ISM1_TX_TCONT_39_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ISM1_TX_TCONT_39_DBR_FIELD_SHIFT 23

extern const ru_field_rec NGPON_TX_INT_ISM1_RESERVED2_FIELD;
#define NGPON_TX_INT_ISM1_RESERVED2_FIELD_MASK  0xff000000
#define NGPON_TX_INT_ISM1_RESERVED2_FIELD_WIDTH 8
#define NGPON_TX_INT_ISM1_RESERVED2_FIELD_SHIFT 24

extern const ru_field_rec NGPON_TX_INT_IER1_TX_PLM_0_FIELD;
#define NGPON_TX_INT_IER1_TX_PLM_0_FIELD_MASK  0x00000001
#define NGPON_TX_INT_IER1_TX_PLM_0_FIELD_WIDTH 1
#define NGPON_TX_INT_IER1_TX_PLM_0_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_INT_IER1_TX_PLM_1_FIELD;
#define NGPON_TX_INT_IER1_TX_PLM_1_FIELD_MASK  0x00000002
#define NGPON_TX_INT_IER1_TX_PLM_1_FIELD_WIDTH 1
#define NGPON_TX_INT_IER1_TX_PLM_1_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_INT_IER1_TX_PLM_2_FIELD;
#define NGPON_TX_INT_IER1_TX_PLM_2_FIELD_MASK  0x00000004
#define NGPON_TX_INT_IER1_TX_PLM_2_FIELD_WIDTH 1
#define NGPON_TX_INT_IER1_TX_PLM_2_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_INT_IER1_RESERVED0_FIELD;
#define NGPON_TX_INT_IER1_RESERVED0_FIELD_MASK  0x000000f8
#define NGPON_TX_INT_IER1_RESERVED0_FIELD_WIDTH 5
#define NGPON_TX_INT_IER1_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec NGPON_TX_INT_IER1_FE_DATA_OVERUN_FIELD;
#define NGPON_TX_INT_IER1_FE_DATA_OVERUN_FIELD_MASK  0x00000100
#define NGPON_TX_INT_IER1_FE_DATA_OVERUN_FIELD_WIDTH 1
#define NGPON_TX_INT_IER1_FE_DATA_OVERUN_FIELD_SHIFT 8

extern const ru_field_rec NGPON_TX_INT_IER1_PD_UNDERUN_FIELD;
#define NGPON_TX_INT_IER1_PD_UNDERUN_FIELD_MASK  0x00000200
#define NGPON_TX_INT_IER1_PD_UNDERUN_FIELD_WIDTH 1
#define NGPON_TX_INT_IER1_PD_UNDERUN_FIELD_SHIFT 9

extern const ru_field_rec NGPON_TX_INT_IER1_PD_OVERUN_FIELD;
#define NGPON_TX_INT_IER1_PD_OVERUN_FIELD_MASK  0x00000400
#define NGPON_TX_INT_IER1_PD_OVERUN_FIELD_WIDTH 1
#define NGPON_TX_INT_IER1_PD_OVERUN_FIELD_SHIFT 10

extern const ru_field_rec NGPON_TX_INT_IER1_AF_ERR_FIELD;
#define NGPON_TX_INT_IER1_AF_ERR_FIELD_MASK  0x00000800
#define NGPON_TX_INT_IER1_AF_ERR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER1_AF_ERR_FIELD_SHIFT 11

extern const ru_field_rec NGPON_TX_INT_IER1_ROG_DIF_FIELD;
#define NGPON_TX_INT_IER1_ROG_DIF_FIELD_MASK  0x00001000
#define NGPON_TX_INT_IER1_ROG_DIF_FIELD_WIDTH 1
#define NGPON_TX_INT_IER1_ROG_DIF_FIELD_SHIFT 12

extern const ru_field_rec NGPON_TX_INT_IER1_ROG_LEN_FIELD;
#define NGPON_TX_INT_IER1_ROG_LEN_FIELD_MASK  0x00002000
#define NGPON_TX_INT_IER1_ROG_LEN_FIELD_WIDTH 1
#define NGPON_TX_INT_IER1_ROG_LEN_FIELD_SHIFT 13

extern const ru_field_rec NGPON_TX_INT_IER1_RESERVED1_FIELD;
#define NGPON_TX_INT_IER1_RESERVED1_FIELD_MASK  0x0000c000
#define NGPON_TX_INT_IER1_RESERVED1_FIELD_WIDTH 2
#define NGPON_TX_INT_IER1_RESERVED1_FIELD_SHIFT 14

extern const ru_field_rec NGPON_TX_INT_IER1_TX_TCONT_32_DBR_FIELD;
#define NGPON_TX_INT_IER1_TX_TCONT_32_DBR_FIELD_MASK  0x00010000
#define NGPON_TX_INT_IER1_TX_TCONT_32_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER1_TX_TCONT_32_DBR_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_INT_IER1_TX_TCONT_33_DBR_FIELD;
#define NGPON_TX_INT_IER1_TX_TCONT_33_DBR_FIELD_MASK  0x00020000
#define NGPON_TX_INT_IER1_TX_TCONT_33_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER1_TX_TCONT_33_DBR_FIELD_SHIFT 17

extern const ru_field_rec NGPON_TX_INT_IER1_TX_TCONT_34_DBR_FIELD;
#define NGPON_TX_INT_IER1_TX_TCONT_34_DBR_FIELD_MASK  0x00040000
#define NGPON_TX_INT_IER1_TX_TCONT_34_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER1_TX_TCONT_34_DBR_FIELD_SHIFT 18

extern const ru_field_rec NGPON_TX_INT_IER1_TX_TCONT_35_DBR_FIELD;
#define NGPON_TX_INT_IER1_TX_TCONT_35_DBR_FIELD_MASK  0x00080000
#define NGPON_TX_INT_IER1_TX_TCONT_35_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER1_TX_TCONT_35_DBR_FIELD_SHIFT 19

extern const ru_field_rec NGPON_TX_INT_IER1_TX_TCONT_36_DBR_FIELD;
#define NGPON_TX_INT_IER1_TX_TCONT_36_DBR_FIELD_MASK  0x00100000
#define NGPON_TX_INT_IER1_TX_TCONT_36_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER1_TX_TCONT_36_DBR_FIELD_SHIFT 20

extern const ru_field_rec NGPON_TX_INT_IER1_TX_TCONT_37_DBR_FIELD;
#define NGPON_TX_INT_IER1_TX_TCONT_37_DBR_FIELD_MASK  0x00200000
#define NGPON_TX_INT_IER1_TX_TCONT_37_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER1_TX_TCONT_37_DBR_FIELD_SHIFT 21

extern const ru_field_rec NGPON_TX_INT_IER1_TX_TCONT_38_DBR_FIELD;
#define NGPON_TX_INT_IER1_TX_TCONT_38_DBR_FIELD_MASK  0x00400000
#define NGPON_TX_INT_IER1_TX_TCONT_38_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER1_TX_TCONT_38_DBR_FIELD_SHIFT 22

extern const ru_field_rec NGPON_TX_INT_IER1_TX_TCONT_39_DBR_FIELD;
#define NGPON_TX_INT_IER1_TX_TCONT_39_DBR_FIELD_MASK  0x00800000
#define NGPON_TX_INT_IER1_TX_TCONT_39_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_IER1_TX_TCONT_39_DBR_FIELD_SHIFT 23

extern const ru_field_rec NGPON_TX_INT_IER1_RESERVED2_FIELD;
#define NGPON_TX_INT_IER1_RESERVED2_FIELD_MASK  0xff000000
#define NGPON_TX_INT_IER1_RESERVED2_FIELD_WIDTH 8
#define NGPON_TX_INT_IER1_RESERVED2_FIELD_SHIFT 24

extern const ru_field_rec NGPON_TX_INT_ITR1_TX_PLM_0_FIELD;
#define NGPON_TX_INT_ITR1_TX_PLM_0_FIELD_MASK  0x00000001
#define NGPON_TX_INT_ITR1_TX_PLM_0_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR1_TX_PLM_0_FIELD_SHIFT 0

extern const ru_field_rec NGPON_TX_INT_ITR1_TX_PLM_1_FIELD;
#define NGPON_TX_INT_ITR1_TX_PLM_1_FIELD_MASK  0x00000002
#define NGPON_TX_INT_ITR1_TX_PLM_1_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR1_TX_PLM_1_FIELD_SHIFT 1

extern const ru_field_rec NGPON_TX_INT_ITR1_TX_PLM_2_FIELD;
#define NGPON_TX_INT_ITR1_TX_PLM_2_FIELD_MASK  0x00000004
#define NGPON_TX_INT_ITR1_TX_PLM_2_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR1_TX_PLM_2_FIELD_SHIFT 2

extern const ru_field_rec NGPON_TX_INT_ITR1_RESERVED0_FIELD;
#define NGPON_TX_INT_ITR1_RESERVED0_FIELD_MASK  0x000000f8
#define NGPON_TX_INT_ITR1_RESERVED0_FIELD_WIDTH 5
#define NGPON_TX_INT_ITR1_RESERVED0_FIELD_SHIFT 3

extern const ru_field_rec NGPON_TX_INT_ITR1_FE_DATA_OVERUN_FIELD;
#define NGPON_TX_INT_ITR1_FE_DATA_OVERUN_FIELD_MASK  0x00000100
#define NGPON_TX_INT_ITR1_FE_DATA_OVERUN_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR1_FE_DATA_OVERUN_FIELD_SHIFT 8

extern const ru_field_rec NGPON_TX_INT_ITR1_PD_UNDERUN_FIELD;
#define NGPON_TX_INT_ITR1_PD_UNDERUN_FIELD_MASK  0x00000200
#define NGPON_TX_INT_ITR1_PD_UNDERUN_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR1_PD_UNDERUN_FIELD_SHIFT 9

extern const ru_field_rec NGPON_TX_INT_ITR1_PD_OVERUN_FIELD;
#define NGPON_TX_INT_ITR1_PD_OVERUN_FIELD_MASK  0x00000400
#define NGPON_TX_INT_ITR1_PD_OVERUN_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR1_PD_OVERUN_FIELD_SHIFT 10

extern const ru_field_rec NGPON_TX_INT_ITR1_AF_ERR_FIELD;
#define NGPON_TX_INT_ITR1_AF_ERR_FIELD_MASK  0x00000800
#define NGPON_TX_INT_ITR1_AF_ERR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR1_AF_ERR_FIELD_SHIFT 11

extern const ru_field_rec NGPON_TX_INT_ITR1_ROG_DIF_FIELD;
#define NGPON_TX_INT_ITR1_ROG_DIF_FIELD_MASK  0x00001000
#define NGPON_TX_INT_ITR1_ROG_DIF_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR1_ROG_DIF_FIELD_SHIFT 12

extern const ru_field_rec NGPON_TX_INT_ITR1_ROG_LEN_FIELD;
#define NGPON_TX_INT_ITR1_ROG_LEN_FIELD_MASK  0x00002000
#define NGPON_TX_INT_ITR1_ROG_LEN_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR1_ROG_LEN_FIELD_SHIFT 13

extern const ru_field_rec NGPON_TX_INT_ITR1_RESERVED1_FIELD;
#define NGPON_TX_INT_ITR1_RESERVED1_FIELD_MASK  0x0000c000
#define NGPON_TX_INT_ITR1_RESERVED1_FIELD_WIDTH 2
#define NGPON_TX_INT_ITR1_RESERVED1_FIELD_SHIFT 14

extern const ru_field_rec NGPON_TX_INT_ITR1_TX_TCONT_32_DBR_FIELD;
#define NGPON_TX_INT_ITR1_TX_TCONT_32_DBR_FIELD_MASK  0x00010000
#define NGPON_TX_INT_ITR1_TX_TCONT_32_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR1_TX_TCONT_32_DBR_FIELD_SHIFT 16

extern const ru_field_rec NGPON_TX_INT_ITR1_TX_TCONT_33_DBR_FIELD;
#define NGPON_TX_INT_ITR1_TX_TCONT_33_DBR_FIELD_MASK  0x00020000
#define NGPON_TX_INT_ITR1_TX_TCONT_33_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR1_TX_TCONT_33_DBR_FIELD_SHIFT 17

extern const ru_field_rec NGPON_TX_INT_ITR1_TX_TCONT_34_DBR_FIELD;
#define NGPON_TX_INT_ITR1_TX_TCONT_34_DBR_FIELD_MASK  0x00040000
#define NGPON_TX_INT_ITR1_TX_TCONT_34_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR1_TX_TCONT_34_DBR_FIELD_SHIFT 18

extern const ru_field_rec NGPON_TX_INT_ITR1_TX_TCONT_35_DBR_FIELD;
#define NGPON_TX_INT_ITR1_TX_TCONT_35_DBR_FIELD_MASK  0x00080000
#define NGPON_TX_INT_ITR1_TX_TCONT_35_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR1_TX_TCONT_35_DBR_FIELD_SHIFT 19

extern const ru_field_rec NGPON_TX_INT_ITR1_TX_TCONT_36_DBR_FIELD;
#define NGPON_TX_INT_ITR1_TX_TCONT_36_DBR_FIELD_MASK  0x00100000
#define NGPON_TX_INT_ITR1_TX_TCONT_36_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR1_TX_TCONT_36_DBR_FIELD_SHIFT 20

extern const ru_field_rec NGPON_TX_INT_ITR1_TX_TCONT_37_DBR_FIELD;
#define NGPON_TX_INT_ITR1_TX_TCONT_37_DBR_FIELD_MASK  0x00200000
#define NGPON_TX_INT_ITR1_TX_TCONT_37_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR1_TX_TCONT_37_DBR_FIELD_SHIFT 21

extern const ru_field_rec NGPON_TX_INT_ITR1_TX_TCONT_38_DBR_FIELD;
#define NGPON_TX_INT_ITR1_TX_TCONT_38_DBR_FIELD_MASK  0x00400000
#define NGPON_TX_INT_ITR1_TX_TCONT_38_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR1_TX_TCONT_38_DBR_FIELD_SHIFT 22

extern const ru_field_rec NGPON_TX_INT_ITR1_TX_TCONT_39_DBR_FIELD;
#define NGPON_TX_INT_ITR1_TX_TCONT_39_DBR_FIELD_MASK  0x00800000
#define NGPON_TX_INT_ITR1_TX_TCONT_39_DBR_FIELD_WIDTH 1
#define NGPON_TX_INT_ITR1_TX_TCONT_39_DBR_FIELD_SHIFT 23

extern const ru_field_rec NGPON_TX_INT_ITR1_RESERVED2_FIELD;
#define NGPON_TX_INT_ITR1_RESERVED2_FIELD_MASK  0xff000000
#define NGPON_TX_INT_ITR1_RESERVED2_FIELD_WIDTH 8
#define NGPON_TX_INT_ITR1_RESERVED2_FIELD_SHIFT 24




/******************************************************************************
 * BCM6858_B0 Registers
 ******************************************************************************/
extern const ru_reg_rec NGPON_RX_GEN_RCVRSTAT_REG;
#define NGPON_RX_GEN_RCVRSTAT_REG_OFFSET 0x00000000

extern const ru_reg_rec NGPON_RX_GEN_RCVRCFG_REG;
#define NGPON_RX_GEN_RCVRCFG_REG_OFFSET 0x00000004

extern const ru_reg_rec NGPON_RX_GEN_SYNC_CFG_REG;
#define NGPON_RX_GEN_SYNC_CFG_REG_OFFSET 0x00000008

extern const ru_reg_rec NGPON_RX_GEN_SYNC_STAT_REG;
#define NGPON_RX_GEN_SYNC_STAT_REG_OFFSET 0x0000000c

extern const ru_reg_rec NGPON_RX_GEN_SYNC_PSYNC_VALUE_MS_REG;
#define NGPON_RX_GEN_SYNC_PSYNC_VALUE_MS_REG_OFFSET 0x00000010

extern const ru_reg_rec NGPON_RX_GEN_SYNC_PSYNC_VALUE_LS_REG;
#define NGPON_RX_GEN_SYNC_PSYNC_VALUE_LS_REG_OFFSET 0x00000014

extern const ru_reg_rec NGPON_RX_GEN_SYNC_FRAME_LENGTH_REG;
#define NGPON_RX_GEN_SYNC_FRAME_LENGTH_REG_OFFSET 0x00000018

extern const ru_reg_rec NGPON_RX_GEN_RANDOM_SEED_REG;
#define NGPON_RX_GEN_RANDOM_SEED_REG_OFFSET 0x0000001c

extern const ru_reg_rec NGPON_RX_GEN_SYNC_PONID_MS_REG;
#define NGPON_RX_GEN_SYNC_PONID_MS_REG_OFFSET 0x00000020

extern const ru_reg_rec NGPON_RX_GEN_SYNC_PONID_LS_REG;
#define NGPON_RX_GEN_SYNC_PONID_LS_REG_OFFSET 0x00000024

extern const ru_reg_rec NGPON_RX_GEN_SYNC_SFC_REG;
#define NGPON_RX_GEN_SYNC_SFC_REG_OFFSET 0x00000028

extern const ru_reg_rec NGPON_RX_GEN_SYNC_SFC_LS_REG;
#define NGPON_RX_GEN_SYNC_SFC_LS_REG_OFFSET 0x0000002c

extern const ru_reg_rec NGPON_RX_GEN_SYNC_SFC_IND_REG;
#define NGPON_RX_GEN_SYNC_SFC_IND_REG_OFFSET 0x00000030

extern const ru_reg_rec NGPON_RX_GEN_SYNC_SFC_IND_LS_REG;
#define NGPON_RX_GEN_SYNC_SFC_IND_LS_REG_OFFSET 0x00000034

extern const ru_reg_rec NGPON_RX_GEN_VERSION_REG;
#define NGPON_RX_GEN_VERSION_REG_OFFSET 0x0000007c

extern const ru_reg_rec NGPON_RX_INT_ISR_REG;
#define NGPON_RX_INT_ISR_REG_OFFSET 0x00000000

extern const ru_reg_rec NGPON_RX_INT_ISM_REG;
#define NGPON_RX_INT_ISM_REG_OFFSET 0x00000004

extern const ru_reg_rec NGPON_RX_INT_IER_REG;
#define NGPON_RX_INT_IER_REG_OFFSET 0x00000008

extern const ru_reg_rec NGPON_RX_INT_ITR_REG;
#define NGPON_RX_INT_ITR_REG_OFFSET 0x0000000c

extern const ru_reg_rec NGPON_RX_PLOAM_TRFC_REG;
#define NGPON_RX_PLOAM_TRFC_REG_OFFSET 0x00000000

#define NGPON_RX_PLOAM_TRFC_REG_RAM_CNT 0x00000001

extern const ru_reg_rec NGPON_RX_PLOAM_BCST_REG;
#define NGPON_RX_PLOAM_BCST_REG_OFFSET 0x00000008

extern const ru_reg_rec NGPON_RX_PLOAM_GENCFG_REG;
#define NGPON_RX_PLOAM_GENCFG_REG_OFFSET 0x0000000c

extern const ru_reg_rec NGPON_RX_PLP2_BCST_REG;
#define NGPON_RX_PLP2_BCST_REG_OFFSET 0x00000000

#define NGPON_RX_PLP2_BCST_REG_RAM_CNT 0x00000001

extern const ru_reg_rec NGPON_RX_TOD_CFG_REG;
#define NGPON_RX_TOD_CFG_REG_OFFSET 0x00000000

extern const ru_reg_rec NGPON_RX_TOD_CONG_THR_REG;
#define NGPON_RX_TOD_CONG_THR_REG_OFFSET 0x00000010

extern const ru_reg_rec NGPON_RX_TOD_UPDATE_TIME_LS_REG;
#define NGPON_RX_TOD_UPDATE_TIME_LS_REG_OFFSET 0x00000020

extern const ru_reg_rec NGPON_RX_TOD_UPDATE_TIME_MS_REG;
#define NGPON_RX_TOD_UPDATE_TIME_MS_REG_OFFSET 0x00000024

extern const ru_reg_rec NGPON_RX_TOD_UPDATE_VAL_REG;
#define NGPON_RX_TOD_UPDATE_VAL_REG_OFFSET 0x00000028

#define NGPON_RX_TOD_UPDATE_VAL_REG_RAM_CNT 0x00000001

extern const ru_reg_rec NGPON_RX_TOD_UPDATE_ARM_REG;
#define NGPON_RX_TOD_UPDATE_ARM_REG_OFFSET 0x00000030

extern const ru_reg_rec NGPON_RX_TOD_NANO_IN_SECS_REG;
#define NGPON_RX_TOD_NANO_IN_SECS_REG_OFFSET 0x00000034

extern const ru_reg_rec NGPON_RX_TOD_OPPS_REG;
#define NGPON_RX_TOD_OPPS_REG_OFFSET 0x00000038

extern const ru_reg_rec NGPON_RX_TOD_NANOS_PER_CYCLE_REG;
#define NGPON_RX_TOD_NANOS_PER_CYCLE_REG_OFFSET 0x0000003c

extern const ru_reg_rec NGPON_RX_TOD_PARTIAL_NS_INC_REG;
#define NGPON_RX_TOD_PARTIAL_NS_INC_REG_OFFSET 0x00000040

extern const ru_reg_rec NGPON_RX_TOD_PARTIAL_NS_IN_NANO_REG;
#define NGPON_RX_TOD_PARTIAL_NS_IN_NANO_REG_OFFSET 0x00000044

extern const ru_reg_rec NGPON_RX_TOD_TS_UP_VAL_REG;
#define NGPON_RX_TOD_TS_UP_VAL_REG_OFFSET 0x00000048

#define NGPON_RX_TOD_TS_UP_VAL_REG_RAM_CNT 0x00000001

extern const ru_reg_rec NGPON_RX_TOD_TOD_RD_VAL_REG;
#define NGPON_RX_TOD_TOD_RD_VAL_REG_OFFSET 0x00000050

#define NGPON_RX_TOD_TOD_RD_VAL_REG_RAM_CNT 0x00000001

extern const ru_reg_rec NGPON_RX_TOD_TS_RD_VAL_REG;
#define NGPON_RX_TOD_TS_RD_VAL_REG_OFFSET 0x00000058

#define NGPON_RX_TOD_TS_RD_VAL_REG_RAM_CNT 0x00000001

extern const ru_reg_rec NGPON_RX_BWMAP_TRFC_ALLOCID_REG;
#define NGPON_RX_BWMAP_TRFC_ALLOCID_REG_OFFSET 0x00000000

#define NGPON_RX_BWMAP_TRFC_ALLOCID_REG_RAM_CNT 0x00000027

extern const ru_reg_rec NGPON_RX_BWMAP_RNGNG_ALLOCID_REG;
#define NGPON_RX_BWMAP_RNGNG_ALLOCID_REG_OFFSET 0x000000a0

#define NGPON_RX_BWMAP_RNGNG_ALLOCID_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_RX_BWMAP_TRFC_ALLOCID_EN1_REG;
#define NGPON_RX_BWMAP_TRFC_ALLOCID_EN1_REG_OFFSET 0x000000b0

extern const ru_reg_rec NGPON_RX_BWMAP_TRFC_ALLOCID_EN2_REG;
#define NGPON_RX_BWMAP_TRFC_ALLOCID_EN2_REG_OFFSET 0x000000b4

extern const ru_reg_rec NGPON_RX_BWMAP_RNGNG_ALLOCID_EN_REG;
#define NGPON_RX_BWMAP_RNGNG_ALLOCID_EN_REG_OFFSET 0x000000b8

extern const ru_reg_rec NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_REG;
#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_REG_OFFSET 0x000000c0

#define NGPON_RX_BWMAP_TRFC_TCNT_ASSOC_REG_RAM_CNT 0x00000009

extern const ru_reg_rec NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_REG;
#define NGPON_RX_BWMAP_RNGNG_TCNT_ASSOC_REG_OFFSET 0x000000e8

extern const ru_reg_rec NGPON_RX_BWMAP_BWCNT_ASSOC_REG;
#define NGPON_RX_BWMAP_BWCNT_ASSOC_REG_OFFSET 0x000000ec

extern const ru_reg_rec NGPON_RX_ASSIGN_FLOW_REG;
#define NGPON_RX_ASSIGN_FLOW_REG_OFFSET 0x00000000

#define NGPON_RX_ASSIGN_FLOW_REG_RAM_CNT 0x000000ff

extern const ru_reg_rec NGPON_RX_ASSIGN_LAST_FLOW_REG;
#define NGPON_RX_ASSIGN_LAST_FLOW_REG_OFFSET 0x00000400

extern const ru_reg_rec NGPON_RX_ENC_KEY_VALID_REG;
#define NGPON_RX_ENC_KEY_VALID_REG_OFFSET 0x00000000

extern const ru_reg_rec NGPON_RX_ENC_PLOAM_LOAD_REG;
#define NGPON_RX_ENC_PLOAM_LOAD_REG_OFFSET 0x00000004

extern const ru_reg_rec NGPON_RX_ENC_KEY1_ONU1_REG;
#define NGPON_RX_ENC_KEY1_ONU1_REG_OFFSET 0x00000010

#define NGPON_RX_ENC_KEY1_ONU1_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_RX_ENC_KEY2_ONU1_REG;
#define NGPON_RX_ENC_KEY2_ONU1_REG_OFFSET 0x00000020

#define NGPON_RX_ENC_KEY2_ONU1_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_RX_ENC_KEY1_ONU2_REG;
#define NGPON_RX_ENC_KEY1_ONU2_REG_OFFSET 0x00000030

#define NGPON_RX_ENC_KEY1_ONU2_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_RX_ENC_KEY2_ONU2_REG;
#define NGPON_RX_ENC_KEY2_ONU2_REG_OFFSET 0x00000040

#define NGPON_RX_ENC_KEY2_ONU2_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_RX_ENC_PLOAMIK_ONU1_REG;
#define NGPON_RX_ENC_PLOAMIK_ONU1_REG_OFFSET 0x00000050

#define NGPON_RX_ENC_PLOAMIK_ONU1_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_RX_ENC_PLOAMIK_ONU2_REG;
#define NGPON_RX_ENC_PLOAMIK_ONU2_REG_OFFSET 0x00000060

#define NGPON_RX_ENC_PLOAMIK_ONU2_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_RX_ENC_PLOAMIK_BCST_REG;
#define NGPON_RX_ENC_PLOAMIK_BCST_REG_OFFSET 0x00000070

#define NGPON_RX_ENC_PLOAMIK_BCST_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_RX_ENC_CMACK2_ONU1_0_REG;
#define NGPON_RX_ENC_CMACK2_ONU1_0_REG_OFFSET 0x00000080

extern const ru_reg_rec NGPON_RX_ENC_CMACK2_ONU1_1_REG;
#define NGPON_RX_ENC_CMACK2_ONU1_1_REG_OFFSET 0x00000084

extern const ru_reg_rec NGPON_RX_ENC_CMACK2_ONU1_2_REG;
#define NGPON_RX_ENC_CMACK2_ONU1_2_REG_OFFSET 0x00000088

extern const ru_reg_rec NGPON_RX_ENC_CMACK2_ONU1_3_REG;
#define NGPON_RX_ENC_CMACK2_ONU1_3_REG_OFFSET 0x0000008c

extern const ru_reg_rec NGPON_RX_ENC_CMACK2_ONU2_0_REG;
#define NGPON_RX_ENC_CMACK2_ONU2_0_REG_OFFSET 0x00000090

extern const ru_reg_rec NGPON_RX_ENC_CMACK2_ONU2_1_REG;
#define NGPON_RX_ENC_CMACK2_ONU2_1_REG_OFFSET 0x00000094

extern const ru_reg_rec NGPON_RX_ENC_CMACK2_ONU2_2_REG;
#define NGPON_RX_ENC_CMACK2_ONU2_2_REG_OFFSET 0x00000098

extern const ru_reg_rec NGPON_RX_ENC_CMACK2_ONU2_3_REG;
#define NGPON_RX_ENC_CMACK2_ONU2_3_REG_OFFSET 0x0000009c

extern const ru_reg_rec NGPON_RX_ENC_CMACK2_BCST_0_REG;
#define NGPON_RX_ENC_CMACK2_BCST_0_REG_OFFSET 0x000000a0

extern const ru_reg_rec NGPON_RX_ENC_CMACK2_BCST_1_REG;
#define NGPON_RX_ENC_CMACK2_BCST_1_REG_OFFSET 0x000000a4

extern const ru_reg_rec NGPON_RX_ENC_CMACK2_BCST_2_REG;
#define NGPON_RX_ENC_CMACK2_BCST_2_REG_OFFSET 0x000000a8

extern const ru_reg_rec NGPON_RX_ENC_CMACK2_BCST_3_REG;
#define NGPON_RX_ENC_CMACK2_BCST_3_REG_OFFSET 0x000000ac

extern const ru_reg_rec NGPON_RX_ENC_KEY1_MCST_REG;
#define NGPON_RX_ENC_KEY1_MCST_REG_OFFSET 0x000000b0

#define NGPON_RX_ENC_KEY1_MCST_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_RX_ENC_KEY2_MCST_REG;
#define NGPON_RX_ENC_KEY2_MCST_REG_OFFSET 0x000000c0

#define NGPON_RX_ENC_KEY2_MCST_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_RX_ENC_PLOAMIK_LOOKUP_REG;
#define NGPON_RX_ENC_PLOAMIK_LOOKUP_REG_OFFSET 0x00000150

#define NGPON_RX_ENC_PLOAMIK_LOOKUP_REG_RAM_CNT 0x0000000b

extern const ru_reg_rec NGPON_RX_ENC_CMACK2_LOOKUP_REG;
#define NGPON_RX_ENC_CMACK2_LOOKUP_REG_OFFSET 0x00000180

#define NGPON_RX_ENC_CMACK2_LOOKUP_REG_RAM_CNT 0x0000000b

extern const ru_reg_rec NGPON_RX_BWMAP2_TRFC_ALLOCID_REG;
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_REG_OFFSET 0x00000000

#define NGPON_RX_BWMAP2_TRFC_ALLOCID_REG_RAM_CNT 0x00000077

extern const ru_reg_rec NGPON_RX_BWMAP2_TRFC_ALLOCID_EN3_REG;
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN3_REG_OFFSET 0x00000200

extern const ru_reg_rec NGPON_RX_BWMAP2_TRFC_ALLOCID_EN4_REG;
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN4_REG_OFFSET 0x00000204

extern const ru_reg_rec NGPON_RX_BWMAP2_TRFC_ALLOCID_EN5_REG;
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN5_REG_OFFSET 0x00000208

extern const ru_reg_rec NGPON_RX_BWMAP2_TRFC_ALLOCID_EN6_REG;
#define NGPON_RX_BWMAP2_TRFC_ALLOCID_EN6_REG_OFFSET 0x0000020c

extern const ru_reg_rec NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_REG;
#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_REG_OFFSET 0x00000210

#define NGPON_RX_BWMAP2_ALLOCID_INT_ASSOC_REG_RAM_CNT 0x00000009

extern const ru_reg_rec NGPON_RX_BWMAP2_ALLOCID_INT_EN1_REG;
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN1_REG_OFFSET 0x00000240

extern const ru_reg_rec NGPON_RX_BWMAP2_ALLOCID_INT_EN2_REG;
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN2_REG_OFFSET 0x00000244

extern const ru_reg_rec NGPON_RX_BWMAP2_ALLOCID_INT_EN3_REG;
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN3_REG_OFFSET 0x00000248

extern const ru_reg_rec NGPON_RX_BWMAP2_ALLOCID_INT_EN4_REG;
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN4_REG_OFFSET 0x0000024c

extern const ru_reg_rec NGPON_RX_BWMAP2_ALLOCID_INT_EN5_REG;
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN5_REG_OFFSET 0x00000250

extern const ru_reg_rec NGPON_RX_BWMAP2_ALLOCID_INT_EN6_REG;
#define NGPON_RX_BWMAP2_ALLOCID_INT_EN6_REG_OFFSET 0x00000254

extern const ru_reg_rec NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_REG;
#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_REG_OFFSET 0x00000260

#define NGPON_RX_BWMAP2_TRFC_TCNT_ASSOC_REG_RAM_CNT 0x0000001d

extern const ru_reg_rec NGPON_RX_PROPRIETARY_SYNC_CFG_REG;
#define NGPON_RX_PROPRIETARY_SYNC_CFG_REG_OFFSET 0x00000000

extern const ru_reg_rec NGPON_RX_PROPRIETARY_FEC_FORCE_REG;
#define NGPON_RX_PROPRIETARY_FEC_FORCE_REG_OFFSET 0x00000004

extern const ru_reg_rec NGPON_RX_PROPRIETARY_ACCESS_REG;
#define NGPON_RX_PROPRIETARY_ACCESS_REG_OFFSET 0x00000008

extern const ru_reg_rec NGPON_RX_PROPRIETARY_DBG_VECT_REG;
#define NGPON_RX_PROPRIETARY_DBG_VECT_REG_OFFSET 0x0000000c

extern const ru_reg_rec NGPON_RX_PROPRIETARY_DBG_GENSTAT_REG;
#define NGPON_RX_PROPRIETARY_DBG_GENSTAT_REG_OFFSET 0x00000010

extern const ru_reg_rec NGPON_RX_PROPRIETARY_PLP_CFG_REG;
#define NGPON_RX_PROPRIETARY_PLP_CFG_REG_OFFSET 0x00000014

extern const ru_reg_rec NGPON_RX_PROPRIETARY_PM_BIP_ERR_REG;
#define NGPON_RX_PROPRIETARY_PM_BIP_ERR_REG_OFFSET 0x00000018

extern const ru_reg_rec NGPON_RX_PROPRIETARY_CHICKEN_REG;
#define NGPON_RX_PROPRIETARY_CHICKEN_REG_OFFSET 0x0000001c

extern const ru_reg_rec NGPON_RX_PROPRIETARY_PONID_MASK_MSB_REG;
#define NGPON_RX_PROPRIETARY_PONID_MASK_MSB_REG_OFFSET 0x00000020

extern const ru_reg_rec NGPON_RX_PROPRIETARY_PONID_MASK_LSB_REG;
#define NGPON_RX_PROPRIETARY_PONID_MASK_LSB_REG_OFFSET 0x00000024

extern const ru_reg_rec NGPON_RX_PROPRIETARY_IDLE_PORTID_REG;
#define NGPON_RX_PROPRIETARY_IDLE_PORTID_REG_OFFSET 0x00000028

extern const ru_reg_rec NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_REG;
#define NGPON_RX_PROPRIETARY_NGPON2_FEC_PARAMS_REG_OFFSET 0x0000002c

extern const ru_reg_rec NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS_REG;
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS_REG_OFFSET 0x00000030

extern const ru_reg_rec NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_REG;
#define NGPON_RX_PROPRIETARY_AMCC_GRANT_PARAMS2_REG_OFFSET 0x00000034

extern const ru_reg_rec NGPON_RX_PROPRIETARY_K_TABLE1_REG;
#define NGPON_RX_PROPRIETARY_K_TABLE1_REG_OFFSET 0x00000038

extern const ru_reg_rec NGPON_RX_PROPRIETARY_K_TABLE2_REG;
#define NGPON_RX_PROPRIETARY_K_TABLE2_REG_OFFSET 0x0000003c

extern const ru_reg_rec NGPON_RX_PROPRIETARY_UNEXPECTED_K_REG;
#define NGPON_RX_PROPRIETARY_UNEXPECTED_K_REG_OFFSET 0x00000040

extern const ru_reg_rec NGPON_RX_PROPRIETARY_PLOAM_USE_DEFAULT_KEY_REG;
#define NGPON_RX_PROPRIETARY_PLOAM_USE_DEFAULT_KEY_REG_OFFSET 0x00000044

extern const ru_reg_rec NGPON_RX_PROPRIETARY_TOD_MAX_DIFF_SECS_REG;
#define NGPON_RX_PROPRIETARY_TOD_MAX_DIFF_SECS_REG_OFFSET 0x00000048

extern const ru_reg_rec NGPON_RX_PM_SYNC_LOF_REG;
#define NGPON_RX_PM_SYNC_LOF_REG_OFFSET 0x00000000

extern const ru_reg_rec NGPON_RX_PM_BWMAP_HEC_ERR_REG;
#define NGPON_RX_PM_BWMAP_HEC_ERR_REG_OFFSET 0x00000004

extern const ru_reg_rec NGPON_RX_PM_BWMAP_INVALID_BURST_SERIES_REG;
#define NGPON_RX_PM_BWMAP_INVALID_BURST_SERIES_REG_OFFSET 0x00000008

extern const ru_reg_rec NGPON_RX_PM_HLEND_HEC_ERR_REG;
#define NGPON_RX_PM_HLEND_HEC_ERR_REG_OFFSET 0x0000000c

extern const ru_reg_rec NGPON_RX_PM_DEL_LCDG_REG;
#define NGPON_RX_PM_DEL_LCDG_REG_OFFSET 0x00000010

extern const ru_reg_rec NGPON_RX_PM_SYNC_PONID_HEC_ERR_REG;
#define NGPON_RX_PM_SYNC_PONID_HEC_ERR_REG_OFFSET 0x00000014

extern const ru_reg_rec NGPON_RX_PM_DEL_PASS_PKT_REG;
#define NGPON_RX_PM_DEL_PASS_PKT_REG_OFFSET 0x0000001c

extern const ru_reg_rec NGPON_RX_PM_BWMAP_CORRECT_REG;
#define NGPON_RX_PM_BWMAP_CORRECT_REG_OFFSET 0x00000020

extern const ru_reg_rec NGPON_RX_PM_BWMAP_BURSTS_REG;
#define NGPON_RX_PM_BWMAP_BURSTS_REG_OFFSET 0x00000024

extern const ru_reg_rec NGPON_RX_PM_XHP_PASS_PKT_REG;
#define NGPON_RX_PM_XHP_PASS_PKT_REG_OFFSET 0x00000028

extern const ru_reg_rec NGPON_RX_PM_DEC_CANT_ALLOCATE_REG;
#define NGPON_RX_PM_DEC_CANT_ALLOCATE_REG_OFFSET 0x0000002c

extern const ru_reg_rec NGPON_RX_PM_DEC_INVALID_KEY_IDX_REG;
#define NGPON_RX_PM_DEC_INVALID_KEY_IDX_REG_OFFSET 0x00000030

extern const ru_reg_rec NGPON_RX_PM_PLP_VALID_ONUID_REG;
#define NGPON_RX_PM_PLP_VALID_ONUID_REG_OFFSET 0x00000034

#define NGPON_RX_PM_PLP_VALID_ONUID_REG_RAM_CNT 0x00000001

extern const ru_reg_rec NGPON_RX_PM_PLP_VALID_BCST_REG;
#define NGPON_RX_PM_PLP_VALID_BCST_REG_OFFSET 0x0000003c

extern const ru_reg_rec NGPON_RX_PM_PLP_MIC_ERR_REG;
#define NGPON_RX_PM_PLP_MIC_ERR_REG_OFFSET 0x00000040

extern const ru_reg_rec NGPON_RX_PM_BWMAP_HEC_FIX_REG;
#define NGPON_RX_PM_BWMAP_HEC_FIX_REG_OFFSET 0x00000044

extern const ru_reg_rec NGPON_RX_PM_HLEND_HEC_FIX_REG;
#define NGPON_RX_PM_HLEND_HEC_FIX_REG_OFFSET 0x00000048

extern const ru_reg_rec NGPON_RX_PM_XHP_HEC_FIX_REG;
#define NGPON_RX_PM_XHP_HEC_FIX_REG_OFFSET 0x0000004c

extern const ru_reg_rec NGPON_RX_PM_SYNC_SFC_HEC_FIX_REG;
#define NGPON_RX_PM_SYNC_SFC_HEC_FIX_REG_OFFSET 0x00000050

extern const ru_reg_rec NGPON_RX_PM_SYNC_PONID_HEC_FIX_REG;
#define NGPON_RX_PM_SYNC_PONID_HEC_FIX_REG_OFFSET 0x00000054

extern const ru_reg_rec NGPON_RX_PM_XGEM_OVERRUN_REG;
#define NGPON_RX_PM_XGEM_OVERRUN_REG_OFFSET 0x00000058

extern const ru_reg_rec NGPON_RX_PM_BWMAP_DISCARD_DIS_TX_REG;
#define NGPON_RX_PM_BWMAP_DISCARD_DIS_TX_REG_OFFSET 0x0000005c

extern const ru_reg_rec NGPON_RX_PM_FEC_BIT_ERR_REG;
#define NGPON_RX_PM_FEC_BIT_ERR_REG_OFFSET 0x00000060

extern const ru_reg_rec NGPON_RX_PM_FEC_SYM_ERR_REG;
#define NGPON_RX_PM_FEC_SYM_ERR_REG_OFFSET 0x00000064

extern const ru_reg_rec NGPON_RX_PM_FEC_CW_ERR_REG;
#define NGPON_RX_PM_FEC_CW_ERR_REG_OFFSET 0x00000068

extern const ru_reg_rec NGPON_RX_PM_FEC_UC_CW_REG;
#define NGPON_RX_PM_FEC_UC_CW_REG_OFFSET 0x0000006c

extern const ru_reg_rec NGPON_RX_PM_BWMAP_NUM_ALLOC_TCONT_REG;
#define NGPON_RX_PM_BWMAP_NUM_ALLOC_TCONT_REG_OFFSET 0x00000070

#define NGPON_RX_PM_BWMAP_NUM_ALLOC_TCONT_REG_RAM_CNT 0x0000000b

extern const ru_reg_rec NGPON_RX_PM_BWMAP_TOT_BW_TCONT_REG;
#define NGPON_RX_PM_BWMAP_TOT_BW_TCONT_REG_OFFSET 0x00000100

#define NGPON_RX_PM_BWMAP_TOT_BW_TCONT_REG_RAM_CNT 0x0000000b

extern const ru_reg_rec NGPON_RX_PM_FS_BIP_ERR_REG;
#define NGPON_RX_PM_FS_BIP_ERR_REG_OFFSET 0x00000200

extern const ru_reg_rec NGPON_RX_PM_XHP_XGEM_PER_FLOW_REG;
#define NGPON_RX_PM_XHP_XGEM_PER_FLOW_REG_OFFSET 0x00000400

#define NGPON_RX_PM_XHP_XGEM_PER_FLOW_REG_RAM_CNT 0x000000ff

extern const ru_reg_rec NGPON_RX_PM_XHP_BYTES_PER_FLOW_REG;
#define NGPON_RX_PM_XHP_BYTES_PER_FLOW_REG_OFFSET 0x00000800

#define NGPON_RX_PM_XHP_BYTES_PER_FLOW_REG_RAM_CNT 0x000000ff

extern const ru_reg_rec NGPON_RX_BWRCD_MEM_MEM_MSB_REG;
#define NGPON_RX_BWRCD_MEM_MEM_MSB_REG_OFFSET 0x00000000

#define NGPON_RX_BWRCD_MEM_MEM_MSB_REG_RAM_CNT 0x000001ff

extern const ru_reg_rec NGPON_RX_BWRCD_MEM_MEM_LSB_REG;
#define NGPON_RX_BWRCD_MEM_MEM_LSB_REG_OFFSET 0x00000004

#define NGPON_RX_BWRCD_MEM_MEM_LSB_REG_RAM_CNT 0x000001ff

extern const ru_reg_rec NGPON_RX_RECORDING_TRIG_REG;
#define NGPON_RX_RECORDING_TRIG_REG_OFFSET 0x00000000

extern const ru_reg_rec NGPON_RX_RECORDING_CFG_REG;
#define NGPON_RX_RECORDING_CFG_REG_OFFSET 0x0000001c

extern const ru_reg_rec NGPON_RX_RECORDING_EN_REG;
#define NGPON_RX_RECORDING_EN_REG_OFFSET 0x00000020

extern const ru_reg_rec NGPON_RX_RECORDING_STATUS_REG;
#define NGPON_RX_RECORDING_STATUS_REG_OFFSET 0x00000024

extern const ru_reg_rec NGPON_RX_RECORDING_MEM_DATA_REG;
#define NGPON_RX_RECORDING_MEM_DATA_REG_OFFSET 0x0000102c

#define NGPON_RX_RECORDING_MEM_DATA_REG_RAM_CNT 0x000000ff

extern const ru_reg_rec NGPON_TX_CFG_ONU_TX_EN_REG;
#define NGPON_TX_CFG_ONU_TX_EN_REG_OFFSET 0x00000000

extern const ru_reg_rec NGPON_TX_CFG_FUNC_EN_REG;
#define NGPON_TX_CFG_FUNC_EN_REG_OFFSET 0x00000004

extern const ru_reg_rec NGPON_TX_CFG_DAT_POL_REG;
#define NGPON_TX_CFG_DAT_POL_REG_OFFSET 0x0000000c

extern const ru_reg_rec NGPON_TX_CFG_TX_RNG_DLY_REG;
#define NGPON_TX_CFG_TX_RNG_DLY_REG_OFFSET 0x00000010

extern const ru_reg_rec NGPON_TX_CFG_DV_CFG_REG;
#define NGPON_TX_CFG_DV_CFG_REG_OFFSET 0x00000018

extern const ru_reg_rec NGPON_TX_CFG_DV_SETUP_PAT_REG;
#define NGPON_TX_CFG_DV_SETUP_PAT_REG_OFFSET 0x0000001c

extern const ru_reg_rec NGPON_TX_CFG_DV_HOLD_PAT_REG;
#define NGPON_TX_CFG_DV_HOLD_PAT_REG_OFFSET 0x00000020

extern const ru_reg_rec NGPON_TX_CFG_DAT_PAT_CFG_REG;
#define NGPON_TX_CFG_DAT_PAT_CFG_REG_OFFSET 0x00000024

extern const ru_reg_rec NGPON_TX_CFG_DAT_PAT_REG;
#define NGPON_TX_CFG_DAT_PAT_REG_OFFSET 0x00000028

extern const ru_reg_rec NGPON_TX_CFG_DAT_SETUP_PAT_REG;
#define NGPON_TX_CFG_DAT_SETUP_PAT_REG_OFFSET 0x0000002c

#define NGPON_TX_CFG_DAT_SETUP_PAT_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_CFG_DAT_HOLD_PAT_REG;
#define NGPON_TX_CFG_DAT_HOLD_PAT_REG_OFFSET 0x0000003c

#define NGPON_TX_CFG_DAT_HOLD_PAT_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_CFG_TCONT_TO_ONU_ID_MAP_REG;
#define NGPON_TX_CFG_TCONT_TO_ONU_ID_MAP_REG_OFFSET 0x0000004c

#define NGPON_TX_CFG_TCONT_TO_ONU_ID_MAP_REG_RAM_CNT 0x0000002b

extern const ru_reg_rec NGPON_TX_CFG_TCONT_FLUSH_REG;
#define NGPON_TX_CFG_TCONT_FLUSH_REG_OFFSET 0x000000fc

extern const ru_reg_rec NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_REG;
#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_REG_OFFSET 0x00000100

#define NGPON_TX_CFG_ONU_ID_TO_PLM_MAP_REG_RAM_CNT 0x00000002

extern const ru_reg_rec NGPON_TX_CFG_TX_FIFO_GRP_CFG_REG;
#define NGPON_TX_CFG_TX_FIFO_GRP_CFG_REG_OFFSET 0x0000010c

#define NGPON_TX_CFG_TX_FIFO_GRP_CFG_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_CFG_TX_FIFO_Q_CFG_REG;
#define NGPON_TX_CFG_TX_FIFO_Q_CFG_REG_OFFSET 0x0000011c

#define NGPON_TX_CFG_TX_FIFO_Q_CFG_REG_RAM_CNT 0x00000007

extern const ru_reg_rec NGPON_TX_CFG_PD_Q_CFG_REG;
#define NGPON_TX_CFG_PD_Q_CFG_REG_OFFSET 0x0000013c

#define NGPON_TX_CFG_PD_Q_CFG_REG_RAM_CNT 0x00000007

extern const ru_reg_rec NGPON_TX_CFG_PD_GRP_CFG_REG;
#define NGPON_TX_CFG_PD_GRP_CFG_REG_OFFSET 0x0000015c

#define NGPON_TX_CFG_PD_GRP_CFG_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_CFG_DBR_CFG_REG;
#define NGPON_TX_CFG_DBR_CFG_REG_OFFSET 0x0000016c

extern const ru_reg_rec NGPON_TX_CFG_DBR_REG;
#define NGPON_TX_CFG_DBR_REG_OFFSET 0x00000170

#define NGPON_TX_CFG_DBR_REG_RAM_CNT 0x00000027

extern const ru_reg_rec NGPON_TX_CFG_XGEM_PYLD_MIN_LEN_REG;
#define NGPON_TX_CFG_XGEM_PYLD_MIN_LEN_REG_OFFSET 0x00000210

extern const ru_reg_rec NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_REG;
#define NGPON_TX_CFG_TCONT_TO_CNT_GRP_MAP_REG_OFFSET 0x00000214

extern const ru_reg_rec NGPON_TX_CFG_PLM_CFG_REG;
#define NGPON_TX_CFG_PLM_CFG_REG_OFFSET 0x00000218

#define NGPON_TX_CFG_PLM_CFG_REG_RAM_CNT 0x00000002

extern const ru_reg_rec NGPON_TX_CFG_ROGUE_ONU_CTRL_REG;
#define NGPON_TX_CFG_ROGUE_ONU_CTRL_REG_OFFSET 0x00000340

extern const ru_reg_rec NGPON_TX_CFG_ROGUE_LEVEL_TIME_REG;
#define NGPON_TX_CFG_ROGUE_LEVEL_TIME_REG_OFFSET 0x00000344

extern const ru_reg_rec NGPON_TX_CFG_ROGUE_DIFF_TIME_REG;
#define NGPON_TX_CFG_ROGUE_DIFF_TIME_REG_OFFSET 0x00000348

extern const ru_reg_rec NGPON_TX_CFG_LPB_Q_NUM_REG;
#define NGPON_TX_CFG_LPB_Q_NUM_REG_OFFSET 0x00000354

extern const ru_reg_rec NGPON_TX_CFG_XGEM_HDR_OPT_REG;
#define NGPON_TX_CFG_XGEM_HDR_OPT_REG_OFFSET 0x0000035c

extern const ru_reg_rec NGPON_TX_CFG_PLM_0_STAT_REG;
#define NGPON_TX_CFG_PLM_0_STAT_REG_OFFSET 0x00000360

extern const ru_reg_rec NGPON_TX_CFG_LINE_RATE_REG;
#define NGPON_TX_CFG_LINE_RATE_REG_OFFSET 0x00000370

extern const ru_reg_rec NGPON_TX_CFG_START_OFFSET_REG;
#define NGPON_TX_CFG_START_OFFSET_REG_OFFSET 0x00000374

extern const ru_reg_rec NGPON_TX_CFG_FRAME_LENGTH_MINUS_1_REG;
#define NGPON_TX_CFG_FRAME_LENGTH_MINUS_1_REG_OFFSET 0x00000378

extern const ru_reg_rec NGPON_TX_CFG_IDLE_XGEM_PYLD_LEN_REG;
#define NGPON_TX_CFG_IDLE_XGEM_PYLD_LEN_REG_OFFSET 0x0000037c

extern const ru_reg_rec NGPON_TX_CFG_AF_ERR_FILT_REG;
#define NGPON_TX_CFG_AF_ERR_FILT_REG_OFFSET 0x00000380

extern const ru_reg_rec NGPON_TX_CFG_DYING_GASP_REG;
#define NGPON_TX_CFG_DYING_GASP_REG_OFFSET 0x00000384

extern const ru_reg_rec NGPON_TX_CFG_FRAGMENTATION_DISABLE_REG;
#define NGPON_TX_CFG_FRAGMENTATION_DISABLE_REG_OFFSET 0x00000388

extern const ru_reg_rec NGPON_TX_CFG_XGTC_HEADER_IND_7_1_REG;
#define NGPON_TX_CFG_XGTC_HEADER_IND_7_1_REG_OFFSET 0x0000038c

extern const ru_reg_rec NGPON_TX_PROFILE_PROFILE_CTRL_REG;
#define NGPON_TX_PROFILE_PROFILE_CTRL_REG_OFFSET 0x00000000

#define NGPON_TX_PROFILE_PROFILE_CTRL_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_PROFILE_PREAMBLE_0_REG;
#define NGPON_TX_PROFILE_PREAMBLE_0_REG_OFFSET 0x00000004

#define NGPON_TX_PROFILE_PREAMBLE_0_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_PROFILE_PREAMBLE_1_REG;
#define NGPON_TX_PROFILE_PREAMBLE_1_REG_OFFSET 0x00000008

#define NGPON_TX_PROFILE_PREAMBLE_1_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_PROFILE_DELIMITER_0_REG;
#define NGPON_TX_PROFILE_DELIMITER_0_REG_OFFSET 0x0000000c

#define NGPON_TX_PROFILE_DELIMITER_0_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_PROFILE_DELIMITER_1_REG;
#define NGPON_TX_PROFILE_DELIMITER_1_REG_OFFSET 0x00000010

#define NGPON_TX_PROFILE_DELIMITER_1_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_PROFILE_FEC_TYPE_REG;
#define NGPON_TX_PROFILE_FEC_TYPE_REG_OFFSET 0x00000014

#define NGPON_TX_PROFILE_FEC_TYPE_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_REG;
#define NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_REG_OFFSET 0x00000000

#define NGPON_TX_PLOAM_0_BUF_TX_PLM_0_BUF_PLM_REG_RAM_CNT 0x00000009

extern const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_REG;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_REG_OFFSET 0x00000030

#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_0_REG_RAM_CNT 0x00000001

extern const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_REG;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_REG_OFFSET 0x00000034

#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_1_REG_RAM_CNT 0x00000001

extern const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_REG;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_REG_OFFSET 0x00000038

#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_2_REG_RAM_CNT 0x00000001

extern const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_REG;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_REG_OFFSET 0x0000003c

#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_3_REG_RAM_CNT 0x00000001

extern const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_REG;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_REG_OFFSET 0x00000040

#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_4_REG_RAM_CNT 0x00000001

extern const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_REG;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_REG_OFFSET 0x00000044

#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_5_REG_RAM_CNT 0x00000001

extern const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_REG;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_REG_OFFSET 0x00000048

#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_6_REG_RAM_CNT 0x00000001

extern const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_REG;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_REG_OFFSET 0x0000004c

#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_7_REG_RAM_CNT 0x00000001

extern const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_REG;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_REG_OFFSET 0x00000050

#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_8_REG_RAM_CNT 0x00000001

extern const ru_reg_rec NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_REG;
#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_REG_OFFSET 0x00000054

#define NGPON_TX_PLOAM_1_2_BUF_TX_PLM_1_2_BUF_PLM_9_REG_RAM_CNT 0x00000001

extern const ru_reg_rec NGPON_TX_ENC_KEY_CFG_ONU1_REG;
#define NGPON_TX_ENC_KEY_CFG_ONU1_REG_OFFSET 0x00000000

extern const ru_reg_rec NGPON_TX_ENC_KEY_CFG_ONU2_REG;
#define NGPON_TX_ENC_KEY_CFG_ONU2_REG_OFFSET 0x00000004

extern const ru_reg_rec NGPON_TX_ENC_PYLD_ENC_KEY1_ONU1_REG;
#define NGPON_TX_ENC_PYLD_ENC_KEY1_ONU1_REG_OFFSET 0x00000008

#define NGPON_TX_ENC_PYLD_ENC_KEY1_ONU1_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_ENC_PYLD_ENC_KEY2_ONU1_REG;
#define NGPON_TX_ENC_PYLD_ENC_KEY2_ONU1_REG_OFFSET 0x00000018

#define NGPON_TX_ENC_PYLD_ENC_KEY2_ONU1_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_ENC_PYLD_ENC_KEY1_ONU2_REG;
#define NGPON_TX_ENC_PYLD_ENC_KEY1_ONU2_REG_OFFSET 0x00000028

#define NGPON_TX_ENC_PYLD_ENC_KEY1_ONU2_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_ENC_PYLD_ENC_KEY2_ONU2_REG;
#define NGPON_TX_ENC_PYLD_ENC_KEY2_ONU2_REG_OFFSET 0x00000038

#define NGPON_TX_ENC_PYLD_ENC_KEY2_ONU2_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_ENC_PLOAM_LOAD_REG;
#define NGPON_TX_ENC_PLOAM_LOAD_REG_OFFSET 0x00000048

extern const ru_reg_rec NGPON_TX_ENC_PLOAMIK_ONU1_REG;
#define NGPON_TX_ENC_PLOAMIK_ONU1_REG_OFFSET 0x0000004c

#define NGPON_TX_ENC_PLOAMIK_ONU1_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_ENC_PLOAMIK_ONU2_REG;
#define NGPON_TX_ENC_PLOAMIK_ONU2_REG_OFFSET 0x0000005c

#define NGPON_TX_ENC_PLOAMIK_ONU2_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_ENC_PLOAMIK_DFLT_REG;
#define NGPON_TX_ENC_PLOAMIK_DFLT_REG_OFFSET 0x0000006c

#define NGPON_TX_ENC_PLOAMIK_DFLT_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_ENC_CMAC_K2_ONU1_0_REG;
#define NGPON_TX_ENC_CMAC_K2_ONU1_0_REG_OFFSET 0x0000007c

extern const ru_reg_rec NGPON_TX_ENC_CMAC_K2_ONU1_1_REG;
#define NGPON_TX_ENC_CMAC_K2_ONU1_1_REG_OFFSET 0x00000080

extern const ru_reg_rec NGPON_TX_ENC_CMAC_K2_ONU1_2_REG;
#define NGPON_TX_ENC_CMAC_K2_ONU1_2_REG_OFFSET 0x00000084

extern const ru_reg_rec NGPON_TX_ENC_CMAC_K2_ONU1_3_REG;
#define NGPON_TX_ENC_CMAC_K2_ONU1_3_REG_OFFSET 0x00000088

extern const ru_reg_rec NGPON_TX_ENC_CMAC_K2_ONU2_0_REG;
#define NGPON_TX_ENC_CMAC_K2_ONU2_0_REG_OFFSET 0x0000008c

extern const ru_reg_rec NGPON_TX_ENC_CMAC_K2_ONU2_1_REG;
#define NGPON_TX_ENC_CMAC_K2_ONU2_1_REG_OFFSET 0x00000090

extern const ru_reg_rec NGPON_TX_ENC_CMAC_K2_ONU2_2_REG;
#define NGPON_TX_ENC_CMAC_K2_ONU2_2_REG_OFFSET 0x00000094

extern const ru_reg_rec NGPON_TX_ENC_CMAC_K2_ONU2_3_REG;
#define NGPON_TX_ENC_CMAC_K2_ONU2_3_REG_OFFSET 0x00000098

extern const ru_reg_rec NGPON_TX_ENC_CMAC_K2_DFLT_0_REG;
#define NGPON_TX_ENC_CMAC_K2_DFLT_0_REG_OFFSET 0x0000009c

extern const ru_reg_rec NGPON_TX_ENC_CMAC_K2_DFLT_1_REG;
#define NGPON_TX_ENC_CMAC_K2_DFLT_1_REG_OFFSET 0x000000a0

extern const ru_reg_rec NGPON_TX_ENC_CMAC_K2_DFLT_2_REG;
#define NGPON_TX_ENC_CMAC_K2_DFLT_2_REG_OFFSET 0x000000a4

extern const ru_reg_rec NGPON_TX_ENC_CMAC_K2_DFLT_3_REG;
#define NGPON_TX_ENC_CMAC_K2_DFLT_3_REG_OFFSET 0x000000a8

extern const ru_reg_rec NGPON_TX_ENC_CRYPTO_CNT_INC_CFG_REG;
#define NGPON_TX_ENC_CRYPTO_CNT_INC_CFG_REG_OFFSET 0x000000ac

extern const ru_reg_rec NGPON_TX_STATUS_TCONT_FLSH_DONE_REG;
#define NGPON_TX_STATUS_TCONT_FLSH_DONE_REG_OFFSET 0x00000000

extern const ru_reg_rec NGPON_TX_STATUS_TX_Q_AVAIL_REG;
#define NGPON_TX_STATUS_TX_Q_AVAIL_REG_OFFSET 0x00000004

#define NGPON_TX_STATUS_TX_Q_AVAIL_REG_RAM_CNT 0x00000027

extern const ru_reg_rec NGPON_TX_STATUS_TX_PD_AVAIL_REG;
#define NGPON_TX_STATUS_TX_PD_AVAIL_REG_OFFSET 0x00000104

#define NGPON_TX_STATUS_TX_PD_AVAIL_REG_RAM_CNT 0x00000027

extern const ru_reg_rec NGPON_TX_DEBUG_MISC_ALLOC_CFG_0_REG;
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_0_REG_OFFSET 0x00000000

extern const ru_reg_rec NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_REG;
#define NGPON_TX_DEBUG_MISC_ALLOC_CFG_1_REG_OFFSET 0x00000004

extern const ru_reg_rec NGPON_TX_DEBUG_MISC_DATA_CFG_REG;
#define NGPON_TX_DEBUG_MISC_DATA_CFG_REG_OFFSET 0x00000008

extern const ru_reg_rec NGPON_TX_DEBUG_MISC_PD_CFG_REG;
#define NGPON_TX_DEBUG_MISC_PD_CFG_REG_OFFSET 0x0000000c

extern const ru_reg_rec NGPON_TX_DEBUG_MISC_FRM_CNT_0_REG;
#define NGPON_TX_DEBUG_MISC_FRM_CNT_0_REG_OFFSET 0x00000010

extern const ru_reg_rec NGPON_TX_DEBUG_MISC_FRM_CNT_1_REG;
#define NGPON_TX_DEBUG_MISC_FRM_CNT_1_REG_OFFSET 0x00000014

extern const ru_reg_rec NGPON_TX_DEBUG_BIP_ERR_INJ_CFG_REG;
#define NGPON_TX_DEBUG_BIP_ERR_INJ_CFG_REG_OFFSET 0x00000018

extern const ru_reg_rec NGPON_TX_DEBUG_BIP_ERR_INJ_MSK_REG;
#define NGPON_TX_DEBUG_BIP_ERR_INJ_MSK_REG_OFFSET 0x0000001c

extern const ru_reg_rec NGPON_TX_DEBUG_PLM0_RD_DATA_REG;
#define NGPON_TX_DEBUG_PLM0_RD_DATA_REG_OFFSET 0x00000020

#define NGPON_TX_DEBUG_PLM0_RD_DATA_REG_RAM_CNT 0x00000027

extern const ru_reg_rec NGPON_TX_DEBUG_DBG_DV_CTRL_REG;
#define NGPON_TX_DEBUG_DBG_DV_CTRL_REG_OFFSET 0x00000100

extern const ru_reg_rec NGPON_TX_DEBUG_LST_SPR_FRM_CNT_REG;
#define NGPON_TX_DEBUG_LST_SPR_FRM_CNT_REG_OFFSET 0x00000104

extern const ru_reg_rec NGPON_TX_DEBUG_ONU_TX_REV_REG;
#define NGPON_TX_DEBUG_ONU_TX_REV_REG_OFFSET 0x00000108

extern const ru_reg_rec NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_REG;
#define NGPON_TX_DEBUG_XGEM_HEAD_ERR_INJ_REG_OFFSET 0x00000114

extern const ru_reg_rec NGPON_TX_DEBUG_DIN_MATCH_REG;
#define NGPON_TX_DEBUG_DIN_MATCH_REG_OFFSET 0x00000118

extern const ru_reg_rec NGPON_TX_DEBUG_DOUT_MATCH_REG;
#define NGPON_TX_DEBUG_DOUT_MATCH_REG_OFFSET 0x0000011c

extern const ru_reg_rec NGPON_TX_DEBUG_DMATCH_STAT_REG;
#define NGPON_TX_DEBUG_DMATCH_STAT_REG_OFFSET 0x00000120

extern const ru_reg_rec NGPON_TX_PERF_MON_ILGL_ACCS_CNT_REG;
#define NGPON_TX_PERF_MON_ILGL_ACCS_CNT_REG_OFFSET 0x00000000

extern const ru_reg_rec NGPON_TX_PERF_MON_RX_ACCS_CNT_REG;
#define NGPON_TX_PERF_MON_RX_ACCS_CNT_REG_OFFSET 0x00000008

#define NGPON_TX_PERF_MON_RX_ACCS_CNT_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_PERF_MON_REQ_DBR_CNT_REG;
#define NGPON_TX_PERF_MON_REQ_DBR_CNT_REG_OFFSET 0x00000018

#define NGPON_TX_PERF_MON_REQ_DBR_CNT_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_PERF_MON_TX_PCKT_CNT_REG;
#define NGPON_TX_PERF_MON_TX_PCKT_CNT_REG_OFFSET 0x00000028

#define NGPON_TX_PERF_MON_TX_PCKT_CNT_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_PERF_MON_TX_XGEM_FRM_CNT_REG;
#define NGPON_TX_PERF_MON_TX_XGEM_FRM_CNT_REG_OFFSET 0x00000038

#define NGPON_TX_PERF_MON_TX_XGEM_FRM_CNT_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_PERF_MON_TX_XGEM_IDLE_CNT_REG;
#define NGPON_TX_PERF_MON_TX_XGEM_IDLE_CNT_REG_OFFSET 0x00000048

#define NGPON_TX_PERF_MON_TX_XGEM_IDLE_CNT_REG_RAM_CNT 0x00000003

extern const ru_reg_rec NGPON_TX_PERF_MON_REQ_PLM_REG;
#define NGPON_TX_PERF_MON_REQ_PLM_REG_OFFSET 0x00000058

#define NGPON_TX_PERF_MON_REQ_PLM_REG_RAM_CNT 0x00000002

extern const ru_reg_rec NGPON_TX_INT_ISR0_REG;
#define NGPON_TX_INT_ISR0_REG_OFFSET 0x00000000

extern const ru_reg_rec NGPON_TX_INT_ISM0_REG;
#define NGPON_TX_INT_ISM0_REG_OFFSET 0x00000004

extern const ru_reg_rec NGPON_TX_INT_IER0_REG;
#define NGPON_TX_INT_IER0_REG_OFFSET 0x00000008

extern const ru_reg_rec NGPON_TX_INT_ITR0_REG;
#define NGPON_TX_INT_ITR0_REG_OFFSET 0x0000000c

extern const ru_reg_rec NGPON_TX_INT_ISR1_REG;
#define NGPON_TX_INT_ISR1_REG_OFFSET 0x00000010

extern const ru_reg_rec NGPON_TX_INT_ISM1_REG;
#define NGPON_TX_INT_ISM1_REG_OFFSET 0x00000014

extern const ru_reg_rec NGPON_TX_INT_IER1_REG;
#define NGPON_TX_INT_IER1_REG_OFFSET 0x00000018

extern const ru_reg_rec NGPON_TX_INT_ITR1_REG;
#define NGPON_TX_INT_ITR1_REG_OFFSET 0x0000001c




/******************************************************************************
 * BCM6858_B0 Blocks
 ******************************************************************************/
extern const ru_block_rec NGPON_RX_GEN_BLOCK;
extern const ru_block_rec NGPON_RX_INT_BLOCK;
extern const ru_block_rec NGPON_RX_PLOAM_BLOCK;
extern const ru_block_rec NGPON_RX_PLP2_BLOCK;
extern const ru_block_rec NGPON_RX_TOD_BLOCK;
extern const ru_block_rec NGPON_RX_BWMAP_BLOCK;
extern const ru_block_rec NGPON_RX_ASSIGN_BLOCK;
extern const ru_block_rec NGPON_RX_ENC_BLOCK;
extern const ru_block_rec NGPON_RX_PM_BLOCK;
extern const ru_block_rec NGPON_RX_BWRCD_MEM_BLOCK;
extern const ru_block_rec NGPON_RX_RECORDING_BLOCK;
extern const ru_block_rec NGPON_TX_CFG_BLOCK;
extern const ru_block_rec NGPON_TX_PROFILE_BLOCK;
extern const ru_block_rec NGPON_TX_PLOAM_BLOCK;
extern const ru_block_rec NGPON_TX_ENC_BLOCK;
extern const ru_block_rec NGPON_TX_STATUS_BLOCK;
extern const ru_block_rec NGPON_TX_PERF_MON_BLOCK;
extern const ru_block_rec NGPON_TX_INT_BLOCK;
extern const ru_block_rec *RU_NGPON_BLOCKS[];


#define RU_BLK_COUNT 21
#define RU_REG_COUNT 393
#define RU_FLD_COUNT 1303


#endif /* End of file BCM6858_B0.h */
