<dec f='llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h' l='109' type='bool llvm::LivePhysRegs::available(const llvm::MachineRegisterInfo &amp; MRI, llvm::MCPhysReg Reg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h' l='108'>/// Returns true if register \p Reg and no aliasing register is in the set.</doc>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='377' u='c' c='_ZN4llvm12BranchFolder23replaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/BranchFolding.cpp' l='857' u='c' c='_ZN4llvm12BranchFolder16mergeCommonTailsEj'/>
<def f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='139' ll='150' type='bool llvm::LivePhysRegs::available(const llvm::MachineRegisterInfo &amp; MRI, llvm::MCPhysReg Reg) const'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='297' u='c' c='_ZN4llvm22recomputeLivenessFlagsERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='326' u='c' c='_ZN4llvm22recomputeLivenessFlagsERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1105' u='c' c='_ZL11toggleKillsRKN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERNS_12MachineInstrEb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='545' u='c' c='_ZL32findScratchNonCalleeSaveRegisterPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='549' u='c' c='_ZL32findScratchNonCalleeSaveRegisterPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='48' u='c' c='_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='53' u='c' c='_ZL32findScratchNonCalleeSaveRegisterRN4llvm19MachineRegisterInfoERNS_12LivePhysRegsERKNS_19TargetRegisterClassEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='358' u='c' c='_ZNK4llvm15SIFrameLowering32emitEntryFunctionFlatScratchInitERNS_15MachineFunctionERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12Machin6808059'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1283' u='c' c='_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1316' u='c' c='_ZNK4llvm16HexagonInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
