// Seed: 4117344825
module module_0 (
    input uwire id_0,
    output wor id_1,
    output uwire module_0,
    output supply0 id_3
    , id_11,
    output wor id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output wor id_9
);
  tri1 id_12 = id_6;
  assign id_12 = 1;
  assign id_9  = id_8 ? id_11 | id_6 : id_12 === id_11 ? id_12 : 1 - 1;
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    output uwire id_2,
    input supply0 id_3,
    output tri0 id_4,
    output tri id_5,
    input wand id_6,
    input wire id_7,
    output tri id_8,
    input tri1 id_9
);
  wire id_11;
  module_0(
      id_3, id_2, id_1, id_2, id_8, id_6, id_6, id_6, id_3, id_8
  );
endmodule
