In archive libpi.a:

breakpoint.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <brkpt_mismatch_start>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
   c:	e3130902 	tst	r3, #32768	; 0x8000
  10:	1a00000d 	bne	4c <brkpt_mismatch_start+0x4c>
  14:	e3a03000 	mov	r3, #0, 0
  18:	e3530000 	cmp	r3, #0, 0
  1c:	0a00000f 	beq	60 <brkpt_mismatch_start+0x60>
  20:	ee103eb0 	mrc	14, 0, r3, cr0, cr0, {5}
  24:	e3833f79 	orr	r3, r3, #484	; 0x1e4
  28:	e3833003 	orr	r3, r3, #3, 0
  2c:	e3c33607 	bic	r3, r3, #7340032	; 0x700000
  30:	e3c33903 	bic	r3, r3, #49152	; 0xc000
  34:	e3833501 	orr	r3, r3, #4194304	; 0x400000
  38:	ee003eb0 	mcr	14, 0, r3, cr0, cr0, {5}
  3c:	e3a03000 	mov	r3, #0, 0
  40:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
  44:	e28dd00c 	add	sp, sp, #12, 0
  48:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  4c:	e3130901 	tst	r3, #16384	; 0x4000
  50:	03a03001 	moveq	r3, #1, 0
  54:	0affffef 	beq	18 <brkpt_mismatch_start+0x18>
  58:	e3a03000 	mov	r3, #0, 0
  5c:	eaffffed 	b	18 <brkpt_mismatch_start+0x18>
  60:	ee102e11 	mrc	14, 0, r2, cr0, cr1, {0}
  64:	e3120902 	tst	r2, #32768	; 0x8000
  68:	1a000014 	bne	c0 <brkpt_mismatch_start+0xc0>
  6c:	e3530000 	cmp	r3, #0, 0
  70:	1a000015 	bne	cc <brkpt_mismatch_start+0xcc>
  74:	ee102e11 	mrc	14, 0, r2, cr0, cr1, {0}
  78:	e3c22901 	bic	r2, r2, #16384	; 0x4000
  7c:	e3822902 	orr	r2, r2, #32768	; 0x8000
  80:	ee002e11 	mcr	14, 0, r2, cr0, cr1, {0}
  84:	e3a02000 	mov	r2, #0, 0
  88:	ee072f95 	mcr	15, 0, r2, cr7, cr5, {4}
  8c:	ee102e11 	mrc	14, 0, r2, cr0, cr1, {0}
  90:	e3120902 	tst	r2, #32768	; 0x8000
  94:	1a000012 	bne	e4 <brkpt_mismatch_start+0xe4>
  98:	e3530000 	cmp	r3, #0, 0
  9c:	1affffdf 	bne	20 <brkpt_mismatch_start+0x20>
  a0:	e59f3048 	ldr	r3, [pc, #72]	; f0 <brkpt_mismatch_start+0xf0>
  a4:	e58d3000 	str	r3, [sp]
  a8:	e3a03038 	mov	r3, #56, 0	; 0x38
  ac:	e59f2040 	ldr	r2, [pc, #64]	; f4 <brkpt_mismatch_start+0xf4>
  b0:	e59f1040 	ldr	r1, [pc, #64]	; f8 <brkpt_mismatch_start+0xf8>
  b4:	e59f0040 	ldr	r0, [pc, #64]	; fc <brkpt_mismatch_start+0xfc>
  b8:	ebfffffe 	bl	0 <printk>
  bc:	ebfffffe 	bl	0 <clean_reboot>
  c0:	e3120901 	tst	r2, #16384	; 0x4000
  c4:	03a03001 	moveq	r3, #1, 0
  c8:	eaffffe7 	b	6c <brkpt_mismatch_start+0x6c>
  cc:	e3a0302f 	mov	r3, #47, 0	; 0x2f
  d0:	e59f201c 	ldr	r2, [pc, #28]	; f4 <brkpt_mismatch_start+0xf4>
  d4:	e59f101c 	ldr	r1, [pc, #28]	; f8 <brkpt_mismatch_start+0xf8>
  d8:	e59f0020 	ldr	r0, [pc, #32]	; 100 <brkpt_mismatch_start+0x100>
  dc:	ebfffffe 	bl	0 <printk>
  e0:	ebfffffe 	bl	0 <clean_reboot>
  e4:	e3120901 	tst	r2, #16384	; 0x4000
  e8:	03a03001 	moveq	r3, #1, 0
  ec:	eaffffe9 	b	98 <brkpt_mismatch_start+0x98>
  f0:	00000098 	muleq	r0, r8, r0
	...
  fc:	00000084 	andeq	r0, r0, r4, lsl #1
 100:	00000060 	andeq	r0, r0, r0, rrx

00000104 <brkpt_mismatch_stop>:
 104:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 108:	e24dd00c 	sub	sp, sp, #12, 0
 10c:	ee103e11 	mrc	14, 0, r3, cr0, cr1, {0}
 110:	e3130902 	tst	r3, #32768	; 0x8000
 114:	1a000009 	bne	140 <brkpt_mismatch_stop+0x3c>
 118:	e3a03000 	mov	r3, #0, 0
 11c:	e3530000 	cmp	r3, #0, 0
 120:	0a00000b 	beq	154 <brkpt_mismatch_stop+0x50>
 124:	ee103eb0 	mrc	14, 0, r3, cr0, cr0, {5}
 128:	e3c33001 	bic	r3, r3, #1, 0
 12c:	ee003eb0 	mcr	14, 0, r3, cr0, cr0, {5}
 130:	e3a03000 	mov	r3, #0, 0
 134:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
 138:	e28dd00c 	add	sp, sp, #12, 0
 13c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 140:	e3130901 	tst	r3, #16384	; 0x4000
 144:	03a03001 	moveq	r3, #1, 0
 148:	0afffff3 	beq	11c <brkpt_mismatch_stop+0x18>
 14c:	e3a03000 	mov	r3, #0, 0
 150:	eafffff1 	b	11c <brkpt_mismatch_stop+0x18>
 154:	ee102e11 	mrc	14, 0, r2, cr0, cr1, {0}
 158:	e3120902 	tst	r2, #32768	; 0x8000
 15c:	1a000014 	bne	1b4 <brkpt_mismatch_stop+0xb0>
 160:	e3530000 	cmp	r3, #0, 0
 164:	1a000015 	bne	1c0 <brkpt_mismatch_stop+0xbc>
 168:	ee102e11 	mrc	14, 0, r2, cr0, cr1, {0}
 16c:	e3c22901 	bic	r2, r2, #16384	; 0x4000
 170:	e3822902 	orr	r2, r2, #32768	; 0x8000
 174:	ee002e11 	mcr	14, 0, r2, cr0, cr1, {0}
 178:	e3a02000 	mov	r2, #0, 0
 17c:	ee072f95 	mcr	15, 0, r2, cr7, cr5, {4}
 180:	ee102e11 	mrc	14, 0, r2, cr0, cr1, {0}
 184:	e3120902 	tst	r2, #32768	; 0x8000
 188:	1a000012 	bne	1d8 <brkpt_mismatch_stop+0xd4>
 18c:	e3530000 	cmp	r3, #0, 0
 190:	1affffe3 	bne	124 <brkpt_mismatch_stop+0x20>
 194:	e59f3048 	ldr	r3, [pc, #72]	; 1e4 <brkpt_mismatch_stop+0xe0>
 198:	e58d3000 	str	r3, [sp]
 19c:	e3a03038 	mov	r3, #56, 0	; 0x38
 1a0:	e59f2040 	ldr	r2, [pc, #64]	; 1e8 <brkpt_mismatch_stop+0xe4>
 1a4:	e59f1040 	ldr	r1, [pc, #64]	; 1ec <brkpt_mismatch_stop+0xe8>
 1a8:	e59f0040 	ldr	r0, [pc, #64]	; 1f0 <brkpt_mismatch_stop+0xec>
 1ac:	ebfffffe 	bl	0 <printk>
 1b0:	ebfffffe 	bl	0 <clean_reboot>
 1b4:	e3120901 	tst	r2, #16384	; 0x4000
 1b8:	03a03001 	moveq	r3, #1, 0
 1bc:	eaffffe7 	b	160 <brkpt_mismatch_stop+0x5c>
 1c0:	e3a0302f 	mov	r3, #47, 0	; 0x2f
 1c4:	e59f201c 	ldr	r2, [pc, #28]	; 1e8 <brkpt_mismatch_stop+0xe4>
 1c8:	e59f101c 	ldr	r1, [pc, #28]	; 1ec <brkpt_mismatch_stop+0xe8>
 1cc:	e59f0020 	ldr	r0, [pc, #32]	; 1f4 <brkpt_mismatch_stop+0xf0>
 1d0:	ebfffffe 	bl	0 <printk>
 1d4:	ebfffffe 	bl	0 <clean_reboot>
 1d8:	e3120901 	tst	r2, #16384	; 0x4000
 1dc:	03a03001 	moveq	r3, #1, 0
 1e0:	eaffffe9 	b	18c <brkpt_mismatch_stop+0x88>
 1e4:	00000098 	muleq	r0, r8, r0
	...
 1f0:	00000084 	andeq	r0, r0, r4, lsl #1
 1f4:	00000060 	andeq	r0, r0, r0, rrx

000001f8 <brkpt_mismatch_set>:
 1f8:	e92d4010 	push	{r4, lr}
 1fc:	e1a04000 	mov	r4, r0
 200:	ebfffffe 	bl	104 <brkpt_mismatch_stop>
 204:	ee004e90 	mcr	14, 0, r4, cr0, cr0, {4}
 208:	e3a03000 	mov	r3, #0, 0
 20c:	ee073f95 	mcr	15, 0, r3, cr7, cr5, {4}
 210:	ebfffffe 	bl	0 <brkpt_mismatch_start>
 214:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
   4:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
   8:	2f616e6e 	svccs	0x00616e6e
   c:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  10:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  14:	63532f73 	cmpvs	r3, #460	; 0x1cc
  18:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; fffffe80 <brkpt_mismatch_set+0xfffffc88>
  1c:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; ffffff68 <brkpt_mismatch_set+0xfffffd70>
  20:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
  24:	6e754a2f 	vaddvs.f32	s9, s10, s31
  28:	2f726f69 	svccs	0x00726f69
  2c:	2f323253 	svccs	0x00323253
  30:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
  34:	2f584c30 	svccs	0x00584c30
  38:	6f63796d 	svcvs	0x0063796d
  3c:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; fffffeb4 <brkpt_mismatch_set+0xfffffcbc>
  40:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  44:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  48:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  4c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  50:	642d3676 	strtvs	r3, [sp], #-1654	; 0xfffff98a
  54:	67756265 	ldrbvs	r6, [r5, -r5, ror #4]!
  58:	706d692d 	rsbvc	r6, sp, sp, lsr #18
  5c:	00682e6c 	rsbeq	r2, r8, ip, ror #28
  60:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  64:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  68:	3a73253a 	bcc	1cc9558 <brkpt_mismatch_set+0x1cc9360>
  6c:	613a6425 	teqvs	sl, r5, lsr #8
  70:	6165726c 	cmnvs	r5, ip, ror #4
  74:	65207964 	strvs	r7, [r0, #-2404]!	; 0xfffff69c
  78:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  7c:	0a0a6465 	beq	299218 <brkpt_mismatch_set+0x299020>
  80:	00000000 	andeq	r0, r0, r0
  84:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  88:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  8c:	3a73253a 	bcc	1cc957c <brkpt_mismatch_set+0x1cc9384>
  90:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  94:	00000a73 	andeq	r0, r0, r3, ror sl
  98:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
  9c:	5f73695f 	svcpl	0x0073695f
  a0:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  a4:	2864656c 	stmdacs	r4!, {r2, r3, r5, r6, r8, sl, sp, lr}^
  a8:	Address 0x00000000000000a8 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.4155>:
   0:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
   4:	616e655f 	cmnvs	lr, pc, asr r5
   8:	00656c62 	rsbeq	r6, r5, r2, ror #24

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000ff8 	strdeq	r0, [r0], -r8
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001c1 	andeq	r0, r0, r1, asr #3
  10:	0000c80c 	andeq	ip, r0, ip, lsl #16
  14:	00029700 	andeq	r9, r2, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00021800 	andeq	r1, r2, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	3b070403 	blcc	1c1014 <brkpt_mismatch_set+0x1c0e1c>
  30:	03000001 	movweq	r0, #1
  34:	010a0601 	tsteq	sl, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00001c05 	andeq	r1, r0, r5, lsl #24
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000ba 	strheq	r0, [r0], -sl
  48:	ac050803 	stcge	8, cr0, [r5], {3}
  4c:	03000000 	movweq	r0, #0
  50:	00fc0801 	rscseq	r0, ip, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00015907 	andeq	r5, r1, r7, lsl #18
  5c:	012d0400 			; <UNDEFINED> instruction: 0x012d0400
  60:	34060000 	strcc	r0, [r6], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000276 	andeq	r0, r0, r6, ror r2
  70:	16070803 	strne	r0, [r7], -r3, lsl #16
  74:	05000001 	streq	r0, [r0, #-1]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	39070000 	stmdbcc	r7, {}	; <UNPREDICTABLE>
  88:	05000000 	streq	r0, [r0, #-0]
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010300 	stmdaeq	r1, {r8, r9}
  b0:	0000017a 	andeq	r0, r0, sl, ror r1
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	01360700 	teqeq	r6, r0, lsl #14
  bc:	21050000 	mrscs	r0, (UNDEF: 5)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000026 	andeq	r0, r0, r6, lsr #32
  d0:	f8062101 			; <UNDEFINED> instruction: 0xf8062101
  d4:	20000001 	andcs	r0, r0, r1
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	00014d9c 	muleq	r1, ip, sp
  e0:	00c30b00 	sbceq	r0, r3, r0, lsl #22
  e4:	21010000 	mrscs	r0, (UNDEF: 1)
  e8:	00005d22 	andeq	r5, r0, r2, lsr #26
  ec:	00000400 	andeq	r0, r0, r0, lsl #8
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0d880c00 	stceq	12, cr0, [r8]
  f8:	02040000 	andeq	r0, r4, #0, 0
  fc:	00010000 	andeq	r0, r1, r0
 100:	00000204 	andeq	r0, r0, r4, lsl #4
 104:	0000000c 	andeq	r0, r0, ip
 108:	3a052301 	bcc	148d14 <brkpt_mismatch_set+0x148b1c>
 10c:	0d000001 	stceq	0, cr0, [r0, #-4]
 110:	00000d95 	muleq	r0, r5, sp
 114:	00000024 	andeq	r0, r0, r4, lsr #32
 118:	00000022 	andeq	r0, r0, r2, lsr #32
 11c:	000fcb0e 	andeq	ip, pc, lr, lsl #22
 120:	00020800 	andeq	r0, r2, r0, lsl #16
 124:	08000100 	stmdaeq	r0, {r8}
 128:	08000002 	stmdaeq	r0, {r1}
 12c:	02000000 	andeq	r0, r0, #0, 0
 130:	d80f010d 	stmdale	pc, {r0, r2, r3, r8}	; <UNPREDICTABLE>
 134:	0000000f 	andeq	r0, r0, pc
 138:	04100000 	ldreq	r0, [r0], #-0
 13c:	4d000002 	stcmi	0, cr0, [r0, #-8]
 140:	10000001 	andne	r0, r0, r1
 144:	00000214 	andeq	r0, r0, r4, lsl r2
 148:	00000629 	andeq	r0, r0, r9, lsr #12
 14c:	00db0a00 	sbcseq	r0, fp, r0, lsl #20
 150:	14010000 	strne	r0, [r1], #-0
 154:	00010406 	andeq	r0, r1, r6, lsl #8
 158:	0000f400 	andeq	pc, r0, r0, lsl #8
 15c:	299c0100 	ldmibcs	ip, {r8}
 160:	11000006 	tstne	r0, r6
 164:	00000d6a 	andeq	r0, r0, sl, ror #26
 168:	0000010c 	andeq	r0, r0, ip, lsl #2
 16c:	01780001 	cmneq	r8, r1
 170:	15010000 	strne	r0, [r1, #-0]
 174:	0002480a 	andeq	r4, r2, sl, lsl #16
 178:	01781200 	cmneq	r8, r0, lsl #4
 17c:	7b130000 	blvc	4c0184 <brkpt_mismatch_set+0x4bff8c>
 180:	3d00000d 	stccc	0, cr0, [r0, #-52]	; 0xffffffcc
 184:	37000000 	strcc	r0, [r0, -r0]
 188:	0c000000 	stceq	0, cr0, [r0], {-0}
 18c:	00000dd6 	ldrdeq	r0, [r0], -r6
 190:	0000010c 	andeq	r0, r0, ip, lsl #2
 194:	010c0003 	tsteq	ip, r3
 198:	00040000 	andeq	r0, r4, r0
 19c:	27020000 	strcs	r0, [r2, -r0]
 1a0:	0001b315 	andeq	fp, r1, r5, lsl r3
 1a4:	0de71300 	stcleq	3, cr1, [r7]
 1a8:	006a0000 	rsbeq	r0, sl, r0
 1ac:	00660000 	rsbeq	r0, r6, r0
 1b0:	0c000000 	stceq	0, cr0, [r0], {-0}
 1b4:	00000f1b 	andeq	r0, r0, fp, lsl pc
 1b8:	00000110 	andeq	r0, r0, r0, lsl r1
 1bc:	01100003 	tsteq	r0, r3
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 1c8:	0001e80c 	andeq	lr, r1, ip, lsl #16
 1cc:	0f360d00 	svceq	0x00360d00
 1d0:	008b0000 	addeq	r0, fp, r0
 1d4:	00890000 	addeq	r0, r9, r0
 1d8:	2c0d0000 	stccs	0, cr0, [sp], {-0}
 1dc:	a100000f 	tstge	r0, pc
 1e0:	9f000000 	svcls	0x00000000
 1e4:	00000000 	andeq	r0, r0, r0
 1e8:	000ef314 	andeq	pc, lr, r4, lsl r3	; <UNPREDICTABLE>
 1ec:	00014000 	andeq	r4, r1, r0
 1f0:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
 1f4:	02000001 	andeq	r0, r0, #1, 0
 1f8:	0e0d2328 	cdpeq	3, 0, cr2, cr13, cr8, {1}
 1fc:	b600000f 	strlt	r0, [r0], -pc
 200:	b4000000 	strlt	r0, [r0], #-0
 204:	0d000000 	stceq	0, cr0, [r0, #-0]
 208:	00000f04 	andeq	r0, r0, r4, lsl #30
 20c:	000000cc 	andeq	r0, r0, ip, asr #1
 210:	000000ca 	andeq	r0, r0, sl, asr #1
 214:	000f1b0e 	andeq	r1, pc, lr, lsl #22
 218:	00014000 	andeq	r4, r1, r0
 21c:	40000200 	andmi	r0, r0, r0, lsl #4
 220:	00000001 	andeq	r0, r0, r1
 224:	03000000 	movweq	r0, #0
 228:	360d0c24 	strcc	r0, [sp], -r4, lsr #24
 22c:	e100000f 	tst	r0, pc
 230:	df000000 	svcle	0x00000000
 234:	0d000000 	stceq	0, cr0, [r0, #-0]
 238:	00000f2c 	andeq	r0, r0, ip, lsr #30
 23c:	000000f7 	strdeq	r0, [r0], -r7
 240:	000000f5 	strdeq	r0, [r0], -r5
 244:	00000000 	andeq	r0, r0, r0
 248:	000d120c 	andeq	r1, sp, ip, lsl #4
 24c:	00012400 	andeq	r2, r1, r0, lsl #8
 250:	24000100 	strcs	r0, [r0], #-256	; 0xffffff00
 254:	14000001 	strne	r0, [r0], #-1
 258:	01000000 	mrseq	r0, (UNDEF: 0)
 25c:	03150518 	tsteq	r5, #24, 10	; 0x6000000
 260:	1f130000 	svcne	0x00130000
 264:	0c00000d 	stceq	0, cr0, [r0], {13}
 268:	0a000001 	beq	c <.debug_info+0xc>
 26c:	0c000001 	stceq	0, cr0, [r0], {1}
 270:	00000da0 	andeq	r0, r0, r0, lsr #27
 274:	00000124 	andeq	r0, r0, r4, lsr #2
 278:	01240003 			; <UNDEFINED> instruction: 0x01240003
 27c:	00040000 	andeq	r0, r4, r0
 280:	6c020000 	stcvs	0, cr0, [r2], {-0}
 284:	00029715 	andeq	r9, r2, r5, lsl r7
 288:	0db11300 	ldceq	3, cr1, [r1]
 28c:	01230000 			; <UNDEFINED> instruction: 0x01230000
 290:	011f0000 	tsteq	pc, r0
 294:	0c000000 	stceq	0, cr0, [r0], {-0}
 298:	00000f96 	muleq	r0, r6, pc	; <UNPREDICTABLE>
 29c:	00000128 	andeq	r0, r0, r8, lsr #2
 2a0:	01280002 			; <UNDEFINED> instruction: 0x01280002
 2a4:	00040000 	andeq	r0, r4, r0
 2a8:	6c020000 	stcvs	0, cr0, [r2], {-0}
 2ac:	0002cc15 	andeq	ip, r2, r5, lsl ip
 2b0:	0fb10d00 	svceq	0x00b10d00
 2b4:	01440000 	mrseq	r0, (UNDEF: 68)
 2b8:	01420000 	mrseq	r0, (UNDEF: 66)
 2bc:	a70d0000 	strge	r0, [sp, -r0]
 2c0:	5a00000f 	bpl	44 <.debug_info+0x44>
 2c4:	58000001 	stmdapl	r0, {r0}
 2c8:	00000001 	andeq	r0, r0, r1
 2cc:	000dbe0e 	andeq	fp, sp, lr, lsl #28
 2d0:	00012c00 	andeq	r2, r1, r0, lsl #24
 2d4:	2c000200 	sfmcs	f0, 4, [r0], {-0}
 2d8:	0c000001 	stceq	0, cr0, [r0], {1}
 2dc:	02000000 	andeq	r0, r0, #0, 0
 2e0:	cb0d056d 	blgt	34189c <brkpt_mismatch_set+0x3416a4>
 2e4:	6f00000d 	svcvs	0x0000000d
 2e8:	6d000001 	stcvs	0, cr0, [r0, #-4]
 2ec:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 2f0:	00000fcb 	andeq	r0, r0, fp, asr #31
 2f4:	00000130 	andeq	r0, r0, r0, lsr r1
 2f8:	01300001 	teqeq	r0, r1
 2fc:	00080000 	andeq	r0, r8, r0
 300:	0a020000 	beq	80308 <brkpt_mismatch_set+0x80110>
 304:	0fd81301 	svceq	0x00d81301
 308:	01840000 	orreq	r0, r4, r0
 30c:	01820000 	orreq	r0, r2, r0
 310:	00000000 	andeq	r0, r0, r0
 314:	0d2c1400 	cfstrseq	mvf1, [ip, #-0]
 318:	01540000 	cmpeq	r4, r0
 31c:	00020000 	andeq	r0, r2, r0
 320:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
 324:	12091601 	andne	r1, r9, #1048576	; 0x100000
 328:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
 32c:	000d4813 	andeq	r4, sp, r3, lsl r8
 330:	00019e00 	andeq	r9, r1, r0, lsl #28
 334:	00019800 	andeq	r9, r1, r0, lsl #16
 338:	0d6a1100 	stfeqe	f1, [sl, #-0]
 33c:	01540000 	cmpeq	r4, r0
 340:	00040000 	andeq	r0, r4, r0
 344:	000001d8 	ldrdeq	r0, [r0], -r8
 348:	1e082e02 	cdpne	14, 0, cr2, cr8, cr2, {0}
 34c:	12000004 	andne	r0, r0, #4, 0
 350:	000001d8 	ldrdeq	r0, [r0], -r8
 354:	000d7b13 	andeq	r7, sp, r3, lsl fp
 358:	0001d100 	andeq	sp, r1, r0, lsl #2
 35c:	0001cd00 	andeq	ip, r1, r0, lsl #26
 360:	0dd60c00 	ldcleq	12, cr0, [r6]
 364:	01540000 	cmpeq	r4, r0
 368:	00060000 	andeq	r0, r6, r0
 36c:	00000154 	andeq	r0, r0, r4, asr r1
 370:	00000004 	andeq	r0, r0, r4
 374:	89152702 	ldmdbhi	r5, {r1, r8, r9, sl, sp}
 378:	13000003 	movwne	r0, #3
 37c:	00000de7 	andeq	r0, r0, r7, ror #27
 380:	000001f3 	strdeq	r0, [r0], -r3
 384:	000001ef 	andeq	r0, r0, pc, ror #3
 388:	0f1b0c00 	svceq	0x001b0c00
 38c:	01580000 	cmpeq	r8, r0
 390:	00030000 	andeq	r0, r3, r0
 394:	00000158 	andeq	r0, r0, r8, asr r1
 398:	00000000 	andeq	r0, r0, r0
 39c:	be0c2802 	cdplt	8, 0, cr2, cr12, cr2, {0}
 3a0:	0d000003 	stceq	0, cr0, [r0, #-12]
 3a4:	00000f36 	andeq	r0, r0, r6, lsr pc
 3a8:	00000214 	andeq	r0, r0, r4, lsl r2
 3ac:	00000212 	andeq	r0, r0, r2, lsl r2
 3b0:	000f2c0d 	andeq	r2, pc, sp, lsl #24
 3b4:	00022a00 	andeq	r2, r2, r0, lsl #20
 3b8:	00022800 	andeq	r2, r2, r0, lsl #16
 3bc:	f3140000 	vhadd.u16	d0, d4, d0
 3c0:	b400000e 	strlt	r0, [r0], #-14
 3c4:	00000001 	andeq	r0, r0, r1
 3c8:	0001f800 	andeq	pc, r1, r0, lsl #16
 3cc:	23280200 			; <UNDEFINED> instruction: 0x23280200
 3d0:	000f0e0d 	andeq	r0, pc, sp, lsl #28
 3d4:	00023f00 	andeq	r3, r2, r0, lsl #30
 3d8:	00023d00 	andeq	r3, r2, r0, lsl #26
 3dc:	0f040d00 	svceq	0x00040d00
 3e0:	02550000 	subseq	r0, r5, #0, 0
 3e4:	02530000 	subseq	r0, r3, #0, 0
 3e8:	1b0e0000 	blne	3803f0 <brkpt_mismatch_set+0x3801f8>
 3ec:	b400000f 	strlt	r0, [r0], #-15
 3f0:	02000001 	andeq	r0, r0, #1, 0
 3f4:	0001b400 	andeq	fp, r1, r0, lsl #8
 3f8:	00000000 	andeq	r0, r0, r0
 3fc:	0c240300 	stceq	3, cr0, [r4], #-0
 400:	000f360d 	andeq	r3, pc, sp, lsl #12
 404:	00026a00 	andeq	r6, r2, r0, lsl #20
 408:	00026800 	andeq	r6, r2, r0, lsl #16
 40c:	0f2c0d00 	svceq	0x002c0d00
 410:	02800000 	addeq	r0, r0, #0, 0
 414:	027e0000 	rsbseq	r0, lr, #0, 0
 418:	00000000 	andeq	r0, r0, r0
 41c:	d60c0000 	strle	r0, [ip], -r0
 420:	6800000d 	stmdavs	r0, {r0, r2, r3}
 424:	02000001 	andeq	r0, r0, #1, 0
 428:	00016800 	andeq	r6, r1, r0, lsl #16
 42c:	00000400 	andeq	r0, r0, r0, lsl #8
 430:	15330200 	ldrne	r0, [r3, #-512]!	; 0xfffffe00
 434:	00000446 	andeq	r0, r0, r6, asr #8
 438:	000de713 	andeq	lr, sp, r3, lsl r7
 43c:	00029700 	andeq	r9, r2, r0, lsl #14
 440:	00029300 	andeq	r9, r2, r0, lsl #6
 444:	960c0000 	strls	r0, [ip], -r0
 448:	6c00000f 	stcvs	0, cr0, [r0], {15}
 44c:	0a000001 	beq	458 <.debug_info+0x458>
 450:	00016c00 	andeq	r6, r1, r0, lsl #24
 454:	00000800 	andeq	r0, r0, r0, lsl #16
 458:	0c350200 	lfmeq	f0, 4, [r5], #-0
 45c:	0000047b 	andeq	r0, r0, fp, ror r4
 460:	000fb10d 	andeq	fp, pc, sp, lsl #2
 464:	0002b800 	andeq	fp, r2, r0, lsl #16
 468:	0002b600 	andeq	fp, r2, r0, lsl #12
 46c:	0fa70d00 	svceq	0x00a70d00
 470:	02ce0000 	sbceq	r0, lr, #0, 0
 474:	02cc0000 	sbceq	r0, ip, #0, 0
 478:	0c000000 	stceq	0, cr0, [r0], {-0}
 47c:	00000df4 	strdeq	r0, [r0], -r4
 480:	00000174 	andeq	r0, r0, r4, ror r1
 484:	01740002 	cmneq	r4, r2
 488:	000c0000 	andeq	r0, ip, r0
 48c:	36020000 	strcc	r0, [r2], -r0
 490:	0004c705 	andeq	ip, r4, r5, lsl #14
 494:	0e010d00 	cdpeq	13, 0, cr0, cr1, cr0, {0}
 498:	02e90000 	rsceq	r0, r9, #0, 0
 49c:	02e70000 	rsceq	r0, r7, #0, 0
 4a0:	cb0e0000 	blgt	3804a8 <brkpt_mismatch_set+0x3802b0>
 4a4:	7800000f 	stmdavc	r0, {r0, r1, r2, r3}
 4a8:	01000001 	tsteq	r0, r1
 4ac:	00017800 	andeq	r7, r1, r0, lsl #16
 4b0:	00000800 	andeq	r0, r0, r0, lsl #16
 4b4:	01080200 	mrseq	r0, R8_fiq
 4b8:	000fd813 	andeq	sp, pc, r3, lsl r8	; <UNPREDICTABLE>
 4bc:	00030000 	andeq	r0, r3, r0
 4c0:	0002fc00 	andeq	pc, r2, r0, lsl #24
 4c4:	11000000 	mrsne	r0, (UNDEF: 0)
 4c8:	00000d6a 	andeq	r0, r0, sl, ror #26
 4cc:	00000180 	andeq	r0, r0, r0, lsl #3
 4d0:	02100003 	andseq	r0, r0, #3, 0
 4d4:	38020000 	stmdacc	r2, {}	; <UNPREDICTABLE>
 4d8:	0005ac05 	andeq	sl, r5, r5, lsl #24
 4dc:	02101200 	andseq	r1, r0, #0, 4
 4e0:	7b130000 	blvc	4c04e8 <brkpt_mismatch_set+0x4c02f0>
 4e4:	2400000d 	strcs	r0, [r0], #-13
 4e8:	20000003 	andcs	r0, r0, r3
 4ec:	0c000003 	stceq	0, cr0, [r0], {3}
 4f0:	00000dd6 	ldrdeq	r0, [r0], -r6
 4f4:	00000180 	andeq	r0, r0, r0, lsl #3
 4f8:	01800005 	orreq	r0, r0, r5
 4fc:	00040000 	andeq	r0, r4, r0
 500:	27020000 	strcs	r0, [r2, -r0]
 504:	00051715 	andeq	r1, r5, r5, lsl r7
 508:	0de71300 	stcleq	3, cr1, [r7]
 50c:	03460000 	movteq	r0, #24576	; 0x6000
 510:	03420000 	movteq	r0, #8192	; 0x2000
 514:	0c000000 	stceq	0, cr0, [r0], {-0}
 518:	00000f1b 	andeq	r0, r0, fp, lsl pc
 51c:	00000184 	andeq	r0, r0, r4, lsl #3
 520:	01840003 	orreq	r0, r4, r3
 524:	00000000 	andeq	r0, r0, r0
 528:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 52c:	00054c0c 	andeq	r4, r5, ip, lsl #24
 530:	0f360d00 	svceq	0x00360d00
 534:	03670000 	cmneq	r7, #0, 0
 538:	03650000 	cmneq	r5, #0, 0
 53c:	2c0d0000 	stccs	0, cr0, [sp], {-0}
 540:	7d00000f 	stcvc	0, cr0, [r0, #-60]	; 0xffffffc4
 544:	7b000003 	blvc	14 <.debug_info+0x14>
 548:	00000003 	andeq	r0, r0, r3
 54c:	000ef314 	andeq	pc, lr, r4, lsl r3	; <UNPREDICTABLE>
 550:	0001d800 	andeq	sp, r1, r0, lsl #16
 554:	30000000 	andcc	r0, r0, r0
 558:	02000002 	andeq	r0, r0, #2, 0
 55c:	0e0d2328 	cdpeq	3, 0, cr2, cr13, cr8, {1}
 560:	9200000f 	andls	r0, r0, #15, 0
 564:	90000003 	andls	r0, r0, r3
 568:	0d000003 	stceq	0, cr0, [r0, #-12]
 56c:	00000f04 	andeq	r0, r0, r4, lsl #30
 570:	000003a8 	andeq	r0, r0, r8, lsr #7
 574:	000003a6 	andeq	r0, r0, r6, lsr #7
 578:	000f1b0e 	andeq	r1, pc, lr, lsl #22
 57c:	0001d800 	andeq	sp, r1, r0, lsl #16
 580:	d8000200 	stmdale	r0, {r9}
 584:	00000001 	andeq	r0, r0, r1
 588:	03000000 	movweq	r0, #0
 58c:	360d0c24 	strcc	r0, [sp], -r4, lsr #24
 590:	bd00000f 	stclt	0, cr0, [r0, #-60]	; 0xffffffc4
 594:	bb000003 	bllt	14 <.debug_info+0x14>
 598:	0d000003 	stceq	0, cr0, [r0, #-12]
 59c:	00000f2c 	andeq	r0, r0, ip, lsr #30
 5a0:	000003d3 	ldrdeq	r0, [r0], -r3
 5a4:	000003d1 	ldrdeq	r0, [r0], -r1
 5a8:	00000000 	andeq	r0, r0, r0
 5ac:	0001b015 	andeq	fp, r1, r5, lsl r0
 5b0:	000fe300 	andeq	lr, pc, r0, lsl #6
 5b4:	0005e500 	andeq	lr, r5, r0, lsl #10
 5b8:	50011600 	andpl	r1, r1, r0, lsl #12
 5bc:	00840305 	addeq	r0, r4, r5, lsl #6
 5c0:	01160000 	tsteq	r6, r0
 5c4:	00030551 	andeq	r0, r3, r1, asr r5
 5c8:	16000000 	strne	r0, [r0], -r0
 5cc:	03055201 	movweq	r5, #20993	; 0x5201
 5d0:	00000000 	andeq	r0, r0, r0
 5d4:	02530116 	subseq	r0, r3, #-2147483643	; 0x80000005
 5d8:	02163808 	andseq	r3, r6, #8, 16	; 0x80000
 5dc:	0305007d 	movweq	r0, #20605	; 0x507d
 5e0:	00000098 	muleq	r0, r8, r0
 5e4:	01b41000 			; <UNDEFINED> instruction: 0x01b41000
 5e8:	0fef0000 	svceq	0x00ef0000
 5ec:	d4150000 	ldrle	r0, [r5], #-0
 5f0:	e3000001 	movw	r0, #1
 5f4:	1d00000f 	stcne	0, cr0, [r0, #-60]	; 0xffffffc4
 5f8:	16000006 	strne	r0, [r0], -r6
 5fc:	03055001 	movweq	r5, #20481	; 0x5001
 600:	00000060 	andeq	r0, r0, r0, rrx
 604:	05510116 	ldrbeq	r0, [r1, #-278]	; 0xfffffeea
 608:	00000003 	andeq	r0, r0, r3
 60c:	52011600 	andpl	r1, r1, #0, 12
 610:	00000305 	andeq	r0, r0, r5, lsl #6
 614:	01160000 	tsteq	r6, r0
 618:	2f080253 	svccs	0x00080253
 61c:	01d81000 	bicseq	r1, r8, r0
 620:	0fef0000 	svceq	0x00ef0000
 624:	00000000 	andeq	r0, r0, r0
 628:	00830a00 	addeq	r0, r3, r0, lsl #20
 62c:	05010000 	streq	r0, [r1, #-0]
 630:	00000006 	andeq	r0, r0, r6
 634:	00010400 	andeq	r0, r1, r0, lsl #8
 638:	129c0100 	addsne	r0, ip, #0
 63c:	1700000d 	strne	r0, [r0, -sp]
 640:	00000064 	andeq	r0, r0, r4, rrx
 644:	2c0e0901 			; <UNDEFINED> instruction: 0x2c0e0901
 648:	f4000000 	vst4.8	{d0-d3}, [r0], r0
 64c:	e6000003 	str	r0, [r0], -r3
 650:	11000003 	tstne	r0, r3
 654:	00000d6a 	andeq	r0, r0, sl, ror #26
 658:	00000008 	andeq	r0, r0, r8
 65c:	00000001 	andeq	r0, r0, r1
 660:	06010000 	streq	r0, [r1], -r0
 664:	0007380a 	andeq	r3, r7, sl, lsl #16
 668:	00001200 	andeq	r1, r0, r0, lsl #4
 66c:	7b130000 	blvc	4c0674 <brkpt_mismatch_set+0x4c047c>
 670:	6600000d 	strvs	r0, [r0], -sp
 674:	60000004 	andvs	r0, r0, r4
 678:	0c000004 	stceq	0, cr0, [r0], {4}
 67c:	00000dd6 	ldrdeq	r0, [r0], -r6
 680:	00000008 	andeq	r0, r0, r8
 684:	00080003 	andeq	r0, r8, r3
 688:	00040000 	andeq	r0, r4, r0
 68c:	27020000 	strcs	r0, [r2, -r0]
 690:	0006a315 	andeq	sl, r6, r5, lsl r3
 694:	0de71300 	stcleq	3, cr1, [r7]
 698:	04930000 	ldreq	r0, [r3], #0
 69c:	048f0000 	streq	r0, [pc], #0	; 8 <.debug_info+0x8>
 6a0:	0c000000 	stceq	0, cr0, [r0], {-0}
 6a4:	00000f1b 	andeq	r0, r0, fp, lsl pc
 6a8:	0000000c 	andeq	r0, r0, ip
 6ac:	000c0003 	andeq	r0, ip, r3
 6b0:	00000000 	andeq	r0, r0, r0
 6b4:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 6b8:	0006d80c 	andeq	sp, r6, ip, lsl #16
 6bc:	0f360d00 	svceq	0x00360d00
 6c0:	04b40000 	ldrteq	r0, [r4], #0
 6c4:	04b20000 	ldrteq	r0, [r2], #0
 6c8:	2c0d0000 	stccs	0, cr0, [sp], {-0}
 6cc:	ca00000f 	bgt	44 <.debug_info+0x44>
 6d0:	c8000004 	stmdagt	r0, {r2}
 6d4:	00000004 	andeq	r0, r0, r4
 6d8:	000ef314 	andeq	pc, lr, r4, lsl r3	; <UNPREDICTABLE>
 6dc:	00004c00 	andeq	r4, r0, r0, lsl #24
 6e0:	20000000 	andcs	r0, r0, r0
 6e4:	02000000 	andeq	r0, r0, #0, 0
 6e8:	0e0d2328 	cdpeq	3, 0, cr2, cr13, cr8, {1}
 6ec:	df00000f 	svcle	0x0000000f
 6f0:	dd000004 	stcle	0, cr0, [r0, #-16]
 6f4:	0d000004 	stceq	0, cr0, [r0, #-16]
 6f8:	00000f04 	andeq	r0, r0, r4, lsl #30
 6fc:	000004f5 	strdeq	r0, [r0], -r5
 700:	000004f3 	strdeq	r0, [r0], -r3
 704:	000f1b0e 	andeq	r1, pc, lr, lsl #22
 708:	00004c00 	andeq	r4, r0, r0, lsl #24
 70c:	4c000200 	sfmmi	f0, 4, [r0], {-0}
 710:	00000000 	andeq	r0, r0, r0
 714:	03000000 	movweq	r0, #0
 718:	360d0c24 	strcc	r0, [sp], -r4, lsr #24
 71c:	0a00000f 	beq	44 <.debug_info+0x44>
 720:	08000005 	stmdaeq	r0, {r0, r2}
 724:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
 728:	00000f2c 	andeq	r0, r0, ip, lsr #30
 72c:	00000520 	andeq	r0, r0, r0, lsr #10
 730:	0000051e 	andeq	r0, r0, lr, lsl r5
 734:	00000000 	andeq	r0, r0, r0
 738:	000da00c 	andeq	sl, sp, ip
 73c:	00002000 	andeq	r2, r0, r0
 740:	20000100 	andcs	r0, r0, r0, lsl #2
 744:	04000000 	streq	r0, [r0], #-0
 748:	01000000 	mrseq	r0, (UNDEF: 0)
 74c:	07601609 	strbeq	r1, [r0, -r9, lsl #12]!
 750:	b1130000 	tstlt	r3, r0
 754:	3700000d 	strcc	r0, [r0, -sp]
 758:	33000005 	movwcc	r0, #5
 75c:	00000005 	andeq	r0, r0, r5
 760:	000e0c11 	andeq	r0, lr, r1, lsl ip
 764:	00002400 	andeq	r2, r0, r0, lsl #8
 768:	38000900 	stmdacc	r0, {r8, fp}
 76c:	01000000 	mrseq	r0, (UNDEF: 0)
 770:	080b0d0b 	stmdaeq	fp, {r0, r1, r3, r8, sl, fp}
 774:	3d0d0000 	stccc	0, cr0, [sp, #-0]
 778:	5800000e 	stmdapl	r0, {r1, r2, r3}
 77c:	56000005 	strpl	r0, [r0], -r5
 780:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
 784:	00000e32 	andeq	r0, r0, r2, lsr lr
 788:	0000056e 	andeq	r0, r0, lr, ror #10
 78c:	0000056c 	andeq	r0, r0, ip, ror #10
 790:	000e270d 	andeq	r2, lr, sp, lsl #14
 794:	00058400 	andeq	r8, r5, r0, lsl #8
 798:	00058200 	andeq	r8, r5, r0, lsl #4
 79c:	0e1d0d00 	cdpeq	13, 1, cr0, cr13, cr0, {0}
 7a0:	059a0000 	ldreq	r0, [sl]
 7a4:	05980000 	ldreq	r0, [r8]
 7a8:	38120000 	ldmdacc	r2, {}	; <UNPREDICTABLE>
 7ac:	13000000 	movwne	r0, #0
 7b0:	00000e50 	andeq	r0, r0, r0, asr lr
 7b4:	000005b3 			; <UNDEFINED> instruction: 0x000005b3
 7b8:	000005b1 			; <UNDEFINED> instruction: 0x000005b1
 7bc:	000e7014 	andeq	r7, lr, r4, lsl r0
 7c0:	00002400 	andeq	r2, r0, r0, lsl #8
 7c4:	40002300 	andmi	r2, r0, r0, lsl #6
 7c8:	03000000 	movweq	r0, #0
 7cc:	960d0c5a 			; <UNDEFINED> instruction: 0x960d0c5a
 7d0:	c900000e 	stmdbgt	r0, {r1, r2, r3}
 7d4:	c7000005 	strgt	r0, [r0, -r5]
 7d8:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
 7dc:	00000e8b 	andeq	r0, r0, fp, lsl #29
 7e0:	000005df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 7e4:	000005dd 	ldrdeq	r0, [r0], -sp
 7e8:	000e810d 	andeq	r8, lr, sp, lsl #2
 7ec:	0005f500 	andeq	pc, r5, r0, lsl #10
 7f0:	0005f300 	andeq	pc, r5, r0, lsl #6
 7f4:	00401200 	subeq	r1, r0, r0, lsl #4
 7f8:	aa130000 	bge	4c0800 <brkpt_mismatch_set+0x4c0608>
 7fc:	0e00000e 	cdpeq	0, 0, cr0, cr0, cr14, {0}
 800:	0c000006 	stceq	0, cr0, [r0], {6}
 804:	00000006 	andeq	r0, r0, r6
 808:	11000000 	mrsne	r0, (UNDEF: 0)
 80c:	00000e0c 	andeq	r0, r0, ip, lsl #28
 810:	00000024 	andeq	r0, r0, r4, lsr #32
 814:	00580037 	subseq	r0, r8, r7, lsr r0
 818:	0c010000 	stceq	0, cr0, [r1], {-0}
 81c:	0008b60d 	andeq	fp, r8, sp, lsl #12
 820:	0e3d0d00 	cdpeq	13, 3, cr0, cr13, cr0, {0}
 824:	06240000 	strteq	r0, [r4], -r0
 828:	06220000 	strteq	r0, [r2], -r0
 82c:	320d0000 	andcc	r0, sp, #0, 0
 830:	3a00000e 	bcc	40 <.debug_info+0x40>
 834:	38000006 	stmdacc	r0, {r1, r2}
 838:	0d000006 	stceq	0, cr0, [r0, #-24]	; 0xffffffe8
 83c:	00000e27 	andeq	r0, r0, r7, lsr #28
 840:	00000650 	andeq	r0, r0, r0, asr r6
 844:	0000064e 	andeq	r0, r0, lr, asr #12
 848:	000e1d0d 	andeq	r1, lr, sp, lsl #26
 84c:	00066600 	andeq	r6, r6, r0, lsl #12
 850:	00066400 	andeq	r6, r6, r0, lsl #8
 854:	00581200 	subseq	r1, r8, r0, lsl #4
 858:	50130000 	andspl	r0, r3, r0
 85c:	7f00000e 	svcvc	0x0000000e
 860:	7d000006 	stcvc	0, cr0, [r0, #-24]	; 0xffffffe8
 864:	14000006 	strne	r0, [r0], #-6
 868:	00000e70 	andeq	r0, r0, r0, ror lr
 86c:	00000024 	andeq	r0, r0, r4, lsr #32
 870:	00780051 	rsbseq	r0, r8, r1, asr r0
 874:	5a030000 	bpl	c087c <brkpt_mismatch_set+0xc0684>
 878:	0e960d0c 	cdpeq	13, 9, cr0, cr6, cr12, {0}
 87c:	06950000 	ldreq	r0, [r5], r0
 880:	06930000 	ldreq	r0, [r3], r0
 884:	8b0d0000 	blhi	34088c <brkpt_mismatch_set+0x340694>
 888:	ab00000e 	blge	40 <.debug_info+0x40>
 88c:	a9000006 	stmdbge	r0, {r1, r2}
 890:	0d000006 	stceq	0, cr0, [r0, #-24]	; 0xffffffe8
 894:	00000e81 	andeq	r0, r0, r1, lsl #29
 898:	000006c1 	andeq	r0, r0, r1, asr #13
 89c:	000006bf 			; <UNDEFINED> instruction: 0x000006bf
 8a0:	00007812 	andeq	r7, r0, r2, lsl r8
 8a4:	0eaa1300 	cdpeq	3, 10, cr1, cr10, cr0, {0}
 8a8:	06da0000 	ldrbeq	r0, [sl], r0
 8ac:	06d80000 	ldrbeq	r0, [r8], r0
 8b0:	00000000 	andeq	r0, r0, r0
 8b4:	70110000 	andsvc	r0, r1, r0
 8b8:	2c00000e 	stccs	0, cr0, [r0], {14}
 8bc:	02000000 	andeq	r0, r0, #0, 0
 8c0:	00009000 	andeq	r9, r0, r0
 8c4:	0d0d0100 	stfeqs	f0, [sp, #-0]
 8c8:	00000907 	andeq	r0, r0, r7, lsl #18
 8cc:	000e960d 	andeq	r9, lr, sp, lsl #12
 8d0:	0006f000 	andeq	pc, r6, r0
 8d4:	0006ee00 	andeq	lr, r6, r0, lsl #28
 8d8:	0e8b0d00 	cdpeq	13, 8, cr0, cr11, cr0, {0}
 8dc:	07060000 	streq	r0, [r6, -r0]
 8e0:	07040000 	streq	r0, [r4, -r0]
 8e4:	810d0000 	mrshi	r0, (UNDEF: 13)
 8e8:	1c00000e 	stcne	0, cr0, [r0], {14}
 8ec:	1a000007 	bne	24 <.debug_info+0x24>
 8f0:	12000007 	andne	r0, r0, #7, 0
 8f4:	00000090 	muleq	r0, r0, r0
 8f8:	000eaa13 	andeq	sl, lr, r3, lsl sl
 8fc:	00073100 	andeq	r3, r7, r0, lsl #2
 900:	00072f00 	andeq	r2, r7, r0, lsl #30
 904:	11000000 	mrsne	r0, (UNDEF: 0)
 908:	00000e0c 	andeq	r0, r0, ip, lsl #28
 90c:	0000002c 	andeq	r0, r0, ip, lsr #32
 910:	00a8001c 	adceq	r0, r8, ip, lsl r0
 914:	0f010000 	svceq	0x00010000
 918:	0009b20d 	andeq	fp, r9, sp, lsl #4
 91c:	0e3d0d00 	cdpeq	13, 3, cr0, cr13, cr0, {0}
 920:	07470000 	strbeq	r0, [r7, -r0]
 924:	07450000 	strbeq	r0, [r5, -r0]
 928:	320d0000 	andcc	r0, sp, #0, 0
 92c:	5d00000e 	stcpl	0, cr0, [r0, #-56]	; 0xffffffc8
 930:	5b000007 	blpl	24 <.debug_info+0x24>
 934:	0d000007 	stceq	0, cr0, [r0, #-28]	; 0xffffffe4
 938:	00000e27 	andeq	r0, r0, r7, lsr #28
 93c:	00000773 	andeq	r0, r0, r3, ror r7
 940:	00000771 	andeq	r0, r0, r1, ror r7
 944:	000e1d0d 	andeq	r1, lr, sp, lsl #26
 948:	00078900 	andeq	r8, r7, r0, lsl #18
 94c:	00078700 	andeq	r8, r7, r0, lsl #14
 950:	00a81200 	adceq	r1, r8, r0, lsl #4
 954:	50130000 	andspl	r0, r3, r0
 958:	a600000e 	strge	r0, [r0], -lr
 95c:	a4000007 	strge	r0, [r0], #-7
 960:	14000007 	strne	r0, [r0], #-7
 964:	00000e70 	andeq	r0, r0, r0, ror lr
 968:	0000002c 	andeq	r0, r0, ip, lsr #32
 96c:	00c80036 	sbceq	r0, r8, r6, lsr r0
 970:	5a030000 	bpl	c0978 <brkpt_mismatch_set+0xc0780>
 974:	0e960d0c 	cdpeq	13, 9, cr0, cr6, cr12, {0}
 978:	07bc0000 	ldreq	r0, [ip, r0]!
 97c:	07ba0000 	ldreq	r0, [sl, r0]!
 980:	8b0d0000 	blhi	340988 <brkpt_mismatch_set+0x340790>
 984:	d200000e 	andle	r0, r0, #14, 0
 988:	d0000007 	andle	r0, r0, r7
 98c:	0d000007 	stceq	0, cr0, [r0, #-28]	; 0xffffffe4
 990:	00000e81 	andeq	r0, r0, r1, lsl #29
 994:	000007e8 	andeq	r0, r0, r8, ror #15
 998:	000007e6 	andeq	r0, r0, r6, ror #15
 99c:	0000c812 	andeq	ip, r0, r2, lsl r8
 9a0:	0eaa1300 	cdpeq	3, 10, cr1, cr10, cr0, {0}
 9a4:	08050000 	stmdaeq	r5, {}	; <UNPREDICTABLE>
 9a8:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
 9ac:	00000000 	andeq	r0, r0, r0
 9b0:	be0c0000 	cdplt	0, 0, cr0, cr12, cr0, {0}
 9b4:	3800000d 	stmdacc	r0, {r0, r2, r3}
 9b8:	02000000 	andeq	r0, r0, #0, 0
 9bc:	00003800 	andeq	r3, r0, r0, lsl #16
 9c0:	00000c00 	andeq	r0, r0, r0, lsl #24
 9c4:	05100100 	ldreq	r0, [r0, #-256]	; 0xffffff00
 9c8:	000009fe 	strdeq	r0, [r0], -lr
 9cc:	000dcb0d 	andeq	ip, sp, sp, lsl #22
 9d0:	00081b00 	andeq	r1, r8, r0, lsl #22
 9d4:	00081900 	andeq	r1, r8, r0, lsl #18
 9d8:	0fcb0e00 	svceq	0x00cb0e00
 9dc:	003c0000 	eorseq	r0, ip, r0
 9e0:	00010000 	andeq	r0, r1, r0
 9e4:	0000003c 	andeq	r0, r0, ip, lsr r0
 9e8:	00000008 	andeq	r0, r0, r8
 9ec:	13010a02 	movwne	r0, #6658	; 0x1a02
 9f0:	00000fd8 	ldrdeq	r0, [r0], -r8
 9f4:	00000830 	andeq	r0, r0, r0, lsr r8
 9f8:	0000082e 	andeq	r0, r0, lr, lsr #16
 9fc:	2c140000 	ldccs	0, cr0, [r4], {-0}
 a00:	6000000d 	andvs	r0, r0, sp
 a04:	02000000 	andeq	r0, r0, #0, 0
 a08:	0000e000 	andeq	lr, r0, r0
 a0c:	09070100 	stmdbeq	r7, {r8}
 a10:	0000e012 	andeq	lr, r0, r2, lsl r0
 a14:	0d481300 	stcleq	3, cr1, [r8, #-0]
 a18:	084a0000 	stmdaeq	sl, {}^	; <UNPREDICTABLE>
 a1c:	08440000 	stmdaeq	r4, {}^	; <UNPREDICTABLE>
 a20:	6a110000 	bvs	440a28 <brkpt_mismatch_set+0x440830>
 a24:	6000000d 	andvs	r0, r0, sp
 a28:	04000000 	streq	r0, [r0], #-0
 a2c:	00010800 	andeq	r0, r1, r0, lsl #16
 a30:	082e0200 	stmdaeq	lr!, {r9}
 a34:	00000b07 	andeq	r0, r0, r7, lsl #22
 a38:	00010812 	andeq	r0, r1, r2, lsl r8
 a3c:	0d7b1300 	ldcleq	3, cr1, [fp, #-0]
 a40:	087d0000 	ldmdaeq	sp!, {}^	; <UNPREDICTABLE>
 a44:	08790000 	ldmdaeq	r9!, {}^	; <UNPREDICTABLE>
 a48:	d60c0000 	strle	r0, [ip], -r0
 a4c:	6000000d 	andvs	r0, r0, sp
 a50:	06000000 	streq	r0, [r0], -r0
 a54:	00006000 	andeq	r6, r0, r0
 a58:	00000400 	andeq	r0, r0, r0, lsl #8
 a5c:	15270200 	strne	r0, [r7, #-512]!	; 0xfffffe00
 a60:	00000a72 	andeq	r0, r0, r2, ror sl
 a64:	000de713 	andeq	lr, sp, r3, lsl r7
 a68:	00089f00 	andeq	r9, r8, r0, lsl #30
 a6c:	00089b00 	andeq	r9, r8, r0, lsl #22
 a70:	1b0c0000 	blne	300a78 <brkpt_mismatch_set+0x300880>
 a74:	6400000f 	strvs	r0, [r0], #-15
 a78:	03000000 	movweq	r0, #0
 a7c:	00006400 	andeq	r6, r0, r0, lsl #8
 a80:	00000000 	andeq	r0, r0, r0
 a84:	0c280200 	sfmeq	f0, 4, [r8], #-0
 a88:	00000aa7 	andeq	r0, r0, r7, lsr #21
 a8c:	000f360d 	andeq	r3, pc, sp, lsl #12
 a90:	0008c000 	andeq	ip, r8, r0
 a94:	0008be00 	andeq	fp, r8, r0, lsl #28
 a98:	0f2c0d00 	svceq	0x002c0d00
 a9c:	08d60000 	ldmeq	r6, {}^	; <UNPREDICTABLE>
 aa0:	08d40000 	ldmeq	r4, {}^	; <UNPREDICTABLE>
 aa4:	14000000 	strne	r0, [r0], #-0
 aa8:	00000ef3 	strdeq	r0, [r0], -r3
 aac:	000000c0 	andeq	r0, r0, r0, asr #1
 ab0:	01280000 			; <UNDEFINED> instruction: 0x01280000
 ab4:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 ab8:	0f0e0d23 	svceq	0x000e0d23
 abc:	08eb0000 	stmiaeq	fp!, {}^	; <UNPREDICTABLE>
 ac0:	08e90000 	stmiaeq	r9!, {}^	; <UNPREDICTABLE>
 ac4:	040d0000 	streq	r0, [sp], #-0
 ac8:	0100000f 	tsteq	r0, pc
 acc:	ff000009 			; <UNDEFINED> instruction: 0xff000009
 ad0:	0e000008 	cdpeq	0, 0, cr0, cr0, cr8, {0}
 ad4:	00000f1b 	andeq	r0, r0, fp, lsl pc
 ad8:	000000c0 	andeq	r0, r0, r0, asr #1
 adc:	00c00002 	sbceq	r0, r0, r2
 ae0:	00000000 	andeq	r0, r0, r0
 ae4:	24030000 	strcs	r0, [r3], #-0
 ae8:	0f360d0c 	svceq	0x00360d0c
 aec:	09160000 	ldmdbeq	r6, {}	; <UNPREDICTABLE>
 af0:	09140000 	ldmdbeq	r4, {}	; <UNPREDICTABLE>
 af4:	2c0d0000 	stccs	0, cr0, [sp], {-0}
 af8:	2c00000f 	stccs	0, cr0, [r0], {15}
 afc:	2a000009 	bcs	2c <.debug_info+0x2c>
 b00:	00000009 	andeq	r0, r0, r9
 b04:	0c000000 	stceq	0, cr0, [r0], {-0}
 b08:	00000dd6 	ldrdeq	r0, [r0], -r6
 b0c:	00000074 	andeq	r0, r0, r4, ror r0
 b10:	00740002 	rsbseq	r0, r4, r2
 b14:	00040000 	andeq	r0, r4, r0
 b18:	33020000 	movwcc	r0, #8192	; 0x2000
 b1c:	000b2f15 	andeq	r2, fp, r5, lsl pc
 b20:	0de71300 	stcleq	3, cr1, [r7]
 b24:	09430000 	stmdbeq	r3, {}^	; <UNPREDICTABLE>
 b28:	093f0000 	ldmdbeq	pc!, {}	; <UNPREDICTABLE>
 b2c:	0c000000 	stceq	0, cr0, [r0], {-0}
 b30:	00000f96 	muleq	r0, r6, pc	; <UNPREDICTABLE>
 b34:	00000078 	andeq	r0, r0, r8, ror r0
 b38:	0078000a 	rsbseq	r0, r8, sl
 b3c:	00080000 	andeq	r0, r8, r0
 b40:	35020000 	strcc	r0, [r2, #-0]
 b44:	000b640c 	andeq	r6, fp, ip, lsl #8
 b48:	0fb10d00 	svceq	0x00b10d00
 b4c:	09640000 	stmdbeq	r4!, {}^	; <UNPREDICTABLE>
 b50:	09620000 	stmdbeq	r2!, {}^	; <UNPREDICTABLE>
 b54:	a70d0000 	strge	r0, [sp, -r0]
 b58:	7a00000f 	bvc	44 <.debug_info+0x44>
 b5c:	78000009 	stmdavc	r0, {r0, r3}
 b60:	00000009 	andeq	r0, r0, r9
 b64:	000df40c 	andeq	pc, sp, ip, lsl #8
 b68:	00008000 	andeq	r8, r0, r0
 b6c:	80000200 	andhi	r0, r0, r0, lsl #4
 b70:	0c000000 	stceq	0, cr0, [r0], {-0}
 b74:	02000000 	andeq	r0, r0, #0, 0
 b78:	0bb00536 	bleq	fec02058 <brkpt_mismatch_set+0xfec01e60>
 b7c:	010d0000 	mrseq	r0, (UNDEF: 13)
 b80:	9500000e 	strls	r0, [r0, #-14]
 b84:	93000009 	movwls	r0, #9
 b88:	0e000009 	cdpeq	0, 0, cr0, cr0, cr9, {0}
 b8c:	00000fcb 	andeq	r0, r0, fp, asr #31
 b90:	00000084 	andeq	r0, r0, r4, lsl #1
 b94:	00840001 	addeq	r0, r4, r1
 b98:	00080000 	andeq	r0, r8, r0
 b9c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
 ba0:	0fd81301 	svceq	0x00d81301
 ba4:	09ac0000 	stmibeq	ip!, {}	; <UNPREDICTABLE>
 ba8:	09a80000 	stmibeq	r8!, {}	; <UNPREDICTABLE>
 bac:	00000000 	andeq	r0, r0, r0
 bb0:	000d6a11 	andeq	r6, sp, r1, lsl sl
 bb4:	00008c00 	andeq	r8, r0, r0, lsl #24
 bb8:	40000300 	andmi	r0, r0, r0, lsl #6
 bbc:	02000001 	andeq	r0, r0, #1, 0
 bc0:	0c950538 	cfldr32eq	mvfx0, [r5], {56}	; 0x38
 bc4:	40120000 	andsmi	r0, r2, r0
 bc8:	13000001 	movwne	r0, #1
 bcc:	00000d7b 	andeq	r0, r0, fp, ror sp
 bd0:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 bd4:	000009cc 	andeq	r0, r0, ip, asr #19
 bd8:	000dd60c 	andeq	sp, sp, ip, lsl #12
 bdc:	00008c00 	andeq	r8, r0, r0, lsl #24
 be0:	8c000500 	cfstr32hi	mvfx0, [r0], {-0}
 be4:	04000000 	streq	r0, [r0], #-0
 be8:	02000000 	andeq	r0, r0, #0, 0
 bec:	0c001527 	cfstr32eq	mvfx1, [r0], {39}	; 0x27
 bf0:	e7130000 	ldr	r0, [r3, -r0]
 bf4:	f200000d 	vhadd.s8	d0, d0, d13
 bf8:	ee000009 	cdp	0, 0, cr0, cr0, cr9, {0}
 bfc:	00000009 	andeq	r0, r0, r9
 c00:	000f1b0c 	andeq	r1, pc, ip, lsl #22
 c04:	00009000 	andeq	r9, r0, r0
 c08:	90000300 	andls	r0, r0, r0, lsl #6
 c0c:	00000000 	andeq	r0, r0, r0
 c10:	02000000 	andeq	r0, r0, #0, 0
 c14:	0c350c28 	ldceq	12, cr0, [r5], #-160	; 0xffffff60
 c18:	360d0000 	strcc	r0, [sp], -r0
 c1c:	1300000f 	movwne	r0, #15
 c20:	1100000a 	tstne	r0, sl
 c24:	0d00000a 	stceq	0, cr0, [r0, #-40]	; 0xffffffd8
 c28:	00000f2c 	andeq	r0, r0, ip, lsr #30
 c2c:	00000a29 	andeq	r0, r0, r9, lsr #20
 c30:	00000a27 	andeq	r0, r0, r7, lsr #20
 c34:	0ef31400 	cdpeq	4, 15, cr1, cr3, cr0, {0}
 c38:	00e40000 	rsceq	r0, r4, r0
 c3c:	00000000 	andeq	r0, r0, r0
 c40:	00000160 	andeq	r0, r0, r0, ror #2
 c44:	0d232802 	stceq	8, cr2, [r3, #-8]!
 c48:	00000f0e 	andeq	r0, r0, lr, lsl #30
 c4c:	00000a3e 	andeq	r0, r0, lr, lsr sl
 c50:	00000a3c 	andeq	r0, r0, ip, lsr sl
 c54:	000f040d 	andeq	r0, pc, sp, lsl #8
 c58:	000a5400 	andeq	r5, sl, r0, lsl #8
 c5c:	000a5200 	andeq	r5, sl, r0, lsl #4
 c60:	0f1b0e00 	svceq	0x001b0e00
 c64:	00e40000 	rsceq	r0, r4, r0
 c68:	00020000 	andeq	r0, r2, r0
 c6c:	000000e4 	andeq	r0, r0, r4, ror #1
 c70:	00000000 	andeq	r0, r0, r0
 c74:	0d0c2403 	cfstrseq	mvf2, [ip, #-12]
 c78:	00000f36 	andeq	r0, r0, r6, lsr pc
 c7c:	00000a69 	andeq	r0, r0, r9, ror #20
 c80:	00000a67 	andeq	r0, r0, r7, ror #20
 c84:	000f2c0d 	andeq	r2, pc, sp, lsl #24
 c88:	000a7f00 	andeq	r7, sl, r0, lsl #30
 c8c:	000a7d00 	andeq	r7, sl, r0, lsl #26
 c90:	00000000 	andeq	r0, r0, r0
 c94:	00bc1500 	adcseq	r1, ip, r0, lsl #10
 c98:	0fe30000 	svceq	0x00e30000
 c9c:	0cce0000 	stcleq	0, cr0, [lr], {0}
 ca0:	01160000 	tsteq	r6, r0
 ca4:	84030550 	strhi	r0, [r3], #-1360	; 0xfffffab0
 ca8:	16000000 	strne	r0, [r0], -r0
 cac:	03055101 	movweq	r5, #20737	; 0x5101
 cb0:	00000000 	andeq	r0, r0, r0
 cb4:	05520116 	ldrbeq	r0, [r2, #-278]	; 0xfffffeea
 cb8:	00000003 	andeq	r0, r0, r3
 cbc:	53011600 	movwpl	r1, #5632	; 0x1600
 cc0:	16380802 	ldrtne	r0, [r8], -r2, lsl #16
 cc4:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 cc8:	00009803 	andeq	r9, r0, r3, lsl #16
 ccc:	c0100000 	andsgt	r0, r0, r0
 cd0:	ef000000 	svc	0x00000000
 cd4:	1500000f 	strne	r0, [r0, #-15]
 cd8:	000000e0 	andeq	r0, r0, r0, ror #1
 cdc:	00000fe3 	andeq	r0, r0, r3, ror #31
 ce0:	00000d06 	andeq	r0, r0, r6, lsl #26
 ce4:	05500116 	ldrbeq	r0, [r0, #-278]	; 0xfffffeea
 ce8:	00006003 	andeq	r6, r0, r3
 cec:	51011600 	tstpl	r1, r0, lsl #12
 cf0:	00000305 	andeq	r0, r0, r5, lsl #6
 cf4:	01160000 	tsteq	r6, r0
 cf8:	00030552 	andeq	r0, r3, r2, asr r5
 cfc:	16000000 	strne	r0, [r0], -r0
 d00:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 d04:	e410002f 	ldr	r0, [r0], #-47	; 0xffffffd1
 d08:	ef000000 	svc	0x00000000
 d0c:	0000000f 	andeq	r0, r0, pc
 d10:	a8180000 	ldmdage	r8, {}	; <UNPREDICTABLE>
 d14:	02000001 	andeq	r0, r0, #1, 0
 d18:	2c03146b 	cfstrscs	mvf1, [r3], {107}	; 0x6b
 d1c:	1900000d 	stmdbne	r0, {r0, r2, r3}
 d20:	0000006a 	andeq	r0, r0, sl, rrx
 d24:	5d0e6c02 	stcpl	12, cr6, [lr, #-8]
 d28:	00000000 	andeq	r0, r0, r0
 d2c:	00017f18 	andeq	r7, r1, r8, lsl pc
 d30:	142c0200 	strtne	r0, [ip], #-512	; 0xfffffe00
 d34:	000d5503 	andeq	r5, sp, r3, lsl #10
 d38:	02e41a00 	rsceq	r1, r4, #0, 20
 d3c:	0d650000 	stcleq	0, cr0, [r5, #-0]
 d40:	03050000 	movweq	r0, #20480	; 0x5000
 d44:	00000000 	andeq	r0, r0, r0
 d48:	00004519 	andeq	r4, r0, r9, lsl r5
 d4c:	0e330200 	cdpeq	2, 3, cr0, cr3, cr0, {0}
 d50:	0000005d 	andeq	r0, r0, sp, asr r0
 d54:	00b41b00 	adcseq	r1, r4, r0, lsl #22
 d58:	0d650000 	stcleq	0, cr0, [r5, #-0]
 d5c:	2c1c0000 	ldccs	0, cr0, [ip], {-0}
 d60:	0b000000 	bleq	d68 <.debug_info+0xd68>
 d64:	0d550900 	vldreq.16	s1, [r5, #-0]	; <UNPREDICTABLE>
 d68:	4a1d0000 	bmi	740008 <brkpt_mismatch_set+0x73fe10>
 d6c:	02000000 	andeq	r0, r0, #0, 0
 d70:	00251326 	eoreq	r1, r5, r6, lsr #6
 d74:	88030000 	stmdahi	r3, {}	; <UNPREDICTABLE>
 d78:	1900000d 	stmdbne	r0, {r0, r2, r3}
 d7c:	00000045 	andeq	r0, r0, r5, asr #32
 d80:	5d0e2702 	stcpl	7, cr2, [lr, #-8]
 d84:	00000000 	andeq	r0, r0, r0
 d88:	00019a18 	andeq	r9, r1, r8, lsl sl
 d8c:	010d0200 	mrseq	r0, SP_fiq
 d90:	000da003 	andeq	sl, sp, r3
 d94:	00761e00 	rsbseq	r1, r6, r0, lsl #28
 d98:	5d010d02 	stcpl	13, cr0, [r1, #-8]
 d9c:	00000000 	andeq	r0, r0, r0
 da0:	0000001d 	andeq	r0, r0, sp, lsl r0
 da4:	010a0200 	mrseq	r0, R10_fiq
 da8:	0000005d 	andeq	r0, r0, sp, asr r0
 dac:	000dbe03 	andeq	fp, sp, r3, lsl #28
 db0:	65721f00 	ldrbvs	r1, [r2, #-3840]!	; 0xfffff100
 db4:	0a020074 	beq	80f8c <brkpt_mismatch_set+0x80d94>
 db8:	00005d01 	andeq	r5, r0, r1, lsl #26
 dbc:	6c180000 	ldcvs	0, cr0, [r8], {-0}
 dc0:	02000001 	andeq	r0, r0, #1, 0
 dc4:	d603010a 	strle	r0, [r3], -sl, lsl #2
 dc8:	1e00000d 	cdpne	0, 0, cr0, cr0, cr13, {0}
 dcc:	0a020076 	beq	80fac <brkpt_mismatch_set+0x80db4>
 dd0:	00005d01 	andeq	r5, r0, r1, lsl #26
 dd4:	0e1d0000 	cdpeq	0, 1, cr0, cr13, cr0, {0}
 dd8:	02000000 	andeq	r0, r0, #0, 0
 ddc:	005d0108 	subseq	r0, sp, r8, lsl #2
 de0:	f4030000 	vst4.8	{d0-d3}, [r3], r0
 de4:	1f00000d 	svcne	0x0000000d
 de8:	00746572 	rsbseq	r6, r4, r2, ror r5
 dec:	5d010802 	stcpl	8, cr0, [r1, #-8]
 df0:	00000000 	andeq	r0, r0, r0
 df4:	00006f18 	andeq	r6, r0, r8, lsl pc
 df8:	01080200 	mrseq	r0, R8_fiq
 dfc:	000e0c03 	andeq	r0, lr, r3, lsl #24
 e00:	00761e00 	rsbseq	r1, r6, r0, lsl #28
 e04:	5d010802 	stcpl	8, cr0, [r1, #-8]
 e08:	00000000 	andeq	r0, r0, r0
 e0c:	0001501d 	andeq	r5, r1, sp, lsl r0
 e10:	014d0300 	mrseq	r0, (UNDEF: 125)
 e14:	0000005d 	andeq	r0, r0, sp, asr r0
 e18:	000e5b03 	andeq	r5, lr, r3, lsl #22
 e1c:	00781e00 	rsbseq	r1, r8, r0, lsl #28
 e20:	5d134d03 	ldcpl	13, cr4, [r3, #-12]
 e24:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 e28:	0300626c 	movweq	r6, #620	; 0x26c
 e2c:	002c1f4d 	eoreq	r1, ip, sp, asr #30
 e30:	751e0000 	ldrvc	r0, [lr, #-0]
 e34:	4d030062 	stcmi	0, cr0, [r3, #-392]	; 0xfffffe78
 e38:	00002c2c 	andeq	r2, r0, ip, lsr #24
 e3c:	00761e00 	rsbseq	r1, r6, r0, lsl #28
 e40:	5d394d03 	ldcpl	13, cr4, [r9, #-12]!
 e44:	20000000 	andcs	r0, r0, r0
 e48:	000002e4 	andeq	r0, r0, r4, ror #5
 e4c:	00000e6b 	andeq	r0, r0, fp, ror #28
 e50:	03006e1f 	movweq	r6, #3615	; 0xe1f
 e54:	002c0e56 	eoreq	r0, ip, r6, asr lr
 e58:	1b000000 	blne	e60 <.debug_info+0xe60>
 e5c:	000000b4 	strheq	r0, [r0], -r4
 e60:	00000e6b 	andeq	r0, r0, fp, ror #28
 e64:	00002c1c 	andeq	r2, r0, ip, lsl ip
 e68:	09000800 	stmdbeq	r0, {fp}
 e6c:	00000e5b 	andeq	r0, r0, fp, asr lr
 e70:	0000981d 	andeq	r9, r0, sp, lsl r8
 e74:	01410300 	mrseq	r0, (UNDEF: 113)
 e78:	0000005d 	andeq	r0, r0, sp, asr r0
 e7c:	000eb703 	andeq	fp, lr, r3, lsl #14
 e80:	00781e00 	rsbseq	r1, r8, r0, lsl #28
 e84:	5d134103 	ldfpls	f4, [r3, #-12]
 e88:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 e8c:	0300626c 	movweq	r6, #620	; 0x26c
 e90:	002c1f41 	eoreq	r1, ip, r1, asr #30
 e94:	751e0000 	ldrvc	r0, [lr, #-0]
 e98:	41030062 	tstmi	r3, r2, rrx
 e9c:	00002c2c 	andeq	r2, r0, ip, lsr #24
 ea0:	02e42000 	rsceq	r2, r4, #0, 0
 ea4:	0e6b0000 	cdpeq	0, 6, cr0, cr11, cr0, {0}
 ea8:	88190000 	ldmdahi	r9, {}	; <UNPREDICTABLE>
 eac:	03000002 	movweq	r0, #2
 eb0:	005d0e45 	subseq	r0, sp, r5, asr #28
 eb4:	1d000000 	stcne	0, cr0, [r0, #-0]
 eb8:	0000028d 	andeq	r0, r0, sp, lsl #5
 ebc:	5d182f03 	ldcpl	15, cr2, [r8, #-12]
 ec0:	03000000 	movweq	r0, #0
 ec4:	00000ede 	ldrdeq	r0, [r0], -lr
 ec8:	00007d21 	andeq	r7, r0, r1, lsr #26
 ecc:	2b2f0300 	blcs	bc1ad4 <brkpt_mismatch_set+0xbc18dc>
 ed0:	0000002c 	andeq	r0, r0, ip, lsr #32
 ed4:	0002e420 	andeq	lr, r2, r0, lsr #8
 ed8:	000eee00 	andeq	lr, lr, r0, lsl #28
 edc:	b41b0000 	ldrlt	r0, [fp], #-0
 ee0:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
 ee4:	1c00000e 	stcne	0, cr0, [r0], {14}
 ee8:	0000002c 	andeq	r0, r0, ip, lsr #32
 eec:	de090009 	cdple	0, 0, cr0, cr9, cr9, {0}
 ef0:	1d00000e 	stcne	0, cr0, [r0, #-56]	; 0xffffffc8
 ef4:	000000a1 	andeq	r0, r0, r1, lsr #1
 ef8:	2c012303 	stccs	3, cr2, [r1], {3}
 efc:	03000000 	movweq	r0, #0
 f00:	00000f1b 	andeq	r0, r0, fp, lsl pc
 f04:	0300781e 	movweq	r7, #2078	; 0x81e
 f08:	005d1523 	subseq	r1, sp, r3, lsr #10
 f0c:	621e0000 	andsvs	r0, lr, #0, 0
 f10:	03007469 	movweq	r7, #1129	; 0x469
 f14:	002c2123 	eoreq	r2, ip, r3, lsr #2
 f18:	1d000000 	stcne	0, cr0, [r0, #-0]
 f1c:	0000005a 	andeq	r0, r0, sl, asr r0
 f20:	2c011e03 	stccs	14, cr1, [r1], {3}
 f24:	03000000 	movweq	r0, #0
 f28:	00000f4c 	andeq	r0, r0, ip, asr #30
 f2c:	0300781e 	movweq	r7, #2078	; 0x81e
 f30:	005d141e 	subseq	r1, sp, lr, lsl r4
 f34:	621e0000 	andsvs	r0, lr, #0, 0
 f38:	03007469 	movweq	r7, #1129	; 0x469
 f3c:	002c201e 	eoreq	r2, ip, lr, lsl r0
 f40:	e4200000 	strt	r0, [r0], #-0
 f44:	ee000002 	cdp	0, 0, cr0, cr0, cr2, {0}
 f48:	0000000e 	andeq	r0, r0, lr
 f4c:	0002dc1d 	andeq	sp, r2, sp, lsl ip
 f50:	010e0300 	mrseq	r0, ELR_hyp
 f54:	0000005d 	andeq	r0, r0, sp, asr r0
 f58:	000f8103 	andeq	r8, pc, r3, lsl #2
 f5c:	00781e00 	rsbseq	r1, r8, r0, lsl #28
 f60:	5d120e03 	ldcpl	14, cr0, [r2, #-12]
 f64:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 f68:	00746962 	rsbseq	r6, r4, r2, ror #18
 f6c:	2c1e0e03 	ldccs	14, cr0, [lr], {3}
 f70:	22000000 	andcs	r0, r0, #0, 0
 f74:	000002e4 	andeq	r0, r0, r4, ror #5
 f78:	00000f91 	muleq	r0, r1, pc	; <UNPREDICTABLE>
 f7c:	000002dc 	ldrdeq	r0, [r0], -ip
 f80:	00b41b00 	adcseq	r1, r4, r0, lsl #22
 f84:	0f910000 	svceq	0x00910000
 f88:	2c1c0000 	ldccs	0, cr0, [ip], {-0}
 f8c:	07000000 	streq	r0, [r0, -r0]
 f90:	0f810900 	svceq	0x00810900
 f94:	481d0000 	ldmdami	sp, {}	; <UNPREDICTABLE>
 f98:	03000001 	movweq	r0, #1
 f9c:	005d0107 	subseq	r0, sp, r7, lsl #2
 fa0:	cb030000 	blgt	c0fa8 <brkpt_mismatch_set+0xc0db0>
 fa4:	1e00000f 	cdpne	0, 0, cr0, cr0, cr15, {0}
 fa8:	07030078 	smlsdxeq	r3, r8, r0, r0
 fac:	00005d12 	andeq	r5, r0, r2, lsl sp
 fb0:	69621e00 	stmdbvs	r2!, {r9, sl, fp, ip}^
 fb4:	07030074 	smlsdxeq	r3, r4, r0, r0
 fb8:	00002c1e 	andeq	r2, r0, lr, lsl ip
 fbc:	02e42200 	rsceq	r2, r4, #0, 4
 fc0:	0f910000 	svceq	0x00910000
 fc4:	01480000 	mrseq	r0, (UNDEF: 72)
 fc8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 fcc:	0000018b 	andeq	r0, r0, fp, lsl #3
 fd0:	03140504 	tsteq	r4, #4, 10	; 0x1000000
 fd4:	00000fe3 	andeq	r0, r0, r3, ror #31
 fd8:	0400721f 	streq	r7, [r0], #-543	; 0xfffffde1
 fdc:	002c0e06 	eoreq	r0, ip, r6, lsl #28
 fe0:	23000000 	movwcs	r0, #0
 fe4:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
 fe8:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
 fec:	23062805 	movwcs	r2, #26629	; 0x6805
 ff0:	000000ef 	andeq	r0, r0, pc, ror #1
 ff4:	000000ef 	andeq	r0, r0, pc, ror #1
 ff8:	00066e05 	andeq	r6, r6, r5, lsl #28

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <brkpt_mismatch_set+0x2bfeb4>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <brkpt_mismatch_set+0xe83648>
  30:	0b390b3b 	bleq	e42d24 <brkpt_mismatch_set+0xe42b2c>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <brkpt_mismatch_set+0x380a5c>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <brkpt_mismatch_set+0xec2b6c>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  80:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  84:	00130119 	andseq	r0, r3, r9, lsl r1
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0e03 	bleq	e838a0 <brkpt_mismatch_set+0xe836a8>
  90:	0b390b3b 	bleq	e42d84 <brkpt_mismatch_set+0xe42b8c>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  9c:	011d0c00 	tsteq	sp, r0, lsl #24
  a0:	01521331 	cmpeq	r2, r1, lsr r3
  a4:	110542b8 			; <UNDEFINED> instruction: 0x110542b8
  a8:	58061201 	stmdapl	r6, {r0, r9, ip}
  ac:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
  b0:	0013010b 	andseq	r0, r3, fp, lsl #2
  b4:	00050d00 	andeq	r0, r5, r0, lsl #26
  b8:	17021331 	smladxne	r2, r1, r3, r1
  bc:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  c0:	011d0e00 	tsteq	sp, r0, lsl #28
  c4:	01521331 	cmpeq	r2, r1, lsr r3
  c8:	110542b8 			; <UNDEFINED> instruction: 0x110542b8
  cc:	58061201 	stmdapl	r6, {r0, r9, ip}
  d0:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
  d4:	0f00000b 	svceq	0x0000000b
  d8:	13310034 	teqne	r1, #52, 0	; 0x34
  dc:	00000b1c 	andeq	r0, r0, ip, lsl fp
  e0:	01828910 	orreq	r8, r2, r0, lsl r9
  e4:	31011100 	mrscc	r1, (UNDEF: 17)
  e8:	11000013 	tstne	r0, r3, lsl r0
  ec:	1331011d 	teqne	r1, #1073741831	; 0x40000007
  f0:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
  f4:	58175505 	ldmdapl	r7, {r0, r2, r8, sl, ip, lr}
  f8:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
  fc:	0013010b 	andseq	r0, r3, fp, lsl #2
 100:	010b1200 	mrseq	r1, R11_fiq
 104:	00001755 	andeq	r1, r0, r5, asr r7
 108:	31003413 	tstcc	r0, r3, lsl r4
 10c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 110:	00001742 	andeq	r1, r0, r2, asr #14
 114:	31011d14 	tstcc	r1, r4, lsl sp
 118:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
 11c:	17550542 	ldrbne	r0, [r5, -r2, asr #10]
 120:	0b590b58 	bleq	1642e88 <brkpt_mismatch_set+0x1642c90>
 124:	00000b57 	andeq	r0, r0, r7, asr fp
 128:	01828915 	orreq	r8, r2, r5, lsl r9
 12c:	31011101 	tstcc	r1, r1, lsl #2
 130:	00130113 	andseq	r0, r3, r3, lsl r1
 134:	828a1600 	addhi	r1, sl, #0, 12
 138:	18020001 	stmdane	r2, {r0}
 13c:	00184291 	mulseq	r8, r1, r2
 140:	00341700 	eorseq	r1, r4, r0, lsl #14
 144:	0b3a0e03 	bleq	e83958 <brkpt_mismatch_set+0xe83760>
 148:	0b390b3b 	bleq	e42e3c <brkpt_mismatch_set+0xe42c44>
 14c:	17021349 	strne	r1, [r2, -r9, asr #6]
 150:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 154:	012e1800 			; <UNDEFINED> instruction: 0x012e1800
 158:	0b3a0e03 	bleq	e8396c <brkpt_mismatch_set+0xe83774>
 15c:	0b390b3b 	bleq	e42e50 <brkpt_mismatch_set+0xe42c58>
 160:	0b201927 	bleq	806604 <brkpt_mismatch_set+0x80640c>
 164:	00001301 	andeq	r1, r0, r1, lsl #6
 168:	03003419 	movweq	r3, #1049	; 0x419
 16c:	3b0b3a0e 	blcc	2ce9ac <brkpt_mismatch_set+0x2ce7b4>
 170:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 174:	1a000013 	bne	1c8 <.debug_abbrev+0x1c8>
 178:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 17c:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
 180:	00001802 	andeq	r1, r0, r2, lsl #16
 184:	4901011b 	stmdbmi	r1, {r0, r1, r3, r4, r8}
 188:	00130113 	andseq	r0, r3, r3, lsl r1
 18c:	00211c00 	eoreq	r1, r1, r0, lsl #24
 190:	0b2f1349 	bleq	bc4ebc <brkpt_mismatch_set+0xbc4cc4>
 194:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
 198:	3a0e0301 	bcc	380da4 <brkpt_mismatch_set+0x380bac>
 19c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1a0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 1a4:	010b2013 	tsteq	fp, r3, lsl r0
 1a8:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
 1ac:	08030005 	stmdaeq	r3, {r0, r2}
 1b0:	0b3b0b3a 	bleq	ec2ea0 <brkpt_mismatch_set+0xec2ca8>
 1b4:	13490b39 	movtne	r0, #39737	; 0x9b39
 1b8:	341f0000 	ldrcc	r0, [pc], #-0	; 1c0 <.debug_abbrev+0x1c0>
 1bc:	3a080300 	bcc	200dc4 <brkpt_mismatch_set+0x200bcc>
 1c0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1c4:	0013490b 	andseq	r4, r3, fp, lsl #18
 1c8:	00342000 	eorseq	r2, r4, r0
 1cc:	13490e03 	movtne	r0, #40451	; 0x9e03
 1d0:	00001934 	andeq	r1, r0, r4, lsr r9
 1d4:	03000521 	movweq	r0, #1313	; 0x521
 1d8:	3b0b3a0e 	blcc	2cea18 <brkpt_mismatch_set+0x2ce820>
 1dc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 1e0:	22000013 	andcs	r0, r0, #19, 0
 1e4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 1e8:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
 1ec:	00000e1c 	andeq	r0, r0, ip, lsl lr
 1f0:	3f002e23 	svccc	0x00002e23
 1f4:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 1f8:	3a0e030e 	bcc	380e38 <brkpt_mismatch_set+0x380c40>
 1fc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 200:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	000001f8 	strdeq	r0, [r0], -r8
   8:	00000203 	andeq	r0, r0, r3, lsl #4
   c:	03500001 	cmpeq	r0, #1, 0
  10:	18000002 	stmdane	r0, {r1}
  14:	01000002 	tsteq	r0, r2
  18:	00005400 	andeq	r5, r0, r0, lsl #8
  1c:	00000000 	andeq	r0, r0, r0
  20:	00010000 	andeq	r0, r1, r0
  24:	00000204 	andeq	r0, r0, r4, lsl #4
  28:	00000210 	andeq	r0, r0, r0, lsl r2
  2c:	00540001 	subseq	r0, r4, r1
  30:	00000000 	andeq	r0, r0, r0
  34:	01000000 	mrseq	r0, (UNDEF: 0)
  38:	00000000 	andeq	r0, r0, r0
  3c:	00011000 	andeq	r1, r1, r0
  40:	00011c00 	andeq	r1, r1, r0, lsl #24
  44:	53000100 	movwpl	r0, #256	; 0x100
  48:	00000140 	andeq	r0, r0, r0, asr #2
  4c:	00000148 	andeq	r0, r0, r8, asr #2
  50:	4c530001 	mrrcmi	0, 0, r0, r3, cr1
  54:	50000001 	andpl	r0, r0, r1
  58:	01000001 	tsteq	r0, r1
  5c:	00005300 	andeq	r5, r0, r0, lsl #6
  60:	00000000 	andeq	r0, r0, r0
  64:	00050000 	andeq	r0, r5, r0
  68:	010c0100 	mrseq	r0, (UNDEF: 28)
  6c:	01100000 	tsteq	r0, r0
  70:	00020000 	andeq	r0, r2, r0
  74:	01109f30 	tsteq	r0, r0, lsr pc
  78:	01100000 	tsteq	r0, r0
  7c:	00010000 	andeq	r0, r1, r0
  80:	00000053 	andeq	r0, r0, r3, asr r0
  84:	00000000 	andeq	r0, r0, r0
  88:	10090300 	andne	r0, r9, r0, lsl #6
  8c:	10000001 	andne	r0, r0, r1
  90:	02000001 	andeq	r0, r0, #1, 0
  94:	009f3f00 	addseq	r3, pc, r0, lsl #30
  98:	00000000 	andeq	r0, r0, r0
  9c:	03000000 	movweq	r0, #0
  a0:	00011009 	andeq	r1, r1, r9
  a4:	00011000 	andeq	r1, r1, r0
  a8:	53000100 	movwpl	r0, #256	; 0x100
	...
  b4:	01400800 	cmpeq	r0, r0, lsl #16
  b8:	01400000 	mrseq	r0, (UNDEF: 64)
  bc:	00020000 	andeq	r0, r2, r0
  c0:	00009f3e 	andeq	r9, r0, lr, lsr pc
  c4:	00000000 	andeq	r0, r0, r0
  c8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  cc:	00000140 	andeq	r0, r0, r0, asr #2
  d0:	00000140 	andeq	r0, r0, r0, asr #2
  d4:	00530001 	subseq	r0, r3, r1
  d8:	00000000 	andeq	r0, r0, r0
  dc:	02000000 	andeq	r0, r0, #0, 0
  e0:	00014008 	andeq	r4, r1, r8
  e4:	00014000 	andeq	r4, r1, r0
  e8:	3e000200 	cdpcc	2, 0, cr0, cr0, cr0, {0}
  ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  f0:	00000000 	andeq	r0, r0, r0
  f4:	40080200 	andmi	r0, r8, r0, lsl #4
  f8:	40000001 	andmi	r0, r0, r1
  fc:	01000001 	tsteq	r0, r1
 100:	00005300 	andeq	r5, r0, r0, lsl #6
	...
 10c:	0000012c 	andeq	r0, r0, ip, lsr #2
 110:	00000134 	andeq	r0, r0, r4, lsr r1
 114:	00530001 	subseq	r0, r3, r1
 118:	00000000 	andeq	r0, r0, r0
 11c:	05000000 	streq	r0, [r0, #-0]
 120:	24010000 	strcs	r0, [r1], #-0
 124:	28000001 	stmdacs	r0, {r0}
 128:	02000001 	andeq	r0, r0, #1, 0
 12c:	289f3000 	ldmcs	pc, {ip, sp}	; <UNPREDICTABLE>
 130:	28000001 	stmdacs	r0, {r0}
 134:	01000001 	tsteq	r0, r1
 138:	00005300 	andeq	r5, r0, r0, lsl #6
 13c:	00000000 	andeq	r0, r0, r0
 140:	00010000 	andeq	r0, r1, r0
 144:	00000128 	andeq	r0, r0, r8, lsr #2
 148:	0000012c 	andeq	r0, r0, ip, lsr #2
 14c:	9f300002 	svcls	0x00300002
	...
 158:	01280001 			; <UNDEFINED> instruction: 0x01280001
 15c:	012c0000 			; <UNDEFINED> instruction: 0x012c0000
 160:	00010000 	andeq	r0, r1, r0
 164:	00000053 	andeq	r0, r0, r3, asr r0
 168:	00000000 	andeq	r0, r0, r0
 16c:	2c000200 	sfmcs	f0, 4, [r0], {-0}
 170:	34000001 	strcc	r0, [r0], #-1
 174:	01000001 	tsteq	r0, r1
 178:	00005300 	andeq	r5, r0, r0, lsl #6
 17c:	00000000 	andeq	r0, r0, r0
 180:	00030000 	andeq	r0, r3, r0
 184:	00000130 	andeq	r0, r0, r0, lsr r1
 188:	00000140 	andeq	r0, r0, r0, asr #2
 18c:	9f300002 	svcls	0x00300002
	...
 198:	00090901 	andeq	r0, r9, r1, lsl #18
 19c:	016c0000 	cmneq	ip, r0
 1a0:	016c0000 	cmneq	ip, r0
 1a4:	00010000 	andeq	r0, r1, r0
 1a8:	00016c52 	andeq	r6, r1, r2, asr ip
 1ac:	00017000 	andeq	r7, r1, r0
 1b0:	72000700 	andvc	r0, r0, #0, 14
 1b4:	80000a00 	andhi	r0, r0, r0, lsl #20
 1b8:	01749f21 	cmneq	r4, r1, lsr #30
 1bc:	017c0000 	cmneq	ip, r0
 1c0:	00010000 	andeq	r0, r1, r0
 1c4:	00000052 	andeq	r0, r0, r2, asr r0
 1c8:	00000000 	andeq	r0, r0, r0
 1cc:	00000100 	andeq	r0, r0, r0, lsl #2
 1d0:	00015800 	andeq	r5, r1, r0, lsl #16
 1d4:	00016c00 	andeq	r6, r1, r0, lsl #24
 1d8:	52000100 	andpl	r0, r0, #0
 1dc:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 1e0:	000001c8 	andeq	r0, r0, r8, asr #3
 1e4:	00520001 	subseq	r0, r2, r1
 1e8:	00000000 	andeq	r0, r0, r0
 1ec:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 1f0:	54010000 	strpl	r0, [r1], #-0
 1f4:	58000001 	stmdapl	r0, {r0}
 1f8:	02000001 	andeq	r0, r0, #1, 0
 1fc:	589f3000 	ldmpl	pc, {ip, sp}	; <UNPREDICTABLE>
 200:	58000001 	stmdapl	r0, {r0}
 204:	01000001 	tsteq	r0, r1
 208:	00005200 	andeq	r5, r0, r0, lsl #4
 20c:	00000000 	andeq	r0, r0, r0
 210:	09030000 	stmdbeq	r3, {}	; <UNPREDICTABLE>
 214:	00000158 	andeq	r0, r0, r8, asr r1
 218:	00000158 	andeq	r0, r0, r8, asr r1
 21c:	9f3f0002 	svcls	0x003f0002
	...
 228:	01580903 	cmpeq	r8, r3, lsl #18
 22c:	01580000 	cmpeq	r8, r0
 230:	00010000 	andeq	r0, r1, r0
 234:	00000052 	andeq	r0, r0, r2, asr r0
 238:	00000000 	andeq	r0, r0, r0
 23c:	b4080000 	strlt	r0, [r8], #-0
 240:	b4000001 	strlt	r0, [r0], #-1
 244:	02000001 	andeq	r0, r0, #1, 0
 248:	009f3e00 	addseq	r3, pc, r0, lsl #28
	...
 254:	0001b408 	andeq	fp, r1, r8, lsl #8
 258:	0001b400 	andeq	fp, r1, r0, lsl #8
 25c:	52000100 	andpl	r0, r0, #0
	...
 268:	01b40802 			; <UNDEFINED> instruction: 0x01b40802
 26c:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
 270:	00020000 	andeq	r0, r2, r0
 274:	00009f3e 	andeq	r9, r0, lr, lsr pc
 278:	00000000 	andeq	r0, r0, r0
 27c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
 280:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 284:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 288:	00520001 	subseq	r0, r2, r1
 28c:	00000000 	andeq	r0, r0, r0
 290:	04000000 	streq	r0, [r0], #-0
 294:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
 298:	6c000001 	stcvs	0, cr0, [r0], {1}
 29c:	02000001 	andeq	r0, r0, #1, 0
 2a0:	6c9f3000 	ldcvs	0, cr3, [pc], {0}
 2a4:	6c000001 	stcvs	0, cr0, [r0], {1}
 2a8:	01000001 	tsteq	r0, r1
 2ac:	00005200 	andeq	r5, r0, r0, lsl #4
 2b0:	00000000 	andeq	r0, r0, r0
 2b4:	000a0000 	andeq	r0, sl, r0
 2b8:	0000016c 	andeq	r0, r0, ip, ror #2
 2bc:	00000174 	andeq	r0, r0, r4, ror r1
 2c0:	9f3e0002 	svcls	0x003e0002
	...
 2cc:	016c000a 	cmneq	ip, sl
 2d0:	01700000 	cmneq	r0, r0
 2d4:	00070000 	andeq	r0, r7, r0
 2d8:	000a0072 	andeq	r0, sl, r2, ror r0
 2dc:	009f2180 	addseq	r2, pc, r0, lsl #3
 2e0:	00000000 	andeq	r0, r0, r0
 2e4:	02000000 	andeq	r0, r0, #0, 0
 2e8:	00017400 	andeq	r7, r1, r0, lsl #8
 2ec:	00017c00 	andeq	r7, r1, r0, lsl #24
 2f0:	52000100 	andpl	r0, r0, #0
	...
 2fc:	00000003 	andeq	r0, r0, r3
 300:	00000178 	andeq	r0, r0, r8, ror r1
 304:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 308:	9f300002 	svcls	0x00300002
 30c:	000001d8 	ldrdeq	r0, [r0], -r8
 310:	000001f8 	strdeq	r0, [r0], -r8
 314:	9f300002 	svcls	0x00300002
	...
 320:	00000001 	andeq	r0, r0, r1
 324:	00000184 	andeq	r0, r0, r4, lsl #3
 328:	000001a4 	andeq	r0, r0, r4, lsr #3
 32c:	d8520001 	ldmdale	r2, {r0}^
 330:	f8000001 			; <UNDEFINED> instruction: 0xf8000001
 334:	01000001 	tsteq	r0, r1
 338:	00005200 	andeq	r5, r0, r0, lsl #4
 33c:	00000000 	andeq	r0, r0, r0
 340:	00070000 	andeq	r0, r7, r0
 344:	01800100 	orreq	r0, r0, r0, lsl #2
 348:	01840000 	orreq	r0, r4, r0
 34c:	00020000 	andeq	r0, r2, r0
 350:	01849f30 	orreq	r9, r4, r0, lsr pc
 354:	01840000 	orreq	r0, r4, r0
 358:	00010000 	andeq	r0, r1, r0
 35c:	00000052 	andeq	r0, r0, r2, asr r0
 360:	00000000 	andeq	r0, r0, r0
 364:	84090300 	strhi	r0, [r9], #-768	; 0xfffffd00
 368:	84000001 	strhi	r0, [r0], #-1
 36c:	02000001 	andeq	r0, r0, #1, 0
 370:	009f3f00 	addseq	r3, pc, r0, lsl #30
 374:	00000000 	andeq	r0, r0, r0
 378:	03000000 	movweq	r0, #0
 37c:	00018409 	andeq	r8, r1, r9, lsl #8
 380:	00018400 	andeq	r8, r1, r0, lsl #8
 384:	52000100 	andpl	r0, r0, #0
	...
 390:	01d80800 	bicseq	r0, r8, r0, lsl #16
 394:	01d80000 	bicseq	r0, r8, r0
 398:	00020000 	andeq	r0, r2, r0
 39c:	00009f3e 	andeq	r9, r0, lr, lsr pc
 3a0:	00000000 	andeq	r0, r0, r0
 3a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 3a8:	000001d8 	ldrdeq	r0, [r0], -r8
 3ac:	000001d8 	ldrdeq	r0, [r0], -r8
 3b0:	00520001 	subseq	r0, r2, r1
 3b4:	00000000 	andeq	r0, r0, r0
 3b8:	02000000 	andeq	r0, r0, #0, 0
 3bc:	0001d808 	andeq	sp, r1, r8, lsl #16
 3c0:	0001d800 	andeq	sp, r1, r0, lsl #16
 3c4:	3e000200 	cdpcc	2, 0, cr0, cr0, cr0, {0}
 3c8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 3cc:	00000000 	andeq	r0, r0, r0
 3d0:	d8080200 	stmdale	r8, {r9}
 3d4:	d8000001 	stmdale	r0, {r0}
 3d8:	01000001 	tsteq	r0, r1
 3dc:	00005200 	andeq	r5, r0, r0, lsl #4
 3e0:	00000000 	andeq	r0, r0, r0
 3e4:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
 3e8:	00353508 	eorseq	r3, r5, r8, lsl #10
 3ec:	1b141400 	blne	5053f4 <brkpt_mismatch_set+0x5051fc>
 3f0:	0000001b 	andeq	r0, r0, fp, lsl r0
 3f4:	00000024 	andeq	r0, r0, r4, lsr #32
 3f8:	00000024 	andeq	r0, r0, r4, lsr #32
 3fc:	24530001 	ldrbcs	r0, [r3], #-1
 400:	24000000 	strcs	r0, [r0], #-0
 404:	05000000 	streq	r0, [r0, #-0]
 408:	31007300 	mrscc	r7, LR_irq
 40c:	00249f21 	eoreq	r9, r4, r1, lsr #30
 410:	00280000 	eoreq	r0, r8, r0
 414:	00050000 	andeq	r0, r5, r0
 418:	21370073 	teqcs	r7, r3, ror r0
 41c:	00002c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
 420:	00002c00 	andeq	r2, r0, r0, lsl #24
 424:	53000100 	movwpl	r0, #256	; 0x100
 428:	0000002c 	andeq	r0, r0, ip, lsr #32
 42c:	0000002c 	andeq	r0, r0, ip, lsr #32
 430:	00730008 	rsbseq	r0, r3, r8
 434:	7cffff11 	ldclvc	15, cr15, [pc], #68	; 480 <.debug_loc+0x480>
 438:	002c9f1a 	eoreq	r9, ip, sl, lsl pc
 43c:	00300000 	eorseq	r0, r0, r0
 440:	00090000 	andeq	r0, r9, r0
 444:	ff110073 			; <UNDEFINED> instruction: 0xff110073
 448:	1a7fbcff 	bne	1fef84c <brkpt_mismatch_set+0x1fef654>
 44c:	0000389f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
 450:	00004000 	andeq	r4, r0, r0
 454:	53000100 	movwpl	r0, #256	; 0x100
	...
 460:	00000001 	andeq	r0, r0, r1
 464:	000c0000 	andeq	r0, ip, r0
 468:	00180000 	andseq	r0, r8, r0
 46c:	00010000 	andeq	r0, r1, r0
 470:	00004c53 	andeq	r4, r0, r3, asr ip
 474:	00005400 	andeq	r5, r0, r0, lsl #8
 478:	53000100 	movwpl	r0, #256	; 0x100
 47c:	00000058 	andeq	r0, r0, r8, asr r0
 480:	0000005c 	andeq	r0, r0, ip, asr r0
 484:	00530001 	subseq	r0, r3, r1
 488:	00000000 	andeq	r0, r0, r0
 48c:	05000000 	streq	r0, [r0, #-0]
 490:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
 494:	0c000000 	stceq	0, cr0, [r0], {-0}
 498:	02000000 	andeq	r0, r0, #0, 0
 49c:	0c9f3000 	ldceq	0, cr3, [pc], {0}
 4a0:	0c000000 	stceq	0, cr0, [r0], {-0}
 4a4:	01000000 	mrseq	r0, (UNDEF: 0)
 4a8:	00005300 	andeq	r5, r0, r0, lsl #6
 4ac:	00000000 	andeq	r0, r0, r0
 4b0:	09030000 	stmdbeq	r3, {}	; <UNPREDICTABLE>
 4b4:	0000000c 	andeq	r0, r0, ip
 4b8:	0000000c 	andeq	r0, r0, ip
 4bc:	9f3f0002 	svcls	0x003f0002
	...
 4c8:	000c0903 	andeq	r0, ip, r3, lsl #18
 4cc:	000c0000 	andeq	r0, ip, r0
 4d0:	00010000 	andeq	r0, r1, r0
 4d4:	00000053 	andeq	r0, r0, r3, asr r0
 4d8:	00000000 	andeq	r0, r0, r0
 4dc:	4c080000 	stcmi	0, cr0, [r8], {-0}
 4e0:	4c000000 	stcmi	0, cr0, [r0], {-0}
 4e4:	02000000 	andeq	r0, r0, #0, 0
 4e8:	009f3e00 	addseq	r3, pc, r0, lsl #28
	...
 4f4:	00004c08 	andeq	r4, r0, r8, lsl #24
 4f8:	00004c00 	andeq	r4, r0, r0, lsl #24
 4fc:	53000100 	movwpl	r0, #256	; 0x100
	...
 508:	004c0802 	subeq	r0, ip, r2, lsl #16
 50c:	004c0000 	subeq	r0, ip, r0
 510:	00020000 	andeq	r0, r2, r0
 514:	00009f3e 	andeq	r9, r0, lr, lsr pc
 518:	00000000 	andeq	r0, r0, r0
 51c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
 520:	0000004c 	andeq	r0, r0, ip, asr #32
 524:	0000004c 	andeq	r0, r0, ip, asr #32
 528:	00530001 	subseq	r0, r3, r1
 52c:	00000000 	andeq	r0, r0, r0
 530:	03000000 	movweq	r0, #0
 534:	20010000 	andcs	r0, r1, r0
 538:	24000000 	strcs	r0, [r0], #-0
 53c:	02000000 	andeq	r0, r0, #0, 0
 540:	249f3000 	ldrcs	r3, [pc], #0	; 548 <.debug_loc+0x548>
 544:	24000000 	strcs	r0, [r0], #-0
 548:	01000000 	mrseq	r0, (UNDEF: 0)
 54c:	00005300 	andeq	r5, r0, r0, lsl #6
 550:	00000000 	andeq	r0, r0, r0
 554:	35090000 	strcc	r0, [r9, #-0]
 558:	00000024 	andeq	r0, r0, r4, lsr #32
 55c:	00000024 	andeq	r0, r0, r4, lsr #32
 560:	9f330002 	svcls	0x00330002
	...
 56c:	00243509 	eoreq	r3, r4, r9, lsl #10
 570:	00240000 	eoreq	r0, r4, r0
 574:	00020000 	andeq	r0, r2, r0
 578:	00009f32 	andeq	r9, r0, r2, lsr pc
 57c:	00000000 	andeq	r0, r0, r0
 580:	35090000 	strcc	r0, [r9, #-0]
 584:	00000024 	andeq	r0, r0, r4, lsr #32
 588:	00000024 	andeq	r0, r0, r4, lsr #32
 58c:	9f310002 	svcls	0x00310002
	...
 598:	00243509 	eoreq	r3, r4, r9, lsl #10
 59c:	00240000 	eoreq	r0, r4, r0
 5a0:	00050000 	andeq	r0, r5, r0
 5a4:	21310073 	teqcs	r1, r3, ror r0
 5a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 5ac:	00000000 	andeq	r0, r0, r0
 5b0:	24351300 	ldrtcs	r1, [r5], #-768	; 0xfffffd00
 5b4:	24000000 	strcs	r0, [r0], #-0
 5b8:	02000000 	andeq	r0, r0, #0, 0
 5bc:	009f3200 	addseq	r3, pc, r0, lsl #4
 5c0:	00000000 	andeq	r0, r0, r0
 5c4:	23000000 	movwcs	r0, #0
 5c8:	00002435 	andeq	r2, r0, r5, lsr r4
 5cc:	00002400 	andeq	r2, r0, r0, lsl #8
 5d0:	32000200 	andcc	r0, r0, #0, 4
 5d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 5d8:	00000000 	andeq	r0, r0, r0
 5dc:	24352300 	ldrtcs	r2, [r5], #-768	; 0xfffffd00
 5e0:	24000000 	strcs	r0, [r0], #-0
 5e4:	02000000 	andeq	r0, r0, #0, 0
 5e8:	009f3100 	addseq	r3, pc, r0, lsl #2
 5ec:	00000000 	andeq	r0, r0, r0
 5f0:	23000000 	movwcs	r0, #0
 5f4:	00002435 	andeq	r2, r0, r5, lsr r4
 5f8:	00002400 	andeq	r2, r0, r0, lsl #8
 5fc:	73000500 	movwvc	r0, #1280	; 0x500
 600:	9f213100 	svcls	0x00213100
	...
 60c:	00243534 	eoreq	r3, r4, r4, lsr r5
 610:	00240000 	eoreq	r0, r4, r0
 614:	00020000 	andeq	r0, r2, r0
 618:	00009f33 	andeq	r9, r0, r3, lsr pc
 61c:	00000000 	andeq	r0, r0, r0
 620:	00370000 	eorseq	r0, r7, r0
 624:	00000024 	andeq	r0, r0, r4, lsr #32
 628:	0000002c 	andeq	r0, r0, ip, lsr #32
 62c:	9f3f0002 	svcls	0x003f0002
	...
 638:	00240037 	eoreq	r0, r4, r7, lsr r0
 63c:	002c0000 	eoreq	r0, ip, r0
 640:	00020000 	andeq	r0, r2, r0
 644:	00009f38 	andeq	r9, r0, r8, lsr pc
 648:	00000000 	andeq	r0, r0, r0
 64c:	00370000 	eorseq	r0, r7, r0
 650:	00000024 	andeq	r0, r0, r4, lsr #32
 654:	0000002c 	andeq	r0, r0, ip, lsr #32
 658:	9f350002 	svcls	0x00350002
	...
 664:	00240037 	eoreq	r0, r4, r7, lsr r0
 668:	00280000 	eoreq	r0, r8, r0
 66c:	00050000 	andeq	r0, r5, r0
 670:	21370073 	teqcs	r7, r3, ror r0
 674:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 678:	00000000 	andeq	r0, r0, r0
 67c:	24004100 	strcs	r4, [r0], #-256	; 0xffffff00
 680:	2c000000 	stccs	0, cr0, [r0], {-0}
 684:	02000000 	andeq	r0, r0, #0, 0
 688:	009f3400 	addseq	r3, pc, r0, lsl #8
 68c:	00000000 	andeq	r0, r0, r0
 690:	51000000 	mrspl	r0, (UNDEF: 0)
 694:	00002463 	andeq	r2, r0, r3, ror #8
 698:	00002400 	andeq	r2, r0, r0, lsl #8
 69c:	38000200 	stmdacc	r0, {r9}
 6a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 6a4:	00000000 	andeq	r0, r0, r0
 6a8:	24635100 	strbtcs	r5, [r3], #-256	; 0xffffff00
 6ac:	24000000 	strcs	r0, [r0], #-0
 6b0:	02000000 	andeq	r0, r0, #0, 0
 6b4:	009f3500 	addseq	r3, pc, r0, lsl #10
 6b8:	00000000 	andeq	r0, r0, r0
 6bc:	51000000 	mrspl	r0, (UNDEF: 0)
 6c0:	00002463 	andeq	r2, r0, r3, ror #8
 6c4:	00002400 	andeq	r2, r0, r0, lsl #8
 6c8:	73000500 	movwvc	r0, #1280	; 0x500
 6cc:	9f213700 	svcls	0x00213700
	...
 6d8:	00246362 	eoreq	r6, r4, r2, ror #6
 6dc:	00240000 	eoreq	r0, r4, r0
 6e0:	00020000 	andeq	r0, r2, r0
 6e4:	00009f3f 	andeq	r9, r0, pc, lsr pc
 6e8:	00000000 	andeq	r0, r0, r0
 6ec:	14020000 	strne	r0, [r2], #-0
 6f0:	0000002c 	andeq	r0, r0, ip, lsr #32
 6f4:	0000002c 	andeq	r0, r0, ip, lsr #32
 6f8:	9f3f0002 	svcls	0x003f0002
	...
 704:	002c1402 	eoreq	r1, ip, r2, lsl #8
 708:	002c0000 	eoreq	r0, ip, r0
 70c:	00020000 	andeq	r0, r2, r0
 710:	00009f3e 	andeq	r9, r0, lr, lsr pc
 714:	00000000 	andeq	r0, r0, r0
 718:	14020000 	strne	r0, [r2], #-0
 71c:	0000002c 	andeq	r0, r0, ip, lsr #32
 720:	0000002c 	andeq	r0, r0, ip, lsr #32
 724:	00530001 	subseq	r0, r3, r1
 728:	00000000 	andeq	r0, r0, r0
 72c:	13000000 	movwne	r0, #0
 730:	00002c14 	andeq	r2, r0, r4, lsl ip
 734:	00002c00 	andeq	r2, r0, r0, lsl #24
 738:	33000200 	movwcc	r0, #512	; 0x200
 73c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 740:	00000000 	andeq	r0, r0, r0
 744:	2c001c00 	stccs	12, cr1, [r0], {-0}
 748:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 74c:	02000000 	andeq	r0, r0, #0, 0
 750:	009f3200 	addseq	r3, pc, r0, lsl #4
 754:	00000000 	andeq	r0, r0, r0
 758:	1c000000 	stcne	0, cr0, [r0], {-0}
 75c:	00002c00 	andeq	r2, r0, r0, lsl #24
 760:	00003800 	andeq	r3, r0, r0, lsl #16
 764:	46000200 	strmi	r0, [r0], -r0, lsl #4
 768:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 76c:	00000000 	andeq	r0, r0, r0
 770:	2c001c00 	stccs	12, cr1, [r0], {-0}
 774:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 778:	02000000 	andeq	r0, r0, #0, 0
 77c:	009f4500 	addseq	r4, pc, r0, lsl #10
 780:	00000000 	andeq	r0, r0, r0
 784:	1c000000 	stcne	0, cr0, [r0], {-0}
 788:	00002c00 	andeq	r2, r0, r0, lsl #24
 78c:	00003000 	andeq	r3, r0, r0
 790:	73000900 	movwvc	r0, #2304	; 0x900
 794:	ffff1100 			; <UNDEFINED> instruction: 0xffff1100
 798:	9f1a7fbc 	svcls	0x001a7fbc
	...
 7a4:	002c0026 	eoreq	r0, ip, r6, lsr #32
 7a8:	00380000 	eorseq	r0, r8, r0
 7ac:	00020000 	andeq	r0, r2, r0
 7b0:	00009f32 	andeq	r9, r0, r2, lsr pc
 7b4:	00000000 	andeq	r0, r0, r0
 7b8:	00360000 	eorseq	r0, r6, r0
 7bc:	0000002c 	andeq	r0, r0, ip, lsr #32
 7c0:	00000034 	andeq	r0, r0, r4, lsr r0
 7c4:	9f460002 	svcls	0x00460002
	...
 7d0:	002c0036 	eoreq	r0, ip, r6, lsr r0
 7d4:	00340000 	eorseq	r0, r4, r0
 7d8:	00020000 	andeq	r0, r2, r0
 7dc:	00009f45 	andeq	r9, r0, r5, asr #30
 7e0:	00000000 	andeq	r0, r0, r0
 7e4:	00360000 	eorseq	r0, r6, r0
 7e8:	0000002c 	andeq	r0, r0, ip, lsr #32
 7ec:	00000030 	andeq	r0, r0, r0, lsr r0
 7f0:	00730009 	rsbseq	r0, r3, r9
 7f4:	bcffff11 	ldcllt	15, cr15, [pc], #68	; 840 <.debug_loc+0x840>
 7f8:	009f1a7f 	addseq	r1, pc, pc, ror sl	; <UNPREDICTABLE>
 7fc:	00000000 	andeq	r0, r0, r0
 800:	47000000 	strmi	r0, [r0, -r0]
 804:	00002c00 	andeq	r2, r0, r0, lsl #24
 808:	00003400 	andeq	r3, r0, r0, lsl #8
 80c:	33000200 	movwcc	r0, #512	; 0x200
 810:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 814:	00000000 	andeq	r0, r0, r0
 818:	38000200 	stmdacc	r0, {r9}
 81c:	40000000 	andmi	r0, r0, r0
 820:	01000000 	mrseq	r0, (UNDEF: 0)
 824:	00005300 	andeq	r5, r0, r0, lsl #6
 828:	00000000 	andeq	r0, r0, r0
 82c:	00030000 	andeq	r0, r3, r0
 830:	0000003c 	andeq	r0, r0, ip, lsr r0
 834:	0000004c 	andeq	r0, r0, ip, asr #32
 838:	9f300002 	svcls	0x00300002
	...
 844:	00090901 	andeq	r0, r9, r1, lsl #18
 848:	00780000 	rsbseq	r0, r8, r0
 84c:	00780000 	rsbseq	r0, r8, r0
 850:	00010000 	andeq	r0, r1, r0
 854:	00007852 	andeq	r7, r0, r2, asr r8
 858:	00007c00 	andeq	r7, r0, r0, lsl #24
 85c:	72000700 	andvc	r0, r0, #0, 14
 860:	80000a00 	andhi	r0, r0, r0, lsl #20
 864:	00809f21 	addeq	r9, r0, r1, lsr #30
 868:	00880000 	addeq	r0, r8, r0
 86c:	00010000 	andeq	r0, r1, r0
 870:	00000052 	andeq	r0, r0, r2, asr r0
 874:	00000000 	andeq	r0, r0, r0
 878:	00000100 	andeq	r0, r0, r0, lsl #2
 87c:	00006400 	andeq	r6, r0, r0, lsl #8
 880:	00007800 	andeq	r7, r0, r0, lsl #16
 884:	52000100 	andpl	r0, r0, #0
 888:	000000c0 	andeq	r0, r0, r0, asr #1
 88c:	000000d4 	ldrdeq	r0, [r0], -r4
 890:	00520001 	subseq	r0, r2, r1
 894:	00000000 	andeq	r0, r0, r0
 898:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 89c:	60010000 	andvs	r0, r1, r0
 8a0:	64000000 	strvs	r0, [r0], #-0
 8a4:	02000000 	andeq	r0, r0, #0, 0
 8a8:	649f3000 	ldrvs	r3, [pc], #0	; 8b0 <.debug_loc+0x8b0>
 8ac:	64000000 	strvs	r0, [r0], #-0
 8b0:	01000000 	mrseq	r0, (UNDEF: 0)
 8b4:	00005200 	andeq	r5, r0, r0, lsl #4
 8b8:	00000000 	andeq	r0, r0, r0
 8bc:	09030000 	stmdbeq	r3, {}	; <UNPREDICTABLE>
 8c0:	00000064 	andeq	r0, r0, r4, rrx
 8c4:	00000064 	andeq	r0, r0, r4, rrx
 8c8:	9f3f0002 	svcls	0x003f0002
	...
 8d4:	00640903 	rsbeq	r0, r4, r3, lsl #18
 8d8:	00640000 	rsbeq	r0, r4, r0
 8dc:	00010000 	andeq	r0, r1, r0
 8e0:	00000052 	andeq	r0, r0, r2, asr r0
 8e4:	00000000 	andeq	r0, r0, r0
 8e8:	c0080000 	andgt	r0, r8, r0
 8ec:	c0000000 	andgt	r0, r0, r0
 8f0:	02000000 	andeq	r0, r0, #0, 0
 8f4:	009f3e00 	addseq	r3, pc, r0, lsl #28
	...
 900:	0000c008 	andeq	ip, r0, r8
 904:	0000c000 	andeq	ip, r0, r0
 908:	52000100 	andpl	r0, r0, #0
	...
 914:	00c00802 	sbceq	r0, r0, r2, lsl #16
 918:	00c00000 	sbceq	r0, r0, r0
 91c:	00020000 	andeq	r0, r2, r0
 920:	00009f3e 	andeq	r9, r0, lr, lsr pc
 924:	00000000 	andeq	r0, r0, r0
 928:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
 92c:	000000c0 	andeq	r0, r0, r0, asr #1
 930:	000000c0 	andeq	r0, r0, r0, asr #1
 934:	00520001 	subseq	r0, r2, r1
 938:	00000000 	andeq	r0, r0, r0
 93c:	04000000 	streq	r0, [r0], #-0
 940:	74010000 	strvc	r0, [r1], #-0
 944:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
 948:	02000000 	andeq	r0, r0, #0, 0
 94c:	789f3000 	ldmvc	pc, {ip, sp}	; <UNPREDICTABLE>
 950:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
 954:	01000000 	mrseq	r0, (UNDEF: 0)
 958:	00005200 	andeq	r5, r0, r0, lsl #4
 95c:	00000000 	andeq	r0, r0, r0
 960:	000a0000 	andeq	r0, sl, r0
 964:	00000078 	andeq	r0, r0, r8, ror r0
 968:	00000080 	andeq	r0, r0, r0, lsl #1
 96c:	9f3e0002 	svcls	0x003e0002
	...
 978:	0078000a 	rsbseq	r0, r8, sl
 97c:	007c0000 	rsbseq	r0, ip, r0
 980:	00070000 	andeq	r0, r7, r0
 984:	000a0072 	andeq	r0, sl, r2, ror r0
 988:	009f2180 	addseq	r2, pc, r0, lsl #3
 98c:	00000000 	andeq	r0, r0, r0
 990:	02000000 	andeq	r0, r0, #0, 0
 994:	00008000 	andeq	r8, r0, r0
 998:	00008800 	andeq	r8, r0, r0, lsl #16
 99c:	52000100 	andpl	r0, r0, #0
	...
 9a8:	00000003 	andeq	r0, r0, r3
 9ac:	00000084 	andeq	r0, r0, r4, lsl #1
 9b0:	000000c0 	andeq	r0, r0, r0, asr #1
 9b4:	9f300002 	svcls	0x00300002
 9b8:	000000e4 	andeq	r0, r0, r4, ror #1
 9bc:	00000104 	andeq	r0, r0, r4, lsl #2
 9c0:	9f300002 	svcls	0x00300002
	...
 9cc:	00000001 	andeq	r0, r0, r1
 9d0:	00000090 	muleq	r0, r0, r0
 9d4:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 9d8:	e4520001 	ldrb	r0, [r2], #-1
 9dc:	04000000 	streq	r0, [r0], #-0
 9e0:	01000001 	tsteq	r0, r1
 9e4:	00005200 	andeq	r5, r0, r0, lsl #4
 9e8:	00000000 	andeq	r0, r0, r0
 9ec:	00070000 	andeq	r0, r7, r0
 9f0:	008c0100 	addeq	r0, ip, r0, lsl #2
 9f4:	00900000 	addseq	r0, r0, r0
 9f8:	00020000 	andeq	r0, r2, r0
 9fc:	00909f30 	addseq	r9, r0, r0, lsr pc
 a00:	00900000 	addseq	r0, r0, r0
 a04:	00010000 	andeq	r0, r1, r0
 a08:	00000052 	andeq	r0, r0, r2, asr r0
 a0c:	00000000 	andeq	r0, r0, r0
 a10:	90090300 	andls	r0, r9, r0, lsl #6
 a14:	90000000 	andls	r0, r0, r0
 a18:	02000000 	andeq	r0, r0, #0, 0
 a1c:	009f3f00 	addseq	r3, pc, r0, lsl #30
 a20:	00000000 	andeq	r0, r0, r0
 a24:	03000000 	movweq	r0, #0
 a28:	00009009 	andeq	r9, r0, r9
 a2c:	00009000 	andeq	r9, r0, r0
 a30:	52000100 	andpl	r0, r0, #0
	...
 a3c:	00e40800 	rsceq	r0, r4, r0, lsl #16
 a40:	00e40000 	rsceq	r0, r4, r0
 a44:	00020000 	andeq	r0, r2, r0
 a48:	00009f3e 	andeq	r9, r0, lr, lsr pc
 a4c:	00000000 	andeq	r0, r0, r0
 a50:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 a54:	000000e4 	andeq	r0, r0, r4, ror #1
 a58:	000000e4 	andeq	r0, r0, r4, ror #1
 a5c:	00520001 	subseq	r0, r2, r1
 a60:	00000000 	andeq	r0, r0, r0
 a64:	02000000 	andeq	r0, r0, #0, 0
 a68:	0000e408 	andeq	lr, r0, r8, lsl #8
 a6c:	0000e400 	andeq	lr, r0, r0, lsl #8
 a70:	3e000200 	cdpcc	2, 0, cr0, cr0, cr0, {0}
 a74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 a78:	00000000 	andeq	r0, r0, r0
 a7c:	e4080200 	str	r0, [r8], #-512	; 0xfffffe00
 a80:	e4000000 	str	r0, [r0], #-0
 a84:	01000000 	mrseq	r0, (UNDEF: 0)
 a88:	00005200 	andeq	r5, r0, r0, lsl #4
 a8c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000218 	andeq	r0, r0, r8, lsl r2
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000008 	andeq	r0, r0, r8
   4:	00000018 	andeq	r0, r0, r8, lsl r0
   8:	0000004c 	andeq	r0, r0, ip, asr #32
   c:	0000004c 	andeq	r0, r0, ip, asr #32
  10:	0000004c 	andeq	r0, r0, ip, asr #32
  14:	00000060 	andeq	r0, r0, r0, rrx
	...
  20:	0000004c 	andeq	r0, r0, ip, asr #32
  24:	0000004c 	andeq	r0, r0, ip, asr #32
  28:	0000004c 	andeq	r0, r0, ip, asr #32
  2c:	0000004c 	andeq	r0, r0, ip, asr #32
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32
  3c:	00000024 	andeq	r0, r0, r4, lsr #32
  40:	00000024 	andeq	r0, r0, r4, lsr #32
  44:	00000024 	andeq	r0, r0, r4, lsr #32
  48:	00000024 	andeq	r0, r0, r4, lsr #32
  4c:	00000024 	andeq	r0, r0, r4, lsr #32
	...
  58:	00000024 	andeq	r0, r0, r4, lsr #32
  5c:	00000024 	andeq	r0, r0, r4, lsr #32
  60:	00000024 	andeq	r0, r0, r4, lsr #32
  64:	00000024 	andeq	r0, r0, r4, lsr #32
  68:	00000024 	andeq	r0, r0, r4, lsr #32
  6c:	0000002c 	andeq	r0, r0, ip, lsr #32
	...
  78:	00000024 	andeq	r0, r0, r4, lsr #32
  7c:	00000024 	andeq	r0, r0, r4, lsr #32
  80:	00000024 	andeq	r0, r0, r4, lsr #32
  84:	00000024 	andeq	r0, r0, r4, lsr #32
	...
  90:	0000002c 	andeq	r0, r0, ip, lsr #32
  94:	0000002c 	andeq	r0, r0, ip, lsr #32
  98:	0000002c 	andeq	r0, r0, ip, lsr #32
  9c:	0000002c 	andeq	r0, r0, ip, lsr #32
	...
  a8:	0000002c 	andeq	r0, r0, ip, lsr #32
  ac:	0000002c 	andeq	r0, r0, ip, lsr #32
  b0:	0000002c 	andeq	r0, r0, ip, lsr #32
  b4:	0000002c 	andeq	r0, r0, ip, lsr #32
  b8:	0000002c 	andeq	r0, r0, ip, lsr #32
  bc:	00000038 	andeq	r0, r0, r8, lsr r0
	...
  c8:	0000002c 	andeq	r0, r0, ip, lsr #32
  cc:	0000002c 	andeq	r0, r0, ip, lsr #32
  d0:	0000002c 	andeq	r0, r0, ip, lsr #32
  d4:	00000034 	andeq	r0, r0, r4, lsr r0
	...
  e0:	00000060 	andeq	r0, r0, r0, rrx
  e4:	00000078 	andeq	r0, r0, r8, ror r0
  e8:	00000078 	andeq	r0, r0, r8, ror r0
  ec:	000000c0 	andeq	r0, r0, r0, asr #1
  f0:	000000c0 	andeq	r0, r0, r0, asr #1
  f4:	000000e4 	andeq	r0, r0, r4, ror #1
  f8:	000000e4 	andeq	r0, r0, r4, ror #1
  fc:	00000104 	andeq	r0, r0, r4, lsl #2
	...
 108:	00000060 	andeq	r0, r0, r0, rrx
 10c:	0000006c 	andeq	r0, r0, ip, rrx
 110:	000000c0 	andeq	r0, r0, r0, asr #1
 114:	000000c0 	andeq	r0, r0, r0, asr #1
 118:	000000c0 	andeq	r0, r0, r0, asr #1
 11c:	000000cc 	andeq	r0, r0, ip, asr #1
	...
 128:	000000c0 	andeq	r0, r0, r0, asr #1
 12c:	000000c0 	andeq	r0, r0, r0, asr #1
 130:	000000c0 	andeq	r0, r0, r0, asr #1
 134:	000000c0 	andeq	r0, r0, r0, asr #1
	...
 140:	0000008c 	andeq	r0, r0, ip, lsl #1
 144:	00000098 	muleq	r0, r8, r0
 148:	000000e4 	andeq	r0, r0, r4, ror #1
 14c:	000000e4 	andeq	r0, r0, r4, ror #1
 150:	000000e4 	andeq	r0, r0, r4, ror #1
 154:	00000104 	andeq	r0, r0, r4, lsl #2
	...
 160:	000000e4 	andeq	r0, r0, r4, ror #1
 164:	000000e4 	andeq	r0, r0, r4, ror #1
 168:	000000e4 	andeq	r0, r0, r4, ror #1
 16c:	000000e4 	andeq	r0, r0, r4, ror #1
	...
 178:	0000010c 	andeq	r0, r0, ip, lsl #2
 17c:	0000011c 	andeq	r0, r0, ip, lsl r1
 180:	00000140 	andeq	r0, r0, r0, asr #2
 184:	00000140 	andeq	r0, r0, r0, asr #2
 188:	00000140 	andeq	r0, r0, r0, asr #2
 18c:	00000154 	andeq	r0, r0, r4, asr r1
	...
 198:	00000140 	andeq	r0, r0, r0, asr #2
 19c:	00000140 	andeq	r0, r0, r0, asr #2
 1a0:	00000140 	andeq	r0, r0, r0, asr #2
 1a4:	00000140 	andeq	r0, r0, r0, asr #2
	...
 1b0:	00000154 	andeq	r0, r0, r4, asr r1
 1b4:	0000016c 	andeq	r0, r0, ip, ror #2
 1b8:	0000016c 	andeq	r0, r0, ip, ror #2
 1bc:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 1c0:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 1c4:	000001d8 	ldrdeq	r0, [r0], -r8
 1c8:	000001d8 	ldrdeq	r0, [r0], -r8
 1cc:	000001f8 	strdeq	r0, [r0], -r8
	...
 1d8:	00000154 	andeq	r0, r0, r4, asr r1
 1dc:	00000160 	andeq	r0, r0, r0, ror #2
 1e0:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 1e4:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 1e8:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 1ec:	000001c0 	andeq	r0, r0, r0, asr #3
	...
 1f8:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 1fc:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 200:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 204:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
	...
 210:	00000180 	andeq	r0, r0, r0, lsl #3
 214:	0000018c 	andeq	r0, r0, ip, lsl #3
 218:	000001d8 	ldrdeq	r0, [r0], -r8
 21c:	000001d8 	ldrdeq	r0, [r0], -r8
 220:	000001d8 	ldrdeq	r0, [r0], -r8
 224:	000001f8 	strdeq	r0, [r0], -r8
	...
 230:	000001d8 	ldrdeq	r0, [r0], -r8
 234:	000001d8 	ldrdeq	r0, [r0], -r8
 238:	000001d8 	ldrdeq	r0, [r0], -r8
 23c:	000001d8 	ldrdeq	r0, [r0], -r8
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000065e 	andeq	r0, r0, lr, asr r6
   4:	01670003 	cmneq	r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	73552f00 	cmpvc	r5, #0, 30
  24:	2f737265 	svccs	0x00737265
  28:	616e6e61 	cmnvs	lr, r1, ror #28
  2c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  30:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  34:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  38:	6f6f6863 	svcvs	0x006f6863
  3c:	6f432f6c 	svcvs	0x00432f6c
  40:	67656c6c 	strbvs	r6, [r5, -ip, ror #24]!
  44:	754a2f65 	strbvc	r2, [sl, #-3941]	; 0xfffff09b
  48:	726f696e 	rsbvc	r6, pc, #1802240	; 0x1b8000
  4c:	3232532f 	eorscc	r5, r2, #-1140850688	; 0xbc000000
  50:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
  54:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
  58:	63796d2f 	cmnvs	r9, #3008	; 0xbc0
  5c:	2f65646f 	svccs	0x0065646f
  60:	7062696c 	rsbvc	r6, r2, ip, ror #18
  64:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  68:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  6c:	552f0065 	strpl	r0, [pc, #-101]!	; f <.debug_line+0xf>
  70:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  74:	6e6e612f 	powvsep	f6, f6, #10.0
  78:	6f442f61 	svcvs	0x00442f61
  7c:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  80:	2f73746e 	svccs	0x0073746e
  84:	6f686353 	svcvs	0x00686353
  88:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  8c:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  90:	4a2f6567 	bmi	bd9634 <brkpt_mismatch_set+0xbd943c>
  94:	6f696e75 	svcvs	0x00696e75
  98:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  9c:	53432f32 	movtpl	r2, #16178	; 0x3f32
  a0:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  a4:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  a8:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  ac:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  b0:	6c2f6970 			; <UNDEFINED> instruction: 0x6c2f6970
  b4:	00636269 	rsbeq	r6, r3, r9, ror #4
  b8:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
  bc:	636f6c2f 	cmnvs	pc, #12032	; 0x2f00
  c0:	432f6c61 			; <UNDEFINED> instruction: 0x432f6c61
  c4:	616c6c65 	cmnvs	ip, r5, ror #24
  c8:	72612f72 	rsbvc	r2, r1, #456	; 0x1c8
  cc:	6f6e2d6d 	svcvs	0x006e2d6d
  d0:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  d4:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  d8:	2d392f39 	ldccs	15, cr2, [r9, #-228]!	; 0xffffff1c
  dc:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  e0:	632d3471 			; <UNDEFINED> instruction: 0x632d3471
  e4:	37303173 			; <UNDEFINED> instruction: 0x37303173
  e8:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  ec:	63672f62 	cmnvs	r7, #392	; 0x188
  f0:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  f4:	6f6e2d6d 	svcvs	0x006e2d6d
  f8:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  fc:	2f696261 	svccs	0x00696261
 100:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 104:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
 108:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
 10c:	62000065 	andvs	r0, r0, #101, 0	; 0x65
 110:	6b616572 	blvs	18596e0 <brkpt_mismatch_set+0x18594e8>
 114:	6e696f70 	mcrvs	15, 3, r6, cr9, cr0, {3}
 118:	00632e74 	rsbeq	r2, r3, r4, ror lr
 11c:	61000001 	tstvs	r0, r1
 120:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 124:	6265642d 	rsbvs	r6, r5, #754974720	; 0x2d000000
 128:	692d6775 	pushvs	{r0, r2, r4, r5, r6, r8, r9, sl, sp, lr}
 12c:	2e6c706d 	cdpcs	0, 6, cr7, cr12, cr13, {3}
 130:	00020068 	andeq	r0, r2, r8, rrx
 134:	74696200 	strbtvc	r6, [r9], #-512	; 0xfffffe00
 138:	7075732d 	rsbsvc	r7, r5, sp, lsr #6
 13c:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xfffff090
 140:	0300682e 	movweq	r6, #2094	; 0x82e
 144:	73610000 	cmnvc	r1, #0, 0
 148:	65682d6d 	strbvs	r2, [r8, #-3437]!	; 0xfffff293
 14c:	7265706c 	rsbvc	r7, r5, #108, 0	; 0x6c
 150:	00682e73 	rsbeq	r2, r8, r3, ror lr
 154:	72000002 	andvc	r0, r0, #2, 0
 158:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
 15c:	00000200 	andeq	r0, r0, r0, lsl #4
 160:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
 164:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
 168:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
 16c:	00000400 	andeq	r0, r0, r0, lsl #8
 170:	00210500 	eoreq	r0, r1, r0, lsl #10
 174:	00000205 	andeq	r0, r0, r5, lsl #4
 178:	05160000 	ldreq	r0, [r6, #-0]
 17c:	02044b05 	andeq	r4, r4, #5120	; 0x1400
 180:	20031305 	andcs	r1, r3, r5, lsl #6
 184:	13050501 	movwne	r0, #21761	; 0x5501
 188:	61030105 	tstvs	r3, r5, lsl #2
 18c:	2e010101 	adfcss	f0, f1, f1
 190:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 194:	01200306 			; <UNDEFINED> instruction: 0x01200306
 198:	01050304 	tsteq	r5, r4, lsl #6
 19c:	05017603 	streq	r7, [r1, #-1539]	; 0xfffff9fd
 1a0:	01011305 	tsteq	r1, r5, lsl #6
 1a4:	01061301 	tsteq	r6, r1, lsl #6
 1a8:	20050204 	andcs	r0, r5, r4, lsl #4
 1ac:	0104661a 	tsteq	r4, sl, lsl r6
 1b0:	5e030805 	cdppl	8, 0, cr0, cr3, cr5, {0}
 1b4:	06050501 	streq	r0, [r5], -r1, lsl #10
 1b8:	0502044d 	streq	r0, [r2, #-1101]	; 0xfffffbb3
 1bc:	01011301 	tsteq	r1, r1, lsl #6
 1c0:	0401062e 	streq	r0, [r1], #-1582	; 0xfffff9d2
 1c4:	06050501 	streq	r0, [r5], -r1, lsl #10
 1c8:	17030401 	strne	r0, [r3, -r1, lsl #8]
 1cc:	13010101 	movwne	r0, #4353	; 0x1101
 1d0:	040d0104 	streq	r0, [sp], #-260	; 0xfffffefc
 1d4:	03010503 	movweq	r0, #5379	; 0x1503
 1d8:	050100c2 	streq	r0, [r1, #-194]	; 0xffffff3e
 1dc:	01011305 	tsteq	r1, r5, lsl #6
 1e0:	01011301 	tsteq	r1, r1, lsl #6
 1e4:	01131901 	tsteq	r3, r1, lsl #18
 1e8:	01130101 	tsteq	r3, r1, lsl #2
 1ec:	03060106 	movweq	r0, #24838	; 0x6106
 1f0:	01140159 	tsteq	r4, r9, asr r1
 1f4:	03130101 	tsteq	r3, #1073741824	; 0x40000000
 1f8:	14010124 	strne	r0, [r1], #-292	; 0xfffffedc
 1fc:	67030105 	strvs	r0, [r3, -r5, lsl #2]
 200:	13050501 	movwne	r0, #21761	; 0x5501
 204:	13010101 	movwne	r0, #4353	; 0x1101
 208:	14010101 	strne	r0, [r1], #-257	; 0xfffffeff
 20c:	03060106 	movweq	r0, #24838	; 0x6106
 210:	0114016c 	tsteq	r4, ip, ror #2
 214:	03130101 	tsteq	r3, #1073741824	; 0x40000000
 218:	01060114 	tsteq	r6, r4, lsl r1
 21c:	03060104 	movweq	r0, #24836	; 0x6104
 220:	03040144 	movweq	r0, #16708	; 0x4144
 224:	c1030105 	tstgt	r3, r5, lsl #2
 228:	05050100 	streq	r0, [r5, #-256]	; 0xffffff00
 22c:	01010113 	tsteq	r1, r3, lsl r1
 230:	01010113 	tsteq	r1, r3, lsl r1
 234:	01011319 	tsteq	r1, r9, lsl r3
 238:	06011301 	streq	r1, [r1], -r1, lsl #6
 23c:	59030601 	stmdbpl	r3, {r0, r9, sl}
 240:	01011401 	tsteq	r1, r1, lsl #8
 244:	24031301 	strcs	r1, [r3], #-769	; 0xfffffcff
 248:	05140101 	ldreq	r0, [r4, #-257]	; 0xfffffeff
 24c:	01670301 	cmneq	r7, r1, lsl #6
 250:	01130505 	tsteq	r3, r5, lsl #10
 254:	01130101 	tsteq	r3, r1, lsl #2
 258:	06140101 	ldreq	r0, [r4], -r1, lsl #2
 25c:	6c030601 	stcvs	6, cr0, [r3], {1}
 260:	01011401 	tsteq	r1, r1, lsl #8
 264:	14031301 	strne	r1, [r3], #-769	; 0xfffffcff
 268:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 26c:	01120320 	tsteq	r2, r0, lsr #6
 270:	01042e2e 	tsteq	r4, lr, lsr #28
 274:	03060505 	movweq	r0, #25861	; 0x6505
 278:	04017fb3 	streq	r7, [r1], #-4019	; 0xfffff04d
 27c:	03010503 	movweq	r0, #5379	; 0x1503
 280:	05050134 	streq	r0, [r5, #-308]	; 0xfffffecc
 284:	01010113 	tsteq	r1, r3, lsl r1
 288:	01010113 	tsteq	r1, r3, lsl r1
 28c:	06010614 			; <UNDEFINED> instruction: 0x06010614
 290:	14016c03 	strne	r6, [r1], #-3075	; 0xfffff3fd
 294:	13010101 	movwne	r0, #4353	; 0x1101
 298:	06011403 	streq	r1, [r1], -r3, lsl #8
 29c:	06010401 	streq	r0, [r1], -r1, lsl #8
 2a0:	04014603 	streq	r4, [r1], #-1539	; 0xfffff9fd
 2a4:	017a0303 	cmneq	sl, r3, lsl #6
 2a8:	13010101 	movwne	r0, #4353	; 0x1101
 2ac:	04180104 	ldreq	r0, [r8], #-260	; 0xfffffefc
 2b0:	03010503 	movweq	r0, #5379	; 0x1503
 2b4:	0505013e 	streq	r0, [r5, #-318]	; 0xfffffec2
 2b8:	01010113 	tsteq	r1, r3, lsl r1
 2bc:	01010113 	tsteq	r1, r3, lsl r1
 2c0:	01011319 	tsteq	r1, r9, lsl r3
 2c4:	06011301 	streq	r1, [r1], -r1, lsl #6
 2c8:	59030601 	stmdbpl	r3, {r0, r9, sl}
 2cc:	01011401 	tsteq	r1, r1, lsl #8
 2d0:	24031301 	strcs	r1, [r3], #-769	; 0xfffffcff
 2d4:	05140101 	ldreq	r0, [r4, #-257]	; 0xfffffeff
 2d8:	01670301 	cmneq	r7, r1, lsl #6
 2dc:	01130505 	tsteq	r3, r5, lsl #10
 2e0:	01130101 	tsteq	r3, r1, lsl #2
 2e4:	06140101 	ldreq	r0, [r4], -r1, lsl #2
 2e8:	6c030601 	stcvs	6, cr0, [r3], {1}
 2ec:	01011401 	tsteq	r1, r1, lsl #8
 2f0:	14031301 	strne	r1, [r3], #-769	; 0xfffffcff
 2f4:	060e0501 	streq	r0, [lr], -r1, lsl #10
 2f8:	052e2e01 	streq	r2, [lr, #-3585]!	; 0xfffff1ff
 2fc:	01120320 	tsteq	r2, r0, lsr #6
 300:	0501042e 	streq	r0, [r1, #-1070]	; 0xfffffbd2
 304:	b6030605 	strlt	r0, [r3], -r5, lsl #12
 308:	0204017f 	andeq	r0, r4, #-1073741793	; 0xc000001f
 30c:	7a030105 	bvc	c0728 <brkpt_mismatch_set+0xc0530>
 310:	042e0101 	strteq	r0, [lr], #-257	; 0xfffffeff
 314:	0d140504 	cfldr32eq	mvfx0, [r4, #-16]
 318:	13130505 	tstne	r3, #20971520	; 0x1400000
 31c:	042e2e06 	strteq	r2, [lr], #-3590	; 0xfffff1fa
 320:	03010501 	movweq	r0, #5377	; 0x1501
 324:	0304010a 	movweq	r0, #16650	; 0x410a
 328:	4a120306 	bmi	480f48 <brkpt_mismatch_set+0x480d50>
 32c:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 330:	017a0301 	cmneq	sl, r1, lsl #6
 334:	01130505 	tsteq	r3, r5, lsl #10
 338:	06130101 	ldreq	r0, [r3], -r1, lsl #2
 33c:	05020401 	streq	r0, [r2, #-1025]	; 0xfffffbff
 340:	2e4a1a20 	vmlacs.f32	s3, s20, s1
 344:	01042e2e 	tsteq	r4, lr, lsr #28
 348:	03060905 	movweq	r0, #26885	; 0x6905
 34c:	0204015f 	andeq	r0, r4, #-1073741801	; 0xc0000017
 350:	25031405 	strcs	r1, [r3, #-1029]	; 0xfffffbfb
 354:	14050501 	strne	r0, [r5], #-1281	; 0xfffffaff
 358:	78031305 	stmdavc	r3, {r0, r2, r8, r9, ip}
 35c:	13050501 	movwne	r0, #21761	; 0x5501
 360:	61030105 	tstvs	r3, r5, lsl #2
 364:	2e010101 	adfcss	f0, f1, f1
 368:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 36c:	01200306 			; <UNDEFINED> instruction: 0x01200306
 370:	01050304 	tsteq	r5, r4, lsl #6
 374:	05017603 	streq	r7, [r1, #-1539]	; 0xfffff9fd
 378:	01011305 	tsteq	r1, r5, lsl #6
 37c:	01061301 	tsteq	r6, r1, lsl #6
 380:	20050204 	andcs	r0, r5, r4, lsl #4
 384:	5007051a 	andpl	r0, r7, sl, lsl r5
 388:	4b060905 	blmi	1827a4 <brkpt_mismatch_set+0x1825ac>
 38c:	05160505 	ldreq	r0, [r6, #-1285]	; 0xfffffafb
 390:	01550301 	cmpeq	r5, r1, lsl #6
 394:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 398:	06050501 	streq	r0, [r5], -r1, lsl #10
 39c:	06012c03 	streq	r2, [r1], -r3, lsl #24
 3a0:	06030401 	streq	r0, [r3], -r1, lsl #8
 3a4:	01015b03 	tsteq	r1, r3, lsl #22
 3a8:	04130101 	ldreq	r0, [r3], #-257	; 0xfffffeff
 3ac:	01250302 			; <UNDEFINED> instruction: 0x01250302
 3b0:	01050304 	tsteq	r5, r4, lsl #6
 3b4:	05015203 	streq	r5, [r1, #-515]	; 0xfffffdfd
 3b8:	01011305 	tsteq	r1, r5, lsl #6
 3bc:	0e051301 	cdpeq	3, 0, cr1, cr5, cr1, {0}
 3c0:	2e2e0106 	sufcse	f0, f6, f6
 3c4:	05050204 	streq	r0, [r5, #-516]	; 0xfffffdfc
 3c8:	012d0306 			; <UNDEFINED> instruction: 0x012d0306
 3cc:	52030105 	andpl	r0, r3, #1073741825	; 0x40000001
 3d0:	042e0101 	strteq	r0, [lr], #-257	; 0xfffffeff
 3d4:	0f140504 	svceq	0x00140504
 3d8:	13130505 	tstne	r3, #20971520	; 0x1400000
 3dc:	042e2e06 	strteq	r2, [lr], #-3590	; 0xfffff1fa
 3e0:	31030602 	tstcc	r3, r2, lsl #12
 3e4:	13050101 	movwne	r0, #20737	; 0x5101
 3e8:	05016e03 	streq	r6, [r1, #-3587]	; 0xfffff1fd
 3ec:	01051305 	tsteq	r5, r5, lsl #6
 3f0:	01016103 	tsteq	r1, r3, lsl #2
 3f4:	01062e01 	tsteq	r6, r1, lsl #28
 3f8:	03060505 	movweq	r0, #25861	; 0x6505
 3fc:	03040120 	movweq	r0, #16672	; 0x4120
 400:	76030105 	strvc	r0, [r3], -r5, lsl #2
 404:	13050501 	movwne	r0, #21761	; 0x5501
 408:	13010101 	movwne	r0, #4353	; 0x1101
 40c:	02040106 	andeq	r0, r4, #-2147483647	; 0x80000001
 410:	051a2005 	ldreq	r2, [sl, #-5]
 414:	4a100305 	bmi	401030 <brkpt_mismatch_set+0x400e38>
 418:	06014a06 	streq	r4, [r1], -r6, lsl #20
 41c:	04660682 	strbteq	r0, [r6], #-1666	; 0xfffff97e
 420:	03010503 	movweq	r0, #5379	; 0x1503
 424:	05052e6b 	streq	r2, [r5, #-3691]	; 0xfffff195
 428:	03010513 	movweq	r0, #5395	; 0x1513
 42c:	0505017a 	streq	r0, [r5, #-378]	; 0xfffffe86
 430:	01010113 	tsteq	r1, r3, lsl r1
 434:	04010613 	streq	r0, [r1], #-1555	; 0xfffff9ed
 438:	1a200502 	bne	801848 <brkpt_mismatch_set+0x801650>
 43c:	06090566 	streq	r0, [r9], -r6, ror #10
 440:	4a060119 	bmi	1808ac <brkpt_mismatch_set+0x1806b4>
 444:	03046606 	movweq	r6, #17926	; 0x4606
 448:	74030105 	strvc	r0, [r3], #-261	; 0xfffffefb
 44c:	1305052e 	movwne	r0, #21806	; 0x552e
 450:	7a030105 	bvc	c086c <brkpt_mismatch_set+0xc0674>
 454:	13050501 	movwne	r0, #21761	; 0x5501
 458:	13010101 	movwne	r0, #4353	; 0x1101
 45c:	02040106 	andeq	r0, r4, #-2147483647	; 0x80000001
 460:	041a2005 	ldreq	r2, [sl], #-5
 464:	6c030601 	stcvs	6, cr0, [r3], {1}
 468:	4b0505f2 	blmi	141c38 <brkpt_mismatch_set+0x141a40>
 46c:	13050204 	movwne	r0, #20996	; 0x5204
 470:	05011103 	streq	r1, [r1, #-259]	; 0xfffffefd
 474:	01051305 	tsteq	r5, r5, lsl #6
 478:	01016103 	tsteq	r1, r3, lsl #2
 47c:	01062e01 	tsteq	r6, r1, lsl #28
 480:	03060505 	movweq	r0, #25861	; 0x6505
 484:	03040120 	movweq	r0, #16672	; 0x4120
 488:	76030105 	strvc	r0, [r3], -r5, lsl #2
 48c:	13050501 	movwne	r0, #21761	; 0x5501
 490:	13010101 	movwne	r0, #4353	; 0x1101
 494:	02040106 	andeq	r0, r4, #-2147483647	; 0x80000001
 498:	661a2005 	ldrvs	r2, [sl], -r5
 49c:	08050104 	stmdaeq	r5, {r2, r8}
 4a0:	05016d03 	streq	r6, [r1, #-3331]	; 0xfffff2fd
 4a4:	044d0605 	strbeq	r0, [sp], #-1541	; 0xfffff9fb
 4a8:	03140502 	tsteq	r4, #8388608	; 0x800000
 4ac:	050100d3 	streq	r0, [r1, #-211]	; 0xffffff2d
 4b0:	01051305 	tsteq	r5, r5, lsl #6
 4b4:	017f9e03 	cmneq	pc, r3, lsl #28
 4b8:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 4bc:	06030401 	streq	r0, [r3], -r1, lsl #8
 4c0:	1305050f 	movwne	r0, #21775	; 0x550f
 4c4:	13010101 	movwne	r0, #4353	; 0x1101
 4c8:	01060e05 	tsteq	r6, r5, lsl #28
 4cc:	0502042e 	streq	r0, [r2, #-1070]	; 0xfffffbd2
 4d0:	e4030605 	str	r0, [r3], #-1541	; 0xfffff9fb
 4d4:	01050100 	mrseq	r0, (UNDEF: 21)
 4d8:	017f9d03 	cmneq	pc, r3, lsl #26
 4dc:	04042e01 	streq	r2, [r4], #-3585	; 0xfffff1ff
 4e0:	050d1405 	streq	r1, [sp, #-1029]	; 0xfffffbfb
 4e4:	06131305 	ldreq	r1, [r3], -r5, lsl #6
 4e8:	01042e2e 	tsteq	r4, lr, lsr #28
 4ec:	12030105 	andne	r0, r3, #1073741825	; 0x40000001
 4f0:	06030401 	streq	r0, [r3], -r1, lsl #8
 4f4:	054a0a03 	strbeq	r0, [sl, #-2563]	; 0xfffff5fd
 4f8:	01051305 	tsteq	r5, r5, lsl #6
 4fc:	05017a03 	streq	r7, [r1, #-2563]	; 0xfffff5fd
 500:	01011305 	tsteq	r1, r5, lsl #6
 504:	01061301 	tsteq	r6, r1, lsl #6
 508:	20050204 	andcs	r0, r5, r4, lsl #4
 50c:	2e2e4a1a 			; <UNDEFINED> instruction: 0x2e2e4a1a
 510:	0501042e 	streq	r0, [r1, #-1070]	; 0xfffffbd2
 514:	6e030609 	cfmadd32vs	mvax0, mvfx0, mvfx3, mvfx9
 518:	05020401 	streq	r0, [r2, #-1025]	; 0xfffffbff
 51c:	01160314 	tsteq	r6, r4, lsl r3
 520:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
 524:	01780313 	cmneq	r8, r3, lsl r3
 528:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 52c:	01610301 	cmneq	r1, r1, lsl #6
 530:	062e0101 	strteq	r0, [lr], -r1, lsl #2
 534:	06050501 	streq	r0, [r5], -r1, lsl #10
 538:	04012003 	streq	r2, [r1], #-3
 53c:	03010503 	movweq	r0, #5379	; 0x1503
 540:	05050176 	streq	r0, [r5, #-374]	; 0xfffffe8a
 544:	01010113 	tsteq	r1, r3, lsl r1
 548:	04010613 	streq	r0, [r1], #-1555	; 0xfffff9ed
 54c:	1a200502 	bne	80195c <brkpt_mismatch_set+0x801764>
 550:	05500705 	ldrbeq	r0, [r0, #-1797]	; 0xfffff8fb
 554:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
 558:	01051605 	tsteq	r5, r5, lsl #12
 55c:	01015503 	tsteq	r1, r3, lsl #10
 560:	01062e01 	tsteq	r6, r1, lsl #28
 564:	03060505 	movweq	r0, #25861	; 0x6505
 568:	0106012c 	tsteq	r6, ip, lsr #2
 56c:	03060304 	movweq	r0, #25348	; 0x6304
 570:	0101015b 	tsteq	r1, fp, asr r1
 574:	02041301 	andeq	r1, r4, #67108864	; 0x4000000
 578:	04012503 	streq	r2, [r1], #-1283	; 0xfffffafd
 57c:	03010503 	movweq	r0, #5379	; 0x1503
 580:	05050152 	streq	r0, [r5, #-338]	; 0xfffffeae
 584:	01010113 	tsteq	r1, r3, lsl r1
 588:	060e0513 			; <UNDEFINED> instruction: 0x060e0513
 58c:	042e2e01 	strteq	r2, [lr], #-3585	; 0xfffff1ff
 590:	06050502 	streq	r0, [r5], -r2, lsl #10
 594:	05012d03 	streq	r2, [r1, #-3331]	; 0xfffff2fd
 598:	01520301 	cmpeq	r2, r1, lsl #6
 59c:	04042e01 	streq	r2, [r4], #-3585	; 0xfffff1ff
 5a0:	050f1405 	streq	r1, [pc, #-1029]	; 1a3 <.debug_line+0x1a3>
 5a4:	06131305 	ldreq	r1, [r3], -r5, lsl #6
 5a8:	02042e2e 	andeq	r2, r4, #736	; 0x2e0
 5ac:	01310306 	teqeq	r1, r6, lsl #6
 5b0:	03130501 	tsteq	r3, #4194304	; 0x400000
 5b4:	0505016e 	streq	r0, [r5, #-366]	; 0xfffffe92
 5b8:	03010513 	movweq	r0, #5395	; 0x1513
 5bc:	01010161 	tsteq	r1, r1, ror #2
 5c0:	0501062e 	streq	r0, [r1, #-1582]	; 0xfffff9d2
 5c4:	20030605 	andcs	r0, r3, r5, lsl #12
 5c8:	05030401 	streq	r0, [r3, #-1025]	; 0xfffffbff
 5cc:	01760301 	cmneq	r6, r1, lsl #6
 5d0:	01130505 	tsteq	r3, r5, lsl #10
 5d4:	06130101 	ldreq	r0, [r3], -r1, lsl #2
 5d8:	05020401 	streq	r0, [r2, #-1025]	; 0xfffffbff
 5dc:	05051a20 	streq	r1, [r5, #-2592]	; 0xfffff5e0
 5e0:	064a1003 	strbeq	r1, [sl], -r3
 5e4:	8206014a 	andhi	r0, r6, #-2147483630	; 0x80000012
 5e8:	03046606 	movweq	r6, #17926	; 0x4606
 5ec:	6b030105 	blvs	c0a08 <brkpt_mismatch_set+0xc0810>
 5f0:	1305052e 	movwne	r0, #21806	; 0x552e
 5f4:	7a030105 	bvc	c0a10 <brkpt_mismatch_set+0xc0818>
 5f8:	13050501 	movwne	r0, #21761	; 0x5501
 5fc:	13010101 	movwne	r0, #4353	; 0x1101
 600:	02040106 	andeq	r0, r4, #-2147483647	; 0x80000001
 604:	661a2005 	ldrvs	r2, [sl], -r5
 608:	19060905 	stmdbne	r6, {r0, r2, r8, fp}
 60c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
 610:	05030466 	streq	r0, [r3, #-1126]	; 0xfffffb9a
 614:	2e740301 	cdpcs	3, 7, cr0, cr4, cr1, {0}
 618:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 61c:	017a0301 	cmneq	sl, r1, lsl #6
 620:	01130505 	tsteq	r3, r5, lsl #10
 624:	06130101 	ldreq	r0, [r3], -r1, lsl #2
 628:	05020401 	streq	r0, [r2, #-1025]	; 0xfffffbff
 62c:	01041a20 	tsteq	r4, r0, lsr #20
 630:	03062805 	movweq	r2, #26629	; 0x6805
 634:	0106f279 	tsteq	r6, r9, ror r2	; <UNPREDICTABLE>
 638:	4b060505 	blmi	181a54 <brkpt_mismatch_set+0x18185c>
 63c:	0502042f 	streq	r0, [r2, #-1071]	; 0xfffffbd1
 640:	016a0301 	cmneq	sl, r1, lsl #6
 644:	04042e01 	streq	r2, [r4], #-3585	; 0xfffff1ff
 648:	78031405 	stmdavc	r3, {r0, r2, sl, ip}
 64c:	13050501 	movwne	r0, #21761	; 0x5501
 650:	044a0613 	strbeq	r0, [sl], #-1555	; 0xfffff9ed
 654:	1d030601 	stcne	6, cr0, [r3, #-4]
 658:	06010501 	streq	r0, [r1], -r1, lsl #10
 65c:	0002022f 	andeq	r0, r2, pc, lsr #4
 660:	Address 0x0000000000000660 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
   4:	7263625f 	rsbvc	r6, r3, #-268435451	; 0xf0000005
   8:	65675f30 	strbvs	r5, [r7, #-3888]!	; 0xfffff0d0
   c:	70630074 	rsbvc	r0, r3, r4, ror r0
  10:	645f3431 	ldrbvs	r3, [pc], #-1073	; 18 <.debug_str+0x18>
  14:	5f726373 	svcpl	0x00726373
  18:	00746567 	rsbseq	r6, r4, r7, ror #10
  1c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  20:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  24:	72620074 	rsbvc	r0, r2, #116, 0	; 0x74
  28:	5f74706b 	svcpl	0x0074706b
  2c:	6d73696d 			; <UNDEFINED> instruction: 0x6d73696d
  30:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
  34:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
  38:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  3c:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  40:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  44:	63736400 	cmnvs	r3, #0, 8
  48:	70630072 	rsbvc	r0, r3, r2, ror r0
  4c:	695f3431 	ldmdbvs	pc, {r0, r4, r5, sl, ip, sp}^	; <UNPREDICTABLE>
  50:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
  54:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  58:	69620064 	stmdbvs	r2!, {r2, r5, r6}^
  5c:	73695f74 	cmnvc	r9, #116, 30	; 0x1d0
  60:	006e6f5f 	rsbeq	r6, lr, pc, asr pc
  64:	756c6176 	strbvc	r6, [ip, #-374]!	; 0xfffffe8a
  68:	63620065 	cmnvs	r2, #101, 0	; 0x65
  6c:	63003072 	movwvs	r3, #114	; 0x72
  70:	5f343170 	svcpl	0x00343170
  74:	72637364 	rsbvc	r7, r3, #100, 6	; 0x90000001
  78:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
  7c:	69626e00 	stmdbvs	r2!, {r9, sl, fp, sp, lr}^
  80:	62007374 	andvs	r7, r0, #116, 6	; 0xd0000001
  84:	74706b72 	ldrbtvc	r6, [r0], #-2930	; 0xfffff48e
  88:	73696d5f 	cmnvc	r9, #6080	; 0x17c0
  8c:	6374616d 	cmnvs	r4, #1073741851	; 0x4000001b
  90:	74735f68 	ldrbtvc	r5, [r3], #-3944	; 0xfffff098
  94:	00747261 	rsbseq	r7, r4, r1, ror #4
  98:	73746962 	cmnvc	r4, #1605632	; 0x188000
  9c:	726c635f 	rsbvc	r6, ip, #2080374785	; 0x7c000001
  a0:	74696200 	strbtvc	r6, [r9], #-512	; 0xfffffe00
  a4:	5f73695f 	svcpl	0x0073695f
  a8:	0066666f 	rsbeq	r6, r6, pc, ror #12
  ac:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b0:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  b4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  b8:	6f6c0074 	svcvs	0x006c0074
  bc:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  c0:	6100746e 	tstvs	r0, lr, ror #8
  c4:	00726464 	rsbseq	r6, r2, r4, ror #8
  c8:	72732f2e 	rsbsvc	r2, r3, #184	; 0xb8
  cc:	72622f63 	rsbvc	r2, r2, #396	; 0x18c
  d0:	706b6165 	rsbvc	r6, fp, r5, ror #2
  d4:	746e696f 	strbtvc	r6, [lr], #-2415	; 0xfffff691
  d8:	6200632e 	andvs	r6, r0, #-1207959552	; 0xb8000000
  dc:	74706b72 	ldrbtvc	r6, [r0], #-2930	; 0xfffff48e
  e0:	73696d5f 	cmnvc	r9, #6080	; 0x17c0
  e4:	6374616d 	cmnvs	r4, #1073741851	; 0x4000001b
  e8:	74735f68 	ldrbtvc	r5, [r3], #-3944	; 0xfffff098
  ec:	6300706f 	movwvs	r7, #111	; 0x6f
  f0:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  f4:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  f8:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  fc:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 100:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 104:	61686320 	cmnvs	r8, r0, lsr #6
 108:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
 10c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 110:	61686320 	cmnvs	r8, r0, lsr #6
 114:	6f6c0072 	svcvs	0x006c0072
 118:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 11c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 120:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 124:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 128:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 12c:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 130:	5f323374 	svcpl	0x00323374
 134:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
 138:	75006b74 	strvc	r6, [r0, #-2932]	; 0xfffff48c
 13c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 140:	2064656e 	rsbcs	r6, r4, lr, ror #10
 144:	00746e69 	rsbseq	r6, r4, r9, ror #28
 148:	5f746962 	svcpl	0x00746962
 14c:	00726c63 	rsbseq	r6, r2, r3, ror #24
 150:	73746962 	cmnvc	r4, #1605632	; 0x188000
 154:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 158:	6f687300 	svcvs	0x00687300
 15c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
 160:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 164:	2064656e 	rsbcs	r6, r4, lr, ror #10
 168:	00746e69 	rsbseq	r6, r4, r9, ror #28
 16c:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
 170:	7263625f 	rsbvc	r6, r3, #-268435451	; 0xf0000005
 174:	65735f30 	ldrbvs	r5, [r3, #-3888]!	; 0xfffff0d0
 178:	68630074 	stmdavs	r3!, {r2, r4, r5, r6}^
 17c:	63007261 	movwvs	r7, #609	; 0x261
 180:	5f343170 	svcpl	0x00343170
 184:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 188:	7000656c 	andvc	r6, r0, ip, ror #10
 18c:	65666572 	strbvs	r6, [r6, #-1394]!	; 0xfffffa8e
 190:	5f686374 	svcpl	0x00686374
 194:	73756c66 	cmnvc	r5, #26112	; 0x6600
 198:	70630068 	rsbvc	r0, r3, r8, rrx
 19c:	625f3431 	subsvs	r3, pc, #822083584	; 0x31000000
 1a0:	5f307276 	svcpl	0x00307276
 1a4:	00746573 	rsbseq	r6, r4, r3, ror r5
 1a8:	34317063 	ldrtcc	r7, [r1], #-99	; 0xffffff9d
 1ac:	7263625f 	rsbvc	r6, r3, #-268435451	; 0xf0000005
 1b0:	69645f30 	stmdbvs	r4!, {r4, r5, r8, r9, sl, fp, ip, lr}^
 1b4:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 1b8:	72700065 	rsbsvc	r0, r0, #101, 0	; 0x65
 1bc:	6b746e69 	blvs	1d1bb68 <brkpt_mismatch_set+0x1d1b970>
 1c0:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 1c4:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 1c8:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 1cc:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 1d0:	31393130 	teqcc	r9, r0, lsr r1
 1d4:	20353230 	eorscs	r3, r5, r0, lsr r2
 1d8:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 1dc:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 1e0:	415b2029 	cmpmi	fp, r9, lsr #32
 1e4:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 1e8:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 1ec:	6172622d 	cmnvs	r2, sp, lsr #4
 1f0:	2068636e 	rsbcs	r6, r8, lr, ror #6
 1f4:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 1f8:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 1fc:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 200:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 204:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 208:	613d7570 	teqvs	sp, r0, ror r5
 20c:	31316d72 	teqcc	r1, r2, ror sp
 210:	7a6a3637 	bvc	1a8daf4 <brkpt_mismatch_set+0x1a8d8fc>
 214:	20732d66 	rsbscs	r2, r3, r6, ror #26
 218:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 21c:	613d656e 	teqvs	sp, lr, ror #10
 220:	31316d72 	teqcc	r1, r2, ror sp
 224:	7a6a3637 	bvc	1a8db08 <brkpt_mismatch_set+0x1a8d910>
 228:	20732d66 	rsbscs	r2, r3, r6, ror #26
 22c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 230:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 234:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 238:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 23c:	616d2d20 	cmnvs	sp, r0, lsr #26
 240:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 244:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 248:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 24c:	6b36766d 	blvs	d9dc08 <brkpt_mismatch_set+0xd9da10>
 250:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 254:	20626467 	rsbcs	r6, r2, r7, ror #8
 258:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 25c:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 260:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 264:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 268:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 26c:	61747365 	cmnvs	r4, r5, ror #6
 270:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 274:	6f6c0067 	svcvs	0x006c0067
 278:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 27c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 280:	2064656e 	rsbcs	r6, r4, lr, ror #10
 284:	00746e69 	rsbseq	r6, r4, r9, ror #28
 288:	6b73616d 	blvs	1cd8844 <brkpt_mismatch_set+0x1cd864c>
 28c:	74696200 	strbtvc	r6, [r9], #-512	; 0xfffffe00
 290:	616d5f73 	smcvs	54771	; 0xd5f3
 294:	2f006b73 	svccs	0x00006b73
 298:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 29c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
 2a0:	442f616e 	strtmi	r6, [pc], #-366	; 2a8 <.debug_str+0x2a8>
 2a4:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
 2a8:	73746e65 	cmnvc	r4, #1616	; 0x650
 2ac:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
 2b0:	2f6c6f6f 	svccs	0x006c6f6f
 2b4:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
 2b8:	2f656765 	svccs	0x00656765
 2bc:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
 2c0:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
 2c4:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 2c8:	30343253 	eorscc	r3, r4, r3, asr r2
 2cc:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; 1a4 <.debug_str+0x1a4>
 2d0:	646f6379 	strbtvs	r6, [pc], #-889	; 2d8 <.debug_str+0x2d8>
 2d4:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 2d8:	00697062 	rsbeq	r7, r9, r2, rrx
 2dc:	5f746962 	svcpl	0x00746962
 2e0:	00746573 	rsbseq	r6, r4, r3, ror r5
 2e4:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
 2e8:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
 2ec:	5f5f4e4f 	svcpl	0x005f4e4f
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <brkpt_mismatch_set+0x80a3f8>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	00000104 	andeq	r0, r0, r4, lsl #2
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4
  28:	040e0a60 	streq	r0, [lr], #-2656	; 0xfffff5a0
  2c:	00000b42 	andeq	r0, r0, r2, asr #22
  30:	0000001c 	andeq	r0, r0, ip, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	00000104 	andeq	r0, r0, r4, lsl #2
  3c:	000000f4 	strdeq	r0, [r0], -r4
  40:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  44:	100e4201 	andne	r4, lr, r1, lsl #4
  48:	040e0a58 	streq	r0, [lr], #-2648	; 0xfffff5a8
  4c:	00000b42 	andeq	r0, r0, r2, asr #22
  50:	00000014 	andeq	r0, r0, r4, lsl r0
  54:	00000000 	andeq	r0, r0, r0
  58:	000001f8 	strdeq	r0, [r0], -r8
  5c:	00000020 	andeq	r0, r0, r0, lsr #32
  60:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  64:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <brkpt_mismatch_set+0x12cd634>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <brkpt_mismatch_set+0x46238>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


gpio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_function>:
   0:	e350001f 	cmp	r0, #31, 0
   4:	812fff1e 	bxhi	lr
   8:	e92d4070 	push	{r4, r5, r6, lr}
   c:	e1a05001 	mov	r5, r1
  10:	e3d13007 	bics	r3, r1, #7, 0
  14:	18bd8070 	popne	{r4, r5, r6, pc}
  18:	e59f3040 	ldr	r3, [pc, #64]	; 60 <gpio_set_function+0x60>
  1c:	e0832093 	umull	r2, r3, r3, r0
  20:	e1a031a3 	lsr	r3, r3, #3
  24:	e1a02003 	mov	r2, r3
  28:	e0833103 	add	r3, r3, r3, lsl #2
  2c:	e0403083 	sub	r3, r0, r3, lsl #1
  30:	e0834083 	add	r4, r3, r3, lsl #1
  34:	e2820302 	add	r0, r2, #134217728	; 0x8000000
  38:	e2800702 	add	r0, r0, #524288	; 0x80000
  3c:	e1a06100 	lsl	r6, r0, #2
  40:	e1a00006 	mov	r0, r6
  44:	ebfffffe 	bl	0 <GET32>
  48:	e3a01007 	mov	r1, #7, 0
  4c:	e1c01411 	bic	r1, r0, r1, lsl r4
  50:	e1811415 	orr	r1, r1, r5, lsl r4
  54:	e1a00006 	mov	r0, r6
  58:	ebfffffe 	bl	0 <PUT32>
  5c:	e8bd8070 	pop	{r4, r5, r6, pc}
  60:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

00000064 <gpio_set_output>:
  64:	e92d4010 	push	{r4, lr}
  68:	e3a01001 	mov	r1, #1, 0
  6c:	ebfffffe 	bl	0 <gpio_set_function>
  70:	e8bd8010 	pop	{r4, pc}

00000074 <gpio_set_on>:
  74:	e350001f 	cmp	r0, #31, 0
  78:	812fff1e 	bxhi	lr
  7c:	e92d4010 	push	{r4, lr}
  80:	e3a01001 	mov	r1, #1, 0
  84:	e1a01011 	lsl	r1, r1, r0
  88:	e59f0004 	ldr	r0, [pc, #4]	; 94 <gpio_set_on+0x20>
  8c:	ebfffffe 	bl	0 <PUT32>
  90:	e8bd8010 	pop	{r4, pc}
  94:	2020001c 	eorcs	r0, r0, ip, lsl r0

00000098 <gpio_set_off>:
  98:	e350001f 	cmp	r0, #31, 0
  9c:	812fff1e 	bxhi	lr
  a0:	e92d4010 	push	{r4, lr}
  a4:	e3a01001 	mov	r1, #1, 0
  a8:	e1a01011 	lsl	r1, r1, r0
  ac:	e59f0004 	ldr	r0, [pc, #4]	; b8 <gpio_set_off+0x20>
  b0:	ebfffffe 	bl	0 <PUT32>
  b4:	e8bd8010 	pop	{r4, pc}
  b8:	20200028 	eorcs	r0, r0, r8, lsr #32

000000bc <gpio_set_input>:
  bc:	e92d4010 	push	{r4, lr}
  c0:	e3a01000 	mov	r1, #0, 0
  c4:	ebfffffe 	bl	0 <gpio_set_function>
  c8:	e8bd8010 	pop	{r4, pc}

000000cc <gpio_write>:
  cc:	e92d4010 	push	{r4, lr}
  d0:	e3510000 	cmp	r1, #0, 0
  d4:	0a000001 	beq	e0 <gpio_write+0x14>
  d8:	ebfffffe 	bl	74 <gpio_set_on>
  dc:	e8bd8010 	pop	{r4, pc}
  e0:	ebfffffe 	bl	98 <gpio_set_off>
  e4:	e8bd8010 	pop	{r4, pc}

000000e8 <gpio_read>:
  e8:	e350001f 	cmp	r0, #31, 0
  ec:	8a000007 	bhi	110 <gpio_read+0x28>
  f0:	e92d4010 	push	{r4, lr}
  f4:	e200401f 	and	r4, r0, #31, 0
  f8:	e59f3018 	ldr	r3, [pc, #24]	; 118 <gpio_read+0x30>
  fc:	e08302a0 	add	r0, r3, r0, lsr #5
 100:	ebfffffe 	bl	0 <GET32>
 104:	e1a00430 	lsr	r0, r0, r4
 108:	e2000001 	and	r0, r0, #1, 0
 10c:	e8bd8010 	pop	{r4, pc}
 110:	e3e00000 	mvn	r0, #0, 0
 114:	e12fff1e 	bx	lr
 118:	20200034 	eorcs	r0, r0, r4, lsr r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003f2 	strdeq	r0, [r0], -r2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001eb 	andeq	r0, r0, fp, ror #3
  10:	0000ca0c 	andeq	ip, r0, ip, lsl #20
  14:	00016f00 	andeq	r6, r1, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00011c00 	andeq	r1, r1, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	27070403 	strcs	r0, [r7, -r3, lsl #8]
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	df060103 	svcle	0x00060103
  3c:	03000001 	movweq	r0, #1
  40:	01be0502 			; <UNDEFINED> instruction: 0x01be0502
  44:	04030000 	streq	r0, [r3], #-0
  48:	0001d605 	andeq	sp, r1, r5, lsl #12
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	00000155 	andeq	r0, r0, r5, asr r1
  54:	9b080103 	blls	200414 <gpio_read+0x20032c>
  58:	03000000 	movweq	r0, #0
  5c:	00d70702 	sbcseq	r0, r7, r2, lsl #14
  60:	cd050000 	stcgt	0, cr0, [r5, #-0]
  64:	03000001 	movweq	r0, #1
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000b807 	andeq	fp, r0, r7, lsl #16
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	00000134 	andeq	r0, r0, r4, lsr r1
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	00000163 	andeq	r0, r0, r3, ror #2
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01030000 	mrseq	r0, (UNDEF: 3)
  b4:	0001b408 	andeq	fp, r1, r8, lsl #8
  b8:	00b20400 	adcseq	r0, r2, r0, lsl #8
  bc:	c8080000 	stmdagt	r8, {}	; <UNPREDICTABLE>
  c0:	02000001 	andeq	r0, r0, #1, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	5401070a 	strpl	r0, [r1], #-1802	; 0xfffff8f6
  d4:	04000000 	streq	r0, [r0], #-0
  d8:	010f0e0c 	tsteq	pc, ip, lsl #28
  dc:	a00b0000 	andge	r0, fp, r0
  e0:	00000002 	andeq	r0, r0, r2
  e4:	00001f0b 	andeq	r1, r0, fp, lsl #30
  e8:	5f0b0100 	svcpl	0x000b0100
  ec:	04000000 	streq	r0, [r0], #-0
  f0:	00006e0b 	andeq	r6, r0, fp, lsl #28
  f4:	7d0b0500 	cfstr32vc	mvfx0, [fp, #-0]
  f8:	06000000 	streq	r0, [r0], -r0
  fc:	00008c0b 	andeq	r8, r0, fp, lsl #24
 100:	3a0b0700 	bcc	2c1c08 <gpio_read+0x2c1b20>
 104:	03000000 	movweq	r0, #0
 108:	0000a90b 	andeq	sl, r0, fp, lsl #18
 10c:	05000200 	streq	r0, [r0, #-512]	; 0xfffffe00
 110:	0000011b 	andeq	r0, r0, fp, lsl r1
 114:	d0031504 	andle	r1, r3, r4, lsl #10
 118:	0c000000 	stceq	0, cr0, [r0], {-0}
 11c:	0000000a 	andeq	r0, r0, sl
 120:	33171d01 	tstcc	r7, #64	; 0x40
 124:	1c000000 	stcne	0, cr0, [r0], {-0}
 128:	0c202000 	stceq	0, cr2, [r0], #-0
 12c:	00000000 	andeq	r0, r0, r0
 130:	33171e01 	tstcc	r7, #1, 28
 134:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 138:	0c202000 	stceq	0, cr2, [r0], #-0
 13c:	0000014b 	andeq	r0, r0, fp, asr #2
 140:	33171f01 	tstcc	r7, #1, 30
 144:	34000000 	strcc	r0, [r0], #-0
 148:	0d202000 	stceq	0, cr2, [r0, #-0]
 14c:	0000004f 	andeq	r0, r0, pc, asr #32
 150:	25055501 	strcs	r5, [r5, #-1281]	; 0xfffffaff
 154:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
 158:	34000000 	strcc	r0, [r0], #-0
 15c:	01000000 	mrseq	r0, (UNDEF: 0)
 160:	0001bb9c 	muleq	r1, ip, fp
 164:	69700e00 	ldmdbvs	r0!, {r9, sl, fp}^
 168:	5501006e 	strpl	r0, [r1, #-110]	; 0xffffff92
 16c:	00002c18 	andeq	r2, r0, r8, lsl ip
 170:	00000800 	andeq	r0, r0, r0, lsl #16
 174:	00000000 	andeq	r0, r0, r0
 178:	01b90f00 			; <UNDEFINED> instruction: 0x01b90f00
 17c:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
 180:	00002c0e 	andeq	r2, r0, lr, lsl #24
 184:	00004800 	andeq	r4, r0, r0, lsl #16
 188:	00004200 	andeq	r4, r0, r0, lsl #4
 18c:	666f1000 	strbtvs	r1, [pc], -r0
 190:	59010066 	stmdbpl	r1, {r1, r2, r5, r6}
 194:	00002c0e 	andeq	r2, r0, lr, lsl #24
 198:	00008800 	andeq	r8, r0, r0, lsl #16
 19c:	00008600 	andeq	r8, r0, r0, lsl #12
 1a0:	01041100 	mrseq	r1, (UNDEF: 20)
 1a4:	03dd0000 	bicseq	r0, sp, #0, 0
 1a8:	01120000 	tsteq	r2, r0
 1ac:	01f30b50 	mvnseq	r0, r0, asr fp
 1b0:	23253550 			; <UNDEFINED> instruction: 0x23253550
 1b4:	818080b4 	strhhi	r8, [r0, r4]
 1b8:	13000002 	movwne	r0, #2
 1bc:	00000014 	andeq	r0, r0, r4, lsl r0
 1c0:	cc064e01 	stcgt	14, cr4, [r6], {1}
 1c4:	1c000000 	stcne	0, cr0, [r0], {-0}
 1c8:	01000000 	mrseq	r0, (UNDEF: 0)
 1cc:	0002169c 	muleq	r2, ip, r6
 1d0:	69700e00 	ldmdbvs	r0!, {r9, sl, fp}^
 1d4:	4e01006e 	cdpmi	0, 0, cr0, cr1, cr14, {3}
 1d8:	00002c1a 	andeq	r2, r0, sl, lsl ip
 1dc:	0000a300 	andeq	sl, r0, r0, lsl #6
 1e0:	00009b00 	andeq	r9, r0, r0, lsl #22
 1e4:	00760e00 	rsbseq	r0, r6, r0, lsl #28
 1e8:	2c284e01 	stccs	14, cr4, [r8], #-4
 1ec:	e5000000 	str	r0, [r0, #-0]
 1f0:	dd000000 	stcle	0, cr0, [r0, #-0]
 1f4:	14000000 	strne	r0, [r0], #-0
 1f8:	000000dc 	ldrdeq	r0, [r0], -ip
 1fc:	0000029e 	muleq	r0, lr, r2
 200:	0000020c 	andeq	r0, r0, ip, lsl #4
 204:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
 208:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
 20c:	0000e415 	andeq	lr, r0, r5, lsl r4
 210:	00025700 	andeq	r5, r2, r0, lsl #14
 214:	ea130000 	b	4c0008 <gpio_read+0x4bff20>
 218:	01000000 	mrseq	r0, (UNDEF: 0)
 21c:	00bc0649 	adcseq	r0, ip, r9, asr #12
 220:	00100000 	andseq	r0, r0, r0
 224:	9c010000 	stcls	0, cr0, [r1], {-0}
 228:	00000257 	andeq	r0, r0, r7, asr r2
 22c:	6e69700e 	cdpvs	0, 6, cr7, cr9, cr14, {0}
 230:	1e490100 	dvfnee	f0, f1, f0
 234:	0000002c 	andeq	r0, r0, ip, lsr #32
 238:	00000123 	andeq	r0, r0, r3, lsr #2
 23c:	0000011f 	andeq	r0, r0, pc, lsl r1
 240:	0000c811 	andeq	ip, r0, r1, lsl r8
 244:	00032600 	andeq	r2, r3, r0, lsl #12
 248:	50011200 	andpl	r1, r1, r0, lsl #4
 24c:	5001f303 	andpl	pc, r1, r3, lsl #6
 250:	01510112 	cmpeq	r1, r2, lsl r1
 254:	13000030 	movwne	r0, #48	; 0x30
 258:	000000f9 	strdeq	r0, [r0], -r9
 25c:	98064201 	stmdals	r6, {r0, r9, lr}
 260:	24000000 	strcs	r0, [r0], #-0
 264:	01000000 	mrseq	r0, (UNDEF: 0)
 268:	00029e9c 	muleq	r2, ip, lr
 26c:	69700e00 	ldmdbvs	r0!, {r9, sl, fp}^
 270:	4201006e 	andmi	r0, r1, #110, 0	; 0x6e
 274:	00002c1c 	andeq	r2, r0, ip, lsl ip
 278:	00014800 	andeq	r4, r1, r0, lsl #16
 27c:	00014400 	andeq	r4, r1, r0, lsl #8
 280:	00b41100 	adcseq	r1, r4, r0, lsl #2
 284:	03e90000 	mvneq	r0, #0, 0
 288:	01120000 	tsteq	r2, r0
 28c:	280c0550 	stmdacs	ip, {r4, r6, r8, sl}
 290:	12202000 	eorne	r2, r0, #0, 0
 294:	31055101 	tstcc	r5, r1, lsl #2
 298:	245001f3 	ldrbcs	r0, [r0], #-499	; 0xfffffe0d
 29c:	c2130000 	andsgt	r0, r3, #0, 0
 2a0:	01000002 	tsteq	r0, r2
 2a4:	0074063b 	rsbseq	r0, r4, fp, lsr r6
 2a8:	00240000 	eoreq	r0, r4, r0
 2ac:	9c010000 	stcls	0, cr0, [r1], {-0}
 2b0:	000002e5 	andeq	r0, r0, r5, ror #5
 2b4:	6e69700e 	cdpvs	0, 6, cr7, cr9, cr14, {0}
 2b8:	1b3b0100 	blne	ec06c0 <gpio_read+0xec05d8>
 2bc:	0000002c 	andeq	r0, r0, ip, lsr #32
 2c0:	0000016d 	andeq	r0, r0, sp, ror #2
 2c4:	00000169 	andeq	r0, r0, r9, ror #2
 2c8:	00009011 	andeq	r9, r0, r1, lsl r0
 2cc:	0003e900 	andeq	lr, r3, r0, lsl #18
 2d0:	50011200 	andpl	r1, r1, r0, lsl #4
 2d4:	001c0c05 	andseq	r0, ip, r5, lsl #24
 2d8:	01122020 	tsteq	r2, r0, lsr #32
 2dc:	f3310551 	vqrshl.u64	q0, <illegal reg q0.5>, <illegal reg q0.5>
 2e0:	00245001 	eoreq	r5, r4, r1
 2e4:	01061300 	mrseq	r1, LR_und
 2e8:	36010000 	strcc	r0, [r1], -r0
 2ec:	00006406 	andeq	r6, r0, r6, lsl #8
 2f0:	00001000 	andeq	r1, r0, r0
 2f4:	269c0100 	ldrcs	r0, [ip], r0, lsl #2
 2f8:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
 2fc:	006e6970 	rsbeq	r6, lr, r0, ror r9
 300:	2c1f3601 	ldccs	6, cr3, [pc], {1}
 304:	92000000 	andls	r0, r0, #0, 0
 308:	8e000001 	cdphi	0, 0, cr0, cr0, cr1, {0}
 30c:	11000001 	tstne	r0, r1
 310:	00000070 	andeq	r0, r0, r0, ror r0
 314:	00000326 	andeq	r0, r0, r6, lsr #6
 318:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
 31c:	125001f3 	subsne	r0, r0, #-1073741764	; 0xc000003c
 320:	31015101 	tstcc	r1, r1, lsl #2
 324:	b0130000 	andslt	r0, r3, r0
 328:	01000002 	tsteq	r0, r2
 32c:	00000628 	andeq	r0, r0, r8, lsr #12
 330:	00640000 	rsbeq	r0, r4, r0
 334:	9c010000 	stcls	0, cr0, [r1], {-0}
 338:	000003c1 	andeq	r0, r0, r1, asr #7
 33c:	6e69700e 	cdpvs	0, 6, cr7, cr9, cr14, {0}
 340:	21280100 			; <UNDEFINED> instruction: 0x21280100
 344:	0000002c 	andeq	r0, r0, ip, lsr #32
 348:	000001b7 			; <UNDEFINED> instruction: 0x000001b7
 34c:	000001b3 			; <UNDEFINED> instruction: 0x000001b3
 350:	00011616 	andeq	r1, r1, r6, lsl r6
 354:	32280100 	eorcc	r0, r8, #0
 358:	0000010f 	andeq	r0, r0, pc, lsl #2
 35c:	000001dc 	ldrdeq	r0, [r0], -ip
 360:	000001d8 	ldrdeq	r0, [r0], -r8
 364:	66666f10 	uqadd16vs	r6, r6, r0
 368:	0e2d0100 	sufeqe	f0, f5, f0
 36c:	0000002c 	andeq	r0, r0, ip, lsr #32
 370:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 374:	000001fd 	strdeq	r0, [r0], -sp
 378:	01006710 	tsteq	r0, r0, lsl r7
 37c:	002c0e2e 	eoreq	r0, ip, lr, lsr #28
 380:	02140000 	andseq	r0, r4, #0, 0
 384:	02120000 	andseq	r0, r2, #0, 0
 388:	76100000 	ldrvc	r0, [r0], -r0
 38c:	0e300100 	rsfeqs	f0, f0, f0
 390:	0000002c 	andeq	r0, r0, ip, lsr #32
 394:	0000022f 	andeq	r0, r0, pc, lsr #4
 398:	00000227 	andeq	r0, r0, r7, lsr #4
 39c:	00004814 	andeq	r4, r0, r4, lsl r8
 3a0:	0003dd00 	andeq	sp, r3, r0, lsl #26
 3a4:	0003b000 	andeq	fp, r3, r0
 3a8:	50011200 	andpl	r1, r1, r0, lsl #4
 3ac:	00007602 	andeq	r7, r0, r2, lsl #12
 3b0:	00005c11 	andeq	r5, r0, r1, lsl ip
 3b4:	0003e900 	andeq	lr, r3, r0, lsl #18
 3b8:	50011200 	andpl	r1, r1, r0, lsl #4
 3bc:	00007602 	andeq	r7, r0, r2, lsl #12
 3c0:	00301700 	eorseq	r1, r0, r0, lsl #14
 3c4:	b3020000 	movwlt	r0, #8192	; 0x2000
 3c8:	00006218 	andeq	r6, r0, r8, lsl r2
 3cc:	03dd0300 	bicseq	r0, sp, #0, 6
 3d0:	78180000 	ldmdavc	r8, {}	; <UNPREDICTABLE>
 3d4:	2bb30200 	blcs	fecc0bdc <gpio_read+0xfecc0af4>
 3d8:	00000062 	andeq	r0, r0, r2, rrx
 3dc:	00591900 	subseq	r1, r9, r0, lsl #18
 3e0:	00590000 	subseq	r0, r9, r0
 3e4:	c4020000 	strgt	r0, [r2], #-0
 3e8:	0049190a 	subeq	r1, r9, sl, lsl #18
 3ec:	00490000 	subeq	r0, r9, r0
 3f0:	af020000 	svcge	0x00020000
 3f4:	Address 0x00000000000003f4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_read+0x2bffc4>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <gpio_read+0x2ce78c>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <gpio_read+0xe83780>
  58:	0b390b3b 	bleq	e42d4c <gpio_read+0xe42c64>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <gpio_read+0x3ba8>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	01040a00 	tsteq	r4, r0, lsl #20
  70:	0b0b0b3e 	bleq	2c2d70 <gpio_read+0x2c2c88>
  74:	0b3a1349 	bleq	e84da0 <gpio_read+0xe84cb8>
  78:	0b390b3b 	bleq	e42d6c <gpio_read+0xe42c84>
  7c:	00001301 	andeq	r1, r0, r1, lsl #6
  80:	0300280b 	movweq	r2, #2059	; 0x80b
  84:	000b1c0e 	andeq	r1, fp, lr, lsl #24
  88:	00340c00 	eorseq	r0, r4, r0, lsl #24
  8c:	0b3a0e03 	bleq	e838a0 <gpio_read+0xe837b8>
  90:	0b390b3b 	bleq	e42d84 <gpio_read+0xe42c9c>
  94:	061c1349 	ldreq	r1, [ip], -r9, asr #6
  98:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
  9c:	03193f01 	tsteq	r9, #1, 30
  a0:	3b0b3a0e 	blcc	2ce8e0 <gpio_read+0x2ce7f8>
  a4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a8:	11134919 	tstne	r3, r9, lsl r9
  ac:	40061201 	andmi	r1, r6, r1, lsl #4
  b0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  b4:	00001301 	andeq	r1, r0, r1, lsl #6
  b8:	0300050e 	movweq	r0, #1294	; 0x50e
  bc:	3b0b3a08 	blcc	2ce8e4 <gpio_read+0x2ce7fc>
  c0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  c4:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c8:	00001742 	andeq	r1, r0, r2, asr #14
  cc:	0300340f 	movweq	r3, #1039	; 0x40f
  d0:	3b0b3a0e 	blcc	2ce910 <gpio_read+0x2ce828>
  d4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  dc:	00001742 	andeq	r1, r0, r2, asr #14
  e0:	03003410 	movweq	r3, #1040	; 0x410
  e4:	3b0b3a08 	blcc	2ce90c <gpio_read+0x2ce824>
  e8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  ec:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  f0:	00001742 	andeq	r1, r0, r2, asr #14
  f4:	01828911 	orreq	r8, r2, r1, lsl r9
  f8:	31011101 	tstcc	r1, r1, lsl #2
  fc:	12000013 	andne	r0, r0, #19, 0
 100:	0001828a 	andeq	r8, r1, sl, lsl #5
 104:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 108:	13000018 	movwne	r0, #24
 10c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 110:	0b3a0e03 	bleq	e83924 <gpio_read+0xe8383c>
 114:	0b390b3b 	bleq	e42e08 <gpio_read+0xe42d20>
 118:	01111927 	tsteq	r1, r7, lsr #18
 11c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 120:	01194297 			; <UNDEFINED> instruction: 0x01194297
 124:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 128:	01018289 	smlabbeq	r1, r9, r2, r8
 12c:	13310111 	teqne	r1, #1073741828	; 0x40000004
 130:	00001301 	andeq	r1, r0, r1, lsl #6
 134:	01828915 	orreq	r8, r2, r5, lsl r9
 138:	31011100 	mrscc	r1, (UNDEF: 17)
 13c:	16000013 			; <UNDEFINED> instruction: 0x16000013
 140:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 144:	0b3b0b3a 	bleq	ec2e34 <gpio_read+0xec2d4c>
 148:	13490b39 	movtne	r0, #39737	; 0x9b39
 14c:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 150:	17000017 	smladne	r0, r7, r0, r0
 154:	0e03012e 	adfeqsp	f0, f3, #0.5
 158:	0b3b0b3a 	bleq	ec2e48 <gpio_read+0xec2d60>
 15c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 160:	0b201349 	bleq	804e8c <gpio_read+0x804da4>
 164:	00001301 	andeq	r1, r0, r1, lsl #6
 168:	03000518 	movweq	r0, #1304	; 0x518
 16c:	3b0b3a08 	blcc	2ce994 <gpio_read+0x2ce8ac>
 170:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 174:	19000013 	stmdbne	r0, {r0, r1, r4}
 178:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 17c:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 180:	0b3a0e03 	bleq	e83994 <gpio_read+0xe838ac>
 184:	0b390b3b 	bleq	e42e78 <gpio_read+0xe42d90>
 188:	Address 0x0000000000000188 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	000000e8 	andeq	r0, r0, r8, ror #1
   c:	00000100 	andeq	r0, r0, r0, lsl #2
  10:	00500001 	subseq	r0, r0, r1
  14:	10000001 	andne	r0, r0, r1
  18:	04000001 	streq	r0, [r0], #-1
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0001109f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
  24:	00011400 	andeq	r1, r1, r0, lsl #8
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000114 	andeq	r0, r0, r4, lsl r1
  30:	0000011c 	andeq	r0, r0, ip, lsl r1
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f50 	andeq	r9, r0, r0, asr pc
  3c:	00000000 	andeq	r0, r0, r0
  40:	00010000 	andeq	r0, r1, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	000000f4 	strdeq	r0, [r0], -r4
  4c:	00000100 	andeq	r0, r0, r0, lsl #2
  50:	0070000b 	rsbseq	r0, r0, fp
  54:	b4232535 	strtlt	r2, [r3], #-1333	; 0xfffffacb
  58:	02818080 	addeq	r8, r1, #128, 0	; 0x80
  5c:	0001009f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
  60:	00010300 	andeq	r0, r1, r0, lsl #6
  64:	50000100 	andpl	r0, r0, r0, lsl #2
  68:	00000103 	andeq	r0, r0, r3, lsl #2
  6c:	00000110 	andeq	r0, r0, r0, lsl r1
  70:	01f3000c 	mvnseq	r0, ip
  74:	23253550 			; <UNDEFINED> instruction: 0x23253550
  78:	818080b4 	strhhi	r8, [r0, r4]
  7c:	00009f02 	andeq	r9, r0, r2, lsl #30
	...
  88:	000000f8 	strdeq	r0, [r0], -r8
  8c:	00000110 	andeq	r0, r0, r0, lsl r1
  90:	00540001 	subseq	r0, r4, r1
	...
  a0:	cc000000 	stcgt	0, cr0, [r0], {-0}
  a4:	db000000 	blle	ac <.debug_loc+0xac>
  a8:	01000000 	mrseq	r0, (UNDEF: 0)
  ac:	00db5000 	sbcseq	r5, fp, r0
  b0:	00e00000 	rsceq	r0, r0, r0
  b4:	00040000 	andeq	r0, r4, r0
  b8:	9f5001f3 	svcls	0x005001f3
  bc:	000000e0 	andeq	r0, r0, r0, ror #1
  c0:	000000e3 	andeq	r0, r0, r3, ror #1
  c4:	e3500001 	cmp	r0, #1, 0
  c8:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
  cc:	04000000 	streq	r0, [r0], #-0
  d0:	5001f300 	andpl	pc, r1, r0, lsl #6
  d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  e4:	0000cc00 	andeq	ip, r0, r0, lsl #24
  e8:	0000db00 	andeq	sp, r0, r0, lsl #22
  ec:	51000100 	mrspl	r0, (UNDEF: 16)
  f0:	000000db 	ldrdeq	r0, [r0], -fp
  f4:	000000e0 	andeq	r0, r0, r0, ror #1
  f8:	01f30004 	mvnseq	r0, r4
  fc:	00e09f51 	rsceq	r9, r0, r1, asr pc
 100:	00e30000 	rsceq	r0, r3, r0
 104:	00010000 	andeq	r0, r1, r0
 108:	0000e351 	andeq	lr, r0, r1, asr r3
 10c:	0000e800 	andeq	lr, r0, r0, lsl #16
 110:	f3000400 	vshl.u8	d0, d0, d0
 114:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 120:	bc000000 	stclt	0, cr0, [r0], {-0}
 124:	c7000000 	strgt	r0, [r0, -r0]
 128:	01000000 	mrseq	r0, (UNDEF: 0)
 12c:	00c75000 	sbceq	r5, r7, r0
 130:	00cc0000 	sbceq	r0, ip, r0
 134:	00040000 	andeq	r0, r4, r0
 138:	9f5001f3 	svcls	0x005001f3
	...
 148:	00000098 	muleq	r0, r8, r0
 14c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 150:	b0500001 	subslt	r0, r0, r1
 154:	bc000000 	stclt	0, cr0, [r0], {-0}
 158:	04000000 	streq	r0, [r0], #-0
 15c:	5001f300 	andpl	pc, r1, r0, lsl #6
 160:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 16c:	00007400 	andeq	r7, r0, r0, lsl #8
 170:	00008c00 	andeq	r8, r0, r0, lsl #24
 174:	50000100 	andpl	r0, r0, r0, lsl #2
 178:	0000008c 	andeq	r0, r0, ip, lsl #1
 17c:	00000098 	muleq	r0, r8, r0
 180:	01f30004 	mvnseq	r0, r4
 184:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 190:	00640000 	rsbeq	r0, r4, r0
 194:	006f0000 	rsbeq	r0, pc, r0
 198:	00010000 	andeq	r0, r1, r0
 19c:	00006f50 	andeq	r6, r0, r0, asr pc
 1a0:	00007400 	andeq	r7, r0, r0, lsl #8
 1a4:	f3000400 	vshl.u8	d0, d0, d0
 1a8:	009f5001 	addseq	r5, pc, r1
	...
 1b8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 1bc:	01000000 	mrseq	r0, (UNDEF: 0)
 1c0:	00385000 	eorseq	r5, r8, r0
 1c4:	00640000 	rsbeq	r0, r4, r0
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	9f5001f3 	svcls	0x005001f3
	...
 1e0:	00000047 	andeq	r0, r0, r7, asr #32
 1e4:	47510001 	ldrbmi	r0, [r1, -r1]
 1e8:	64000000 	strvs	r0, [r0], #-0
 1ec:	04000000 	streq	r0, [r0], #-0
 1f0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 1f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	34000000 	strcc	r0, [r0], #-0
 200:	64000000 	strvs	r0, [r0], #-0
 204:	01000000 	mrseq	r0, (UNDEF: 0)
 208:	00005400 	andeq	r5, r0, r0, lsl #8
	...
 214:	00000040 	andeq	r0, r0, r0, asr #32
 218:	00000064 	andeq	r0, r0, r4, rrx
 21c:	00560001 	subseq	r0, r6, r1
	...
 228:	01010000 	mrseq	r0, (UNDEF: 1)
 22c:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
 230:	50000000 	andpl	r0, r0, r0
 234:	01000000 	mrseq	r0, (UNDEF: 0)
 238:	00505000 	subseq	r5, r0, r0
 23c:	00500000 	subseq	r0, r0, r0
 240:	00010000 	andeq	r0, r1, r0
 244:	00005051 	andeq	r5, r0, r1, asr r0
 248:	00005400 	andeq	r5, r0, r0, lsl #8
 24c:	75000900 	strvc	r0, [r0, #-2304]	; 0xfffff700
 250:	24007400 	strcs	r7, [r0], #-1024	; 0xfffffc00
 254:	9f210071 	svcls	0x00210071
 258:	00000054 	andeq	r0, r0, r4, asr r0
 25c:	0000005b 	andeq	r0, r0, fp, asr r0
 260:	00510001 	subseq	r0, r1, r1
 264:	00000000 	andeq	r0, r0, r0
 268:	Address 0x0000000000000268 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000011c 	andeq	r0, r0, ip, lsl r1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001e5 	andeq	r0, r0, r5, ror #3
   4:	00e90003 	rsceq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	73552f00 	cmpvc	r5, #0, 30
  24:	2f737265 	svccs	0x00737265
  28:	616e6e61 	cmnvs	lr, r1, ror #28
  2c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  30:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  34:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  38:	6f6f6863 	svcvs	0x006f6863
  3c:	6f432f6c 	svcvs	0x00432f6c
  40:	67656c6c 	strbvs	r6, [r5, -ip, ror #24]!
  44:	754a2f65 	strbvc	r2, [sl, #-3941]	; 0xfffff09b
  48:	726f696e 	rsbvc	r6, pc, #1802240	; 0x1b8000
  4c:	3232532f 	eorscc	r5, r2, #-1140850688	; 0xbc000000
  50:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
  54:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
  58:	63796d2f 	cmnvs	r9, #3008	; 0xbc0
  5c:	2f65646f 	svccs	0x0065646f
  60:	7062696c 	rsbvc	r6, r2, ip, ror #18
  64:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  68:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  6c:	752f0065 	strvc	r0, [pc, #-101]!	; f <.debug_line+0xf>
  70:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffeac <gpio_read+0xfffffdc4>
  74:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  78:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  7c:	2f72616c 	svccs	0x0072616c
  80:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  84:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  88:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  8c:	2f392d69 	svccs	0x00392d69
  90:	30322d39 	eorscc	r2, r2, r9, lsr sp
  94:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  98:	3173632d 	cmncc	r3, sp, lsr #6
  9c:	2f653730 	svccs	0x00653730
  a0:	2f62696c 	svccs	0x0062696c
  a4:	2f636367 	svccs	0x00636367
  a8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  ac:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  b0:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  b4:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  b8:	2f312e32 	svccs	0x00312e32
  bc:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  c0:	00656475 	rsbeq	r6, r5, r5, ror r4
  c4:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  c8:	00632e6f 	rsbeq	r2, r3, pc, ror #28
  cc:	72000001 	andvc	r0, r0, #1, 0
  d0:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  d4:	00000200 	andeq	r0, r0, r0, lsl #4
  d8:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  dc:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  e0:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  e4:	00000300 	andeq	r0, r0, r0, lsl #6
  e8:	6f697067 	svcvs	0x00697067
  ec:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  f0:	05000000 	streq	r0, [r0, #-0]
  f4:	02050038 	andeq	r0, r5, #56, 0	; 0x38
  f8:	00000000 	andeq	r0, r0, r0
  fc:	05012703 	streq	r2, [r1, #-1795]	; 0xfffff8fd
 100:	07051305 	streq	r1, [r5, -r5, lsl #6]
 104:	38050106 	stmdacc	r5, {r1, r2, r8}
 108:	06050549 	streq	r0, [r5], -r9, asr #10
 10c:	0607054d 	streq	r0, [r7], -sp, asr #10
 110:	06050501 	streq	r0, [r5], -r1, lsl #10
 114:	0618054c 	ldreq	r0, [r8], -ip, asr #10
 118:	ba0e0501 	blt	381524 <gpio_read+0x38143c>
 11c:	2f060505 	svccs	0x00060505
 120:	01061c05 	tsteq	r6, r5, lsl #24
 124:	2e0e052e 	cfsh32cs	mvfx0, mvfx14, #30
 128:	30060505 	andcc	r0, r6, r5, lsl #10
 12c:	01061205 	tsteq	r6, r5, lsl #4
 130:	4b060505 	blmi	18154c <gpio_read+0x181464>
 134:	01060705 	tsteq	r6, r5, lsl #14
 138:	4b060505 	blmi	181554 <gpio_read+0x18146c>
 13c:	052e0613 	streq	r0, [lr, #-1555]!	; 0xfffff9ed
 140:	24054b01 	strcs	r4, [r5], #-2817	; 0xfffff4ff
 144:	01064c06 	tsteq	r6, r6, lsl #24
 148:	2f060505 	svccs	0x00060505
 14c:	4b060105 	blmi	180568 <gpio_read+0x180480>
 150:	31062005 	tstcc	r6, r5
 154:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 158:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 15c:	05054920 	streq	r4, [r5, #-2336]	; 0xfffff6e0
 160:	66063106 	strvs	r3, [r6], -r6, lsl #2
 164:	052f0105 	streq	r0, [pc, #-261]!	; 67 <.debug_line+0x67>
 168:	054d0621 	strbeq	r0, [sp, #-1569]	; 0xfffff9df
 16c:	07051305 	streq	r1, [r5, -r5, lsl #6]
 170:	21050106 	tstcs	r5, r6, lsl #2
 174:	06050549 	streq	r0, [r5], -r9, asr #10
 178:	05660631 	strbeq	r0, [r6, #-1585]!	; 0xfffff9cf
 17c:	23052f01 	movwcs	r2, #24321	; 0x5f01
 180:	01064d06 	tsteq	r6, r6, lsl #26
 184:	2f060505 	svccs	0x00060505
 188:	4b060105 	blmi	1805a4 <gpio_read+0x1804bc>
 18c:	31062b05 	tstcc	r6, r5, lsl #22
 190:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 194:	07052f06 	streq	r2, [r5, -r6, lsl #30]
 198:	09050106 	stmdbeq	r5, {r1, r2, r8}
 19c:	2e064b06 	vmlacs.f64	d4, d6, d6
 1a0:	01053006 	tsteq	r5, r6
 1a4:	1d052f06 	stcne	15, cr2, [r5, #-24]	; 0xffffffe8
 1a8:	05053006 	streq	r3, [r5, #-6]
 1ac:	06070513 			; <UNDEFINED> instruction: 0x06070513
 1b0:	491d0501 	ldmdbmi	sp, {r0, r8, sl}
 1b4:	31060505 	tstcc	r6, r5, lsl #10
 1b8:	060e0513 			; <UNDEFINED> instruction: 0x060e0513
 1bc:	06050501 	streq	r0, [r5], -r1, lsl #10
 1c0:	0617052f 	ldreq	r0, [r7], -pc, lsr #10
 1c4:	23054a01 	movwcs	r4, #23041	; 0x5a01
 1c8:	0502042e 	streq	r0, [r2, #-1070]	; 0xfffffbd2
 1cc:	d9030630 	stmdble	r3, {r4, r5, r9, sl}
 1d0:	01042e00 	tsteq	r4, r0, lsl #28
 1d4:	03060c05 	movweq	r0, #27653	; 0x6c05
 1d8:	05017fa7 	streq	r7, [r1, #-4007]	; 0xfffff059
 1dc:	10052f01 	andne	r2, r5, r1, lsl #30
 1e0:	3201052a 	andcc	r0, r1, #176160768	; 0xa800000
 1e4:	01000402 	tsteq	r0, r2, lsl #8
 1e8:	Address 0x00000000000001e8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f697067 	svcvs	0x00697067
   4:	726c635f 	rsbvc	r6, ip, #2080374785	; 0x7c000001
   8:	70670030 	rsbvc	r0, r7, r0, lsr r0
   c:	735f6f69 	cmpvc	pc, #420	; 0x1a4
  10:	00307465 	eorseq	r7, r0, r5, ror #8
  14:	6f697067 	svcvs	0x00697067
  18:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  1c:	47006574 	smlsdxmi	r0, r4, r5, r6
  20:	5f4f4950 	svcpl	0x004f4950
  24:	434e5546 	movtmi	r5, #58694	; 0xe546
  28:	54554f5f 	ldrbpl	r4, [r5], #-3935	; 0xfffff0a1
  2c:	00545550 	subseq	r5, r4, r0, asr r5
  30:	5f564544 	svcpl	0x00564544
  34:	334c4156 	movtcc	r4, #49494	; 0xc156
  38:	50470032 	subpl	r0, r7, r2, lsr r0
  3c:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  40:	5f434e55 	svcpl	0x00434e55
  44:	34544c41 	ldrbcc	r4, [r4], #-3137	; 0xfffff3bf
  48:	54555000 	ldrbpl	r5, [r5], #-0
  4c:	67003233 	smladxvs	r0, r3, r2, r3
  50:	5f6f6970 	svcpl	0x006f6970
  54:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
  58:	54454700 	strbpl	r4, [r5], #-1792	; 0xfffff900
  5c:	47003233 	smladxmi	r0, r3, r2, r3
  60:	5f4f4950 	svcpl	0x004f4950
  64:	434e5546 	movtmi	r5, #58694	; 0xe546
  68:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  6c:	50470030 	subpl	r0, r7, r0, lsr r0
  70:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  74:	5f434e55 	svcpl	0x00434e55
  78:	31544c41 	cmpcc	r4, r1, asr #24
  7c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  80:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  84:	415f434e 	cmpmi	pc, lr, asr #6
  88:	0032544c 	eorseq	r5, r2, ip, asr #8
  8c:	4f495047 	svcmi	0x00495047
  90:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  94:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  98:	75003354 	strvc	r3, [r0, #-852]	; 0xfffffcac
  9c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  a0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  a4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  a8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  ac:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  b0:	415f434e 	cmpmi	pc, lr, asr #6
  b4:	0035544c 	eorseq	r5, r5, ip, asr #8
  b8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  bc:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  c0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  c4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  c8:	2f2e0074 	svccs	0x002e0074
  cc:	2f637273 	svccs	0x00637273
  d0:	6f697067 	svcvs	0x00697067
  d4:	7300632e 	movwvc	r6, #814	; 0x32e
  d8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  dc:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  e0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  e4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  e8:	70670074 	rsbvc	r0, r7, r4, ror r0
  ec:	735f6f69 	cmpvc	pc, #420	; 0x1a4
  f0:	695f7465 	ldmdbvs	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  f4:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0xffffff92
  f8:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  fc:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
 100:	666f5f74 	uqsub16vs	r5, pc, r4	; <UNPREDICTABLE>
 104:	70670066 	rsbvc	r0, r7, r6, rrx
 108:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 10c:	6f5f7465 	svcvs	0x005f7465
 110:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
 114:	75660074 	strbvc	r0, [r6, #-116]!	; 0xffffff8c
 118:	6700636e 	strvs	r6, [r0, -lr, ror #6]
 11c:	5f6f6970 	svcpl	0x006f6970
 120:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 124:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
 128:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 12c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 130:	00746e69 	rsbseq	r6, r4, r9, ror #28
 134:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 138:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 13c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 140:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 144:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 148:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 14c:	5f6f6970 	svcpl	0x006f6970
 150:	3076656c 	rsbscc	r6, r6, ip, ror #10
 154:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 158:	6f6c2067 	svcvs	0x006c2067
 15c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 160:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 164:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 168:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 16c:	2f007261 	svccs	0x00007261
 170:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 174:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
 178:	442f616e 	strtmi	r6, [pc], #-366	; 180 <.debug_str+0x180>
 17c:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
 180:	73746e65 	cmnvc	r4, #1616	; 0x650
 184:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
 188:	2f6c6f6f 	svccs	0x006c6f6f
 18c:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
 190:	2f656765 	svccs	0x00656765
 194:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
 198:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
 19c:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 1a0:	30343253 	eorscc	r3, r4, r3, asr r2
 1a4:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; 7c <.debug_str+0x7c>
 1a8:	646f6379 	strbtvs	r6, [pc], #-889	; 1b0 <.debug_str+0x1b0>
 1ac:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 1b0:	00697062 	rsbeq	r7, r9, r2, rrx
 1b4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1b8:	6e616200 	cdpvs	2, 6, cr6, cr1, cr0, {0}
 1bc:	6873006b 	ldmdavs	r3!, {r0, r1, r3, r5, r6}^
 1c0:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1c4:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1c8:	6b747570 	blvs	1d1d790 <gpio_read+0x1d1d6a8>
 1cc:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 1d0:	5f323374 	svcpl	0x00323374
 1d4:	6f6c0074 	svcvs	0x006c0074
 1d8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1dc:	7300746e 	movwvc	r7, #1134	; 0x46e
 1e0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1e4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1e8:	47007261 	strmi	r7, [r0, -r1, ror #4]
 1ec:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 1f0:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 1f4:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 1f8:	31303220 	teqcc	r0, r0, lsr #4
 1fc:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 200:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 204:	61656c65 	cmnvs	r5, r5, ror #24
 208:	20296573 	eorcs	r6, r9, r3, ror r5
 20c:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 210:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 214:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 218:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 21c:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 220:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 224:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 228:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 22c:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 230:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 234:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 238:	36373131 			; <UNDEFINED> instruction: 0x36373131
 23c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 240:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 244:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 248:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 24c:	36373131 			; <UNDEFINED> instruction: 0x36373131
 250:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 254:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 258:	616f6c66 	cmnvs	pc, r6, ror #24
 25c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 260:	6f733d69 	svcvs	0x00733d69
 264:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 268:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 26c:	616d2d20 	cmnvs	sp, r0, lsr #26
 270:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 274:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 278:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 27c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 280:	4f2d2062 	svcmi	0x002d2062
 284:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 288:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 28c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 290:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 294:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 298:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 29c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 2a0:	4f495047 	svcmi	0x00495047
 2a4:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 2a8:	4e495f43 	cdpmi	15, 4, cr5, cr9, cr3, {2}
 2ac:	00545550 	subseq	r5, r4, r0, asr r5
 2b0:	6f697067 	svcvs	0x00697067
 2b4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 2b8:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
 2bc:	6f697463 	svcvs	0x00697463
 2c0:	7067006e 	rsbvc	r0, r7, lr, rrx
 2c4:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 2c8:	6f5f7465 	svcvs	0x005f7465
 2cc:	Address 0x00000000000002cc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <gpio_read+0x80a508>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000064 	andeq	r0, r0, r4, rrx
  20:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000064 	andeq	r0, r0, r4, rrx
  38:	00000010 	andeq	r0, r0, r0, lsl r0
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000014 	andeq	r0, r0, r4, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000074 	andeq	r0, r0, r4, ror r0
  50:	00000024 	andeq	r0, r0, r4, lsr #32
  54:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000098 	muleq	r0, r8, r0
  68:	00000024 	andeq	r0, r0, r4, lsr #32
  6c:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	000000bc 	strheq	r0, [r0], -ip
  80:	00000010 	andeq	r0, r0, r0, lsl r0
  84:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	000000cc 	andeq	r0, r0, ip, asr #1
  98:	0000001c 	andeq	r0, r0, ip, lsl r0
  9c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a0:	00018e02 	andeq	r8, r1, r2, lsl #28
  a4:	00000018 	andeq	r0, r0, r8, lsl r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	000000e8 	andeq	r0, r0, r8, ror #1
  b0:	00000034 	andeq	r0, r0, r4, lsr r0
  b4:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  b8:	4e018e02 	cdpmi	14, 0, cr8, cr1, cr2, {0}
  bc:	cec4000e 	cdpgt	0, 12, cr0, cr4, cr14, {0}

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_read+0x12cd744>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_read+0x46348>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


int-init-reg.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_init_reg>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e3e01000 	mvn	r1, #0, 0
   c:	e59f0078 	ldr	r0, [pc, #120]	; 8c <int_init_reg+0x8c>
  10:	ebfffffe 	bl	0 <PUT32>
  14:	e3e01000 	mvn	r1, #0, 0
  18:	e59f0070 	ldr	r0, [pc, #112]	; 90 <int_init_reg+0x90>
  1c:	ebfffffe 	bl	0 <PUT32>
  20:	ebfffffe 	bl	0 <dev_barrier>
  24:	e59f3068 	ldr	r3, [pc, #104]	; 94 <int_init_reg+0x94>
  28:	e313001f 	tst	r3, #31, 0
  2c:	1a000006 	bne	4c <int_init_reg+0x4c>
  30:	ee0c3f10 	mcr	15, 0, r3, cr12, cr0, {0}
  34:	ee1c2f10 	mrc	15, 0, r2, cr12, cr0, {0}
  38:	e59f3054 	ldr	r3, [pc, #84]	; 94 <int_init_reg+0x94>
  3c:	e1520003 	cmp	r2, r3
  40:	1a000009 	bne	6c <int_init_reg+0x6c>
  44:	e28dd00c 	add	sp, sp, #12, 0
  48:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  4c:	e59f3044 	ldr	r3, [pc, #68]	; 98 <int_init_reg+0x98>
  50:	e58d3000 	str	r3, [sp]
  54:	e3a03019 	mov	r3, #25, 0
  58:	e59f203c 	ldr	r2, [pc, #60]	; 9c <int_init_reg+0x9c>
  5c:	e59f103c 	ldr	r1, [pc, #60]	; a0 <int_init_reg+0xa0>
  60:	e59f003c 	ldr	r0, [pc, #60]	; a4 <int_init_reg+0xa4>
  64:	ebfffffe 	bl	0 <printk>
  68:	ebfffffe 	bl	0 <clean_reboot>
  6c:	e59f3034 	ldr	r3, [pc, #52]	; a8 <int_init_reg+0xa8>
  70:	e58d3000 	str	r3, [sp]
  74:	e3a0301b 	mov	r3, #27, 0
  78:	e59f201c 	ldr	r2, [pc, #28]	; 9c <int_init_reg+0x9c>
  7c:	e59f101c 	ldr	r1, [pc, #28]	; a0 <int_init_reg+0xa0>
  80:	e59f001c 	ldr	r0, [pc, #28]	; a4 <int_init_reg+0xa4>
  84:	ebfffffe 	bl	0 <printk>
  88:	ebfffffe 	bl	0 <clean_reboot>
  8c:	2000b21c 	andcs	fp, r0, ip, lsl r2
  90:	2000b220 	andcs	fp, r0, r0, lsr #4
  94:	00000000 	andeq	r0, r0, r0
  98:	00000028 	andeq	r0, r0, r8, lsr #32
	...
  a4:	00000014 	andeq	r0, r0, r4, lsl r0
  a8:	0000004c 	andeq	r0, r0, ip, asr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	72732f2e 	rsbsvc	r2, r3, #184	; 0xb8
   4:	65762f63 	ldrbvs	r2, [r6, #-3939]!	; 0xfffff09d
   8:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
   c:	7361622d 	cmnvc	r1, #-805306366	; 0xd0000002
  10:	00682e65 	rsbeq	r2, r8, r5, ror #28
  14:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  18:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  1c:	3a73253a 	bcc	1cc950c <int_init_reg+0x1cc950c>
  20:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  24:	00000a73 	andeq	r0, r0, r3, ror sl
  28:	736e7528 	cmnvc	lr, #40, 10	; 0xa000000
  2c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  30:	76202964 	strtvc	r2, [r0], -r4, ror #18
  34:	6f746365 	svcvs	0x00746365
  38:	61625f72 	smcvs	9714	; 0x25f2
  3c:	25206573 	strcs	r6, [r0, #-1395]!	; 0xfffffa8d
  40:	20323320 	eorscs	r3, r2, r0, lsr #6
  44:	30203d3d 	eorcc	r3, r0, sp, lsr sp
  48:	00000000 	andeq	r0, r0, r0
  4c:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
  50:	625f726f 	subsvs	r7, pc, #-268435450	; 0xf0000006
  54:	5f657361 	svcpl	0x00657361
  58:	28746567 	ldmdacs	r4!, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^
  5c:	3d3d2029 	ldccc	0, cr2, [sp, #-164]!	; 0xffffff5c
  60:	63657620 	cmnvs	r5, #32, 12	; 0x2000000
  64:	5f726f74 	svcpl	0x00726f74
  68:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.4076>:
   0:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
   4:	625f726f 	subsvs	r7, pc, #-268435450	; 0xf0000006
   8:	5f657361 	svcpl	0x00657361
   c:	00746573 	rsbseq	r6, r4, r3, ror r5

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000300 	andeq	r0, r0, r0, lsl #6
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000221 	andeq	r0, r0, r1, lsr #4
  10:	0001b60c 	andeq	fp, r1, ip, lsl #12
  14:	00016500 	andeq	r6, r1, r0, lsl #10
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000ac00 	andeq	sl, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	f3070403 	vshl.u8	d0, d3, d7
  30:	03000000 	movweq	r0, #0
  34:	02150601 	andseq	r0, r5, #1048576	; 0x100000
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001cb05 	andeq	ip, r1, r5, lsl #22
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001ee 	andeq	r0, r0, lr, ror #3
  48:	4b050803 	blmi	142014 <int_init_reg+0x142014>
  4c:	03000001 	movweq	r0, #1
  50:	007c0801 	rsbseq	r0, ip, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	0000a907 	andeq	sl, r0, r7, lsl #18
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000097 	muleq	r0, r7, r0
  64:	00070803 	andeq	r0, r7, r3, lsl #16
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	59060000 	stmdbpl	r6, {}	; <UNPREDICTABLE>
  7c:	03000001 	movweq	r0, #1
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000001aa 	andeq	r0, r0, sl, lsr #3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01e30600 	mvneq	r0, r0, lsl #12
  b0:	21030000 	mrscs	r0, (UNDEF: 3)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	002c0407 	eoreq	r0, ip, r7, lsl #8
  c4:	14040000 	strne	r0, [r4], #-0
  c8:	00013106 	andeq	r3, r1, r6, lsl #2
  cc:	02d60a00 	sbcseq	r0, r6, #0, 20
  d0:	b2000000 	andlt	r0, r0, #0, 0
  d4:	000a2000 	andeq	r2, sl, r0
  d8:	00000000 	andeq	r0, r0, r0
  dc:	0a2000b2 	beq	8003ac <int_init_reg+0x8003ac>
  e0:	000000bc 	strheq	r0, [r0], -ip
  e4:	2000b204 	andcs	fp, r0, r4, lsl #4
  e8:	0001d50a 	andeq	sp, r1, sl, lsl #10
  ec:	00b20800 	adcseq	r0, r2, r0, lsl #16
  f0:	00250a20 	eoreq	r0, r5, r0, lsr #20
  f4:	b20c0000 	andlt	r0, ip, #0, 0
  f8:	600a2000 	andvs	r2, sl, r0
  fc:	10000000 	andne	r0, r0, r0
 100:	0a2000b2 	beq	8003d0 <int_init_reg+0x8003d0>
 104:	0000006e 	andeq	r0, r0, lr, rrx
 108:	2000b214 	andcs	fp, r0, r4, lsl r2
 10c:	00004e0a 	andeq	r4, r0, sl, lsl #28
 110:	00b21800 	adcseq	r1, r2, r0, lsl #16
 114:	01f70a20 	mvnseq	r0, r0, lsr #20
 118:	b21c0000 	andslt	r0, ip, #0, 0
 11c:	060a2000 	streq	r2, [sl], -r0
 120:	20000002 	andcs	r0, r0, r2
 124:	0a2000b2 	beq	8003f4 <int_init_reg+0x8003f4>
 128:	00000012 	andeq	r0, r0, r2, lsl r0
 12c:	2000b224 	andcs	fp, r0, r4, lsr #4
 130:	013e0b00 	teqeq	lr, r0, lsl #22
 134:	05010000 	streq	r0, [r1, #-0]
 138:	00000006 	andeq	r0, r0, r6
 13c:	0000ac00 	andeq	sl, r0, r0, lsl #24
 140:	759c0100 	ldrvc	r0, [ip, #256]	; 0x100
 144:	0c000002 	stceq	0, cr0, [r0], {2}
 148:	00000117 	andeq	r0, r0, r7, lsl r1
 14c:	75190501 	ldrvc	r0, [r9, #-1281]	; 0xfffffaff
 150:	04000002 	streq	r0, [r0], #-2
 154:	00000000 	andeq	r0, r0, r0
 158:	06000000 	streq	r0, [r0], -r0
 15c:	00000031 	andeq	r0, r0, r1, lsr r0
 160:	2c150901 			; <UNDEFINED> instruction: 0x2c150901
 164:	0d000000 	stceq	0, cr0, [r0, #-0]
 168:	00000277 	andeq	r0, r0, r7, ror r2
 16c:	00000024 	andeq	r0, r0, r4, lsr #32
 170:	00000002 	andeq	r0, r0, r2
 174:	050a0100 	streq	r0, [sl, #-256]	; 0xffffff00
 178:	00000231 	andeq	r0, r0, r1, lsr r2
 17c:	0002840e 	andeq	r8, r2, lr, lsl #8
 180:	00000f00 	andeq	r0, r0, r0, lsl #30
 184:	b5100000 	ldrlt	r0, [r0, #-0]
 188:	34000002 	strcc	r0, [r0], #-2
 18c:	02000000 	andeq	r0, r0, #0, 0
 190:	00000034 	andeq	r0, r0, r4, lsr r0
 194:	00000004 	andeq	r0, r0, r4
 198:	ad051b02 	vstrge	d1, [r5, #-8]
 19c:	11000001 	tstne	r0, r1
 1a0:	000002c6 	andeq	r0, r0, r6, asr #5
 1a4:	00000027 	andeq	r0, r0, r7, lsr #32
 1a8:	00000025 	andeq	r0, r0, r5, lsr #32
 1ac:	00681200 	rsbeq	r1, r8, r0, lsl #4
 1b0:	02d30000 	sbcseq	r0, r3, #0, 0
 1b4:	01e50000 	mvneq	r0, r0
 1b8:	01130000 	tsteq	r3, r0
 1bc:	14030550 	strne	r0, [r3], #-1360	; 0xfffffab0
 1c0:	13000000 	movwne	r0, #0
 1c4:	03055101 	movweq	r5, #20737	; 0x5101
 1c8:	00000000 	andeq	r0, r0, r0
 1cc:	05520113 	ldrbeq	r0, [r2, #-275]	; 0xfffffeed
 1d0:	00000003 	andeq	r0, r0, r3
 1d4:	53011300 	movwpl	r1, #4864	; 0x1300
 1d8:	02134901 	andseq	r4, r3, #16384	; 0x4000
 1dc:	0305007d 	movweq	r0, #20605	; 0x507d
 1e0:	00000028 	andeq	r0, r0, r8, lsr #32
 1e4:	006c1400 	rsbeq	r1, ip, r0, lsl #8
 1e8:	02df0000 	sbcseq	r0, pc, #0, 0
 1ec:	88120000 	ldmdahi	r2, {}	; <UNPREDICTABLE>
 1f0:	d3000000 	movwle	r0, #0
 1f4:	26000002 	strcs	r0, [r0], -r2
 1f8:	13000002 	movwne	r0, #2
 1fc:	03055001 	movweq	r5, #20481	; 0x5001
 200:	00000014 	andeq	r0, r0, r4, lsl r0
 204:	05510113 	ldrbeq	r0, [r1, #-275]	; 0xfffffeed
 208:	00000003 	andeq	r0, r0, r3
 20c:	52011300 	andpl	r1, r1, #0, 6
 210:	00000305 	andeq	r0, r0, r5, lsl #6
 214:	01130000 	tsteq	r3, r0
 218:	134b0153 	movtne	r0, #45395	; 0xb153
 21c:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 220:	00004c03 	andeq	r4, r0, r3, lsl #24
 224:	8c140000 	ldchi	0, cr0, [r4], {-0}
 228:	df000000 	svcle	0x00000000
 22c:	00000002 	andeq	r0, r0, r2
 230:	00141200 	andseq	r1, r4, r0, lsl #4
 234:	02eb0000 	rsceq	r0, fp, #0, 0
 238:	024e0000 	subeq	r0, lr, #0, 0
 23c:	01130000 	tsteq	r3, r0
 240:	1c0c0550 	cfstr32ne	mvfx0, [ip], {80}	; 0x50
 244:	132000b2 			; <UNDEFINED> instruction: 0x132000b2
 248:	09025101 	stmdbeq	r2, {r0, r8, ip, lr}
 24c:	201200ff 	ldrshcs	r0, [r2], -pc	; <UNPREDICTABLE>
 250:	eb000000 	bl	258 <.debug_info+0x258>
 254:	6b000002 	blvs	264 <.debug_info+0x264>
 258:	13000002 	movwne	r0, #2
 25c:	0c055001 	stceq	0, cr5, [r5], {1}
 260:	2000b220 	andcs	fp, r0, r0, lsr #4
 264:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
 268:	1400ff09 	strne	pc, [r0], #-3849	; 0xfffff0f7
 26c:	00000024 	andeq	r0, r0, r4, lsr #32
 270:	000002f7 	strdeq	r0, [r0], -r7
 274:	16041500 	strne	r1, [r4], -r0, lsl #10
 278:	00000127 	andeq	r0, r0, r7, lsr #2
 27c:	03141802 	tsteq	r4, #131072	; 0x20000
 280:	000002a0 	andeq	r0, r0, r0, lsr #5
 284:	00004217 	andeq	r4, r0, r7, lsl r2
 288:	2a180200 	bcs	600a90 <int_init_reg+0x600a90>
 28c:	00000275 	andeq	r0, r0, r5, ror r2
 290:	0000e618 	andeq	lr, r0, r8, lsl r6
 294:	0002b000 	andeq	fp, r2, r0
 298:	00030500 	andeq	r0, r3, r0, lsl #10
 29c:	00000000 	andeq	r0, r0, r0
 2a0:	0000a819 	andeq	sl, r0, r9, lsl r8
 2a4:	0002b000 	andeq	fp, r2, r0
 2a8:	002c1a00 	eoreq	r1, ip, r0, lsl #20
 2ac:	000f0000 	andeq	r0, pc, r0
 2b0:	0002a008 	andeq	sl, r2, r8
 2b4:	00ca1b00 	sbceq	r1, sl, r0, lsl #22
 2b8:	0f020000 	svceq	0x00020000
 2bc:	00027515 	andeq	r7, r2, r5, lsl r5
 2c0:	02d30300 	sbcseq	r0, r3, #0, 6
 2c4:	371c0000 	ldrcc	r0, [ip, -r0]
 2c8:	02000001 	andeq	r0, r0, #1, 0
 2cc:	002c0e10 	eoreq	r0, ip, r0, lsl lr
 2d0:	1d000000 	stcne	0, cr0, [r0, #-0]
 2d4:	000001af 	andeq	r0, r0, pc, lsr #3
 2d8:	000001af 	andeq	r0, r0, pc, lsr #3
 2dc:	1d062803 	stcne	8, cr2, [r6, #-12]
 2e0:	0000008a 	andeq	r0, r0, sl, lsl #1
 2e4:	0000008a 	andeq	r0, r0, sl, lsl #1
 2e8:	1d066e03 	stcne	14, cr6, [r6, #-12]
 2ec:	000001e8 	andeq	r0, r0, r8, ror #3
 2f0:	000001e8 	andeq	r0, r0, r8, ror #3
 2f4:	1d06af03 	stcne	15, cr10, [r6, #-12]
 2f8:	000000da 	ldrdeq	r0, [r0], -sl
 2fc:	000000da 	ldrdeq	r0, [r0], -sl
 300:	00069e03 	andeq	r9, r6, r3, lsl #28

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <int_init_reg+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <int_init_reg+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	04090000 	streq	r0, [r9], #-0
  60:	0b0b3e01 	bleq	2cf86c <int_init_reg+0x2cf86c>
  64:	3a13490b 	bcc	4d2498 <int_init_reg+0x4d2498>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	0013010b 	andseq	r0, r3, fp, lsl #2
  70:	00280a00 	eoreq	r0, r8, r0, lsl #20
  74:	061c0e03 	ldreq	r0, [ip], -r3, lsl #28
  78:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  7c:	03193f01 	tsteq	r9, #1, 30
  80:	3b0b3a0e 	blcc	2ce8c0 <int_init_reg+0x2ce8c0>
  84:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  88:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  8c:	97184006 	ldrls	r4, [r8, -r6]
  90:	13011942 	movwne	r1, #6466	; 0x1942
  94:	050c0000 	streq	r0, [ip, #-0]
  98:	3a0e0300 	bcc	380ca0 <int_init_reg+0x380ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a4:	1742b717 	smlaldne	fp, r2, r7, r7
  a8:	1d0d0000 	stcne	0, cr0, [sp, #-0]
  ac:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
  b0:	0b42b801 	bleq	10ae0bc <int_init_reg+0x10ae0bc>
  b4:	0b581755 	bleq	1605e10 <int_init_reg+0x1605e10>
  b8:	0b570b59 	bleq	15c2e24 <int_init_reg+0x15c2e24>
  bc:	00001301 	andeq	r1, r0, r1, lsl #6
  c0:	3100050e 	tstcc	r0, lr, lsl #10
  c4:	0f000013 	svceq	0x00000013
  c8:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
  cc:	1d100000 	ldcne	0, cr0, [r0, #-0]
  d0:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
  d4:	0b42b801 	bleq	10ae0e0 <int_init_reg+0x10ae0e0>
  d8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  dc:	0b590b58 	bleq	1642e44 <int_init_reg+0x1642e44>
  e0:	13010b57 	movwne	r0, #6999	; 0x1b57
  e4:	34110000 	ldrcc	r0, [r1], #-0
  e8:	02133100 	andseq	r3, r3, #0
  ec:	1742b717 	smlaldne	fp, r2, r7, r7
  f0:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
  f4:	11010182 	smlabbne	r1, r2, r1, r0
  f8:	01133101 	tsteq	r3, r1, lsl #2
  fc:	13000013 	movwne	r0, #19
 100:	0001828a 	andeq	r8, r1, sl, lsl #5
 104:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 108:	14000018 	strne	r0, [r0], #-24	; 0xffffffe8
 10c:	00018289 	andeq	r8, r1, r9, lsl #5
 110:	13310111 	teqne	r1, #1073741828	; 0x40000004
 114:	0f150000 	svceq	0x00150000
 118:	000b0b00 	andeq	r0, fp, r0, lsl #22
 11c:	012e1600 			; <UNDEFINED> instruction: 0x012e1600
 120:	0b3a0e03 	bleq	e83934 <int_init_reg+0xe83934>
 124:	0b390b3b 	bleq	e42e18 <int_init_reg+0xe42e18>
 128:	0b201927 	bleq	8065cc <int_init_reg+0x8065cc>
 12c:	00001301 	andeq	r1, r0, r1, lsl #6
 130:	03000517 	movweq	r0, #1303	; 0x517
 134:	3b0b3a0e 	blcc	2ce974 <int_init_reg+0x2ce974>
 138:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 13c:	18000013 	stmdane	r0, {r0, r1, r4}
 140:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 144:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
 148:	00001802 	andeq	r1, r0, r2, lsl #16
 14c:	49010119 	stmdbmi	r1, {r0, r3, r4, r8}
 150:	00130113 	andseq	r0, r3, r3, lsl r1
 154:	00211a00 	eoreq	r1, r1, r0, lsl #20
 158:	0b2f1349 	bleq	bc4e84 <int_init_reg+0xbc4e84>
 15c:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
 160:	3a0e0301 	bcc	380d6c <int_init_reg+0x380d6c>
 164:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 168:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 16c:	010b2013 	tsteq	fp, r3, lsl r0
 170:	1c000013 	stcne	0, cr0, [r0], {19}
 174:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 178:	0b3b0b3a 	bleq	ec2e68 <int_init_reg+0xec2e68>
 17c:	13490b39 	movtne	r0, #39737	; 0x9b39
 180:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
 184:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 188:	030e6e19 	movweq	r6, #60953	; 0xee19
 18c:	3b0b3a0e 	blcc	2ce9cc <int_init_reg+0x2ce9cc>
 190:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000010 	andeq	r0, r0, r0, lsl r0
   c:	10500001 	subsne	r0, r0, r1
  10:	ac000000 	stcge	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
  28:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
  2c:	01000000 	mrseq	r0, (UNDEF: 0)
  30:	00005200 	andeq	r5, r0, r0, lsl #4
  34:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000000ac 	andeq	r0, r0, ip, lsr #1
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000044 	andeq	r0, r0, r4, asr #32
   8:	0000004c 	andeq	r0, r0, ip, asr #32
   c:	000000ac 	andeq	r0, r0, ip, lsr #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000fb 	strdeq	r0, [r0], -fp
   4:	00a60003 	adceq	r0, r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	73552f00 	cmpvc	r5, #0, 30
  24:	2f737265 	svccs	0x00737265
  28:	616e6e61 	cmnvs	lr, r1, ror #28
  2c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  30:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  34:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  38:	6f6f6863 	svcvs	0x006f6863
  3c:	6f432f6c 	svcvs	0x00432f6c
  40:	67656c6c 	strbvs	r6, [r5, -ip, ror #24]!
  44:	754a2f65 	strbvc	r2, [sl, #-3941]	; 0xfffff09b
  48:	726f696e 	rsbvc	r6, pc, #1802240	; 0x1b8000
  4c:	3232532f 	eorscc	r5, r2, #-1140850688	; 0xbc000000
  50:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
  54:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
  58:	63796d2f 	cmnvs	r9, #3008	; 0xbc0
  5c:	2f65646f 	svccs	0x0065646f
  60:	7062696c 	rsbvc	r6, r2, ip, ror #18
  64:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  68:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  6c:	69000065 	stmdbvs	r0, {r0, r2, r5, r6}
  70:	692d746e 	pushvs	{r1, r2, r3, r5, r6, sl, ip, sp, lr}
  74:	2d74696e 			; <UNDEFINED> instruction: 0x2d74696e
  78:	2e676572 	mcrcs	5, 3, r6, cr7, cr2, {3}
  7c:	00010063 	andeq	r0, r1, r3, rrx
  80:	63657600 	cmnvs	r5, #0, 12
  84:	2d726f74 	ldclcs	15, cr6, [r2, #-464]!	; 0xfffffe30
  88:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
  8c:	0100682e 	tsteq	r0, lr, lsr #16
  90:	70720000 	rsbsvc	r0, r2, r0
  94:	00682e69 	rsbeq	r2, r8, r9, ror #28
  98:	72000002 	andvc	r0, r0, #2, 0
  9c:	692d6970 	pushvs	{r4, r5, r6, r8, fp, sp, lr}
  a0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  a4:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
  a8:	00682e73 	rsbeq	r2, r8, r3, ror lr
  ac:	00000002 	andeq	r0, r0, r2
  b0:	05002a05 	streq	r2, [r0, #-2565]	; 0xfffff5fb
  b4:	00000002 	andeq	r0, r0, r2
  b8:	01061600 	tsteq	r6, r0, lsl #12
  bc:	4b060505 	blmi	1814d8 <int_init_reg+0x1814d8>
  c0:	2f064a06 	svccs	0x00064a06
  c4:	04132f67 	ldreq	r2, [r3], #-3943	; 0xfffff099
  c8:	03140502 	tsteq	r4, #8388608	; 0x800000
  cc:	0505010e 	streq	r0, [r5, #-270]	; 0xfffffef2
  d0:	01660113 	cmneq	r6, r3, lsl r1
  d4:	05012f13 	streq	r2, [r1, #-3859]	; 0xfffff0ed
  d8:	01740315 	cmneq	r4, r5, lsl r3
  dc:	13130505 	tstne	r3, #20971520	; 0x1400000
  e0:	0301062f 	movweq	r0, #5679	; 0x162f
  e4:	01040109 	tsteq	r4, r9, lsl #2
  e8:	70030105 	andvc	r0, r3, r5, lsl #2
  ec:	05020466 	streq	r0, [r2, #-1126]	; 0xfffffb9a
  f0:	0e030605 	cfmadd32eq	mvax0, mvfx0, mvfx3, mvfx5
  f4:	30d6014a 	sbcscc	r0, r6, sl, asr #2
  f8:	1202d601 	andne	sp, r2, #1048576	; 0x100000
  fc:	Address 0x00000000000000fc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	69736162 	ldmdbvs	r3!, {r1, r5, r6, r8, sp, lr}^
   8:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
   c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  10:	69440067 	stmdbvs	r4, {r0, r1, r2, r5, r6}^
  14:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
  18:	61425f65 	cmpvs	r2, r5, ror #30
  1c:	5f636973 	svcpl	0x00636973
  20:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
  24:	51494600 	cmppl	r9, r0, lsl #12
  28:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
  2c:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; fffffe64 <int_init_reg+0xfffffe64>
  30:	6e695f00 	cdpvs	15, 6, cr5, cr9, cr0, {0}
  34:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  38:	5f747075 	svcpl	0x00747075
  3c:	6c626174 	stfvse	f6, [r2], #-464	; 0xfffffe30
  40:	65760065 	ldrbvs	r0, [r6, #-101]!	; 0xffffff9b
  44:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  48:	7361625f 	cmnvc	r1, #-268435451	; 0xf0000005
  4c:	6e450065 	cdpvs	0, 4, cr0, cr5, cr5, {3}
  50:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  54:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
  58:	495f6369 	ldmdbmi	pc, {r0, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
  5c:	00735152 	rsbseq	r5, r3, r2, asr r1
  60:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
  64:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
  68:	5f735152 	svcpl	0x00735152
  6c:	6e450031 	mcrvs	0, 2, r0, cr5, cr1, {1}
  70:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  74:	5152495f 	cmppl	r2, pc, asr r9
  78:	00325f73 	eorseq	r5, r2, r3, ror pc
  7c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  80:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  84:	61686320 	cmnvs	r8, r0, lsr #6
  88:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  8c:	5f6e6165 	svcpl	0x006e6165
  90:	6f626572 	svcvs	0x00626572
  94:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  98:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  9c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  a0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  a4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a8:	6f687300 	svcvs	0x00687300
  ac:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  b0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  b4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  bc:	5f515249 	svcpl	0x00515249
  c0:	646e6570 	strbtvs	r6, [lr], #-1392	; 0xfffffa90
  c4:	5f676e69 	svcpl	0x00676e69
  c8:	65760031 	ldrbvs	r0, [r6, #-49]!	; 0xffffffcf
  cc:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  d0:	7361625f 	cmnvc	r1, #-268435451	; 0xf0000005
  d4:	65675f65 	strbvs	r5, [r7, #-3941]!	; 0xfffff09b
  d8:	65640074 	strbvs	r0, [r4, #-116]!	; 0xffffff8c
  dc:	61625f76 	smcvs	9718	; 0x25f6
  e0:	65697272 	strbvs	r7, [r9, #-626]!	; 0xfffffd8e
  e4:	5f5f0072 	svcpl	0x005f0072
  e8:	434e5546 	movtmi	r5, #58694	; 0xe546
  ec:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  f0:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  f4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  f8:	2064656e 	rsbcs	r6, r4, lr, ror #10
  fc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 100:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 104:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 108:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 10c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 110:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 114:	6900746e 	stmdbvs	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 118:	765f746e 	ldrbvc	r7, [pc], -lr, ror #8
 11c:	6f746365 	svcvs	0x00746365
 120:	64615f72 	strbtvs	r5, [r1], #-3954	; 0xfffff08e
 124:	76007264 	strvc	r7, [r0], -r4, ror #4
 128:	6f746365 	svcvs	0x00746365
 12c:	61625f72 	smcvs	9714	; 0x25f2
 130:	735f6573 	cmpvc	pc, #482344960	; 0x1cc00000
 134:	72007465 	andvc	r7, r0, #1694498816	; 0x65000000
 138:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
 13c:	6e690074 	mcrvs	0, 3, r0, cr9, cr4, {3}
 140:	6e695f74 	mcrvs	15, 3, r5, cr9, cr4, {3}
 144:	725f7469 	subsvc	r7, pc, #1761607680	; 0x69000000
 148:	6c006765 	stcvs	7, cr6, [r0], {101}	; 0x65
 14c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 150:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 154:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 158:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 15c:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 160:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 164:	73552f00 	cmpvc	r5, #0, 30
 168:	2f737265 	svccs	0x00737265
 16c:	616e6e61 	cmnvs	lr, r1, ror #28
 170:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
 174:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 178:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
 17c:	6f6f6863 	svcvs	0x006f6863
 180:	6f432f6c 	svcvs	0x00432f6c
 184:	67656c6c 	strbvs	r6, [r5, -ip, ror #24]!
 188:	754a2f65 	strbvc	r2, [sl, #-3941]	; 0xfffff09b
 18c:	726f696e 	rsbvc	r6, pc, #1802240	; 0x1b8000
 190:	3232532f 	eorscc	r5, r2, #-1140850688	; 0xbc000000
 194:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
 198:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
 19c:	63796d2f 	cmnvs	r9, #3008	; 0xbc0
 1a0:	2f65646f 	svccs	0x0065646f
 1a4:	7062696c 	rsbvc	r6, r2, ip, ror #18
 1a8:	68630069 	stmdavs	r3!, {r0, r3, r5, r6}^
 1ac:	70007261 	andvc	r7, r0, r1, ror #4
 1b0:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 1b4:	2f2e006b 	svccs	0x002e006b
 1b8:	2f637273 	svccs	0x00637273
 1bc:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
 1c0:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
 1c4:	6765722d 	strbvs	r7, [r5, -sp, lsr #4]!
 1c8:	7300632e 	movwvc	r6, #814	; 0x32e
 1cc:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1d0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1d4:	51524900 	cmppl	r2, r0, lsl #18
 1d8:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
 1dc:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1e0:	7000325f 	andvc	r3, r0, pc, asr r2
 1e4:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1e8:	33545550 	cmpcc	r4, #80, 10	; 0x14000000
 1ec:	6f6c0032 	svcvs	0x006c0032
 1f0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1f4:	4400746e 	strmi	r7, [r0], #-1134	; 0xfffffb92
 1f8:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 1fc:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 200:	5f735152 	svcpl	0x00735152
 204:	69440031 	stmdbvs	r4, {r0, r4, r5}^
 208:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 20c:	52495f65 	subpl	r5, r9, #404	; 0x194
 210:	325f7351 	subscc	r7, pc, #1140850689	; 0x44000001
 214:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 218:	2064656e 	rsbcs	r6, r4, lr, ror #10
 21c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 220:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 224:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 228:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 22c:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 230:	31393130 	teqcc	r9, r0, lsr r1
 234:	20353230 	eorscs	r3, r5, r0, lsr r2
 238:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 23c:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 240:	415b2029 	cmpmi	fp, r9, lsr #32
 244:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 248:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 24c:	6172622d 	cmnvs	r2, sp, lsr #4
 250:	2068636e 	rsbcs	r6, r8, lr, ror #6
 254:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 258:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 25c:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 260:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 264:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 268:	613d7570 	teqvs	sp, r0, ror r5
 26c:	31316d72 	teqcc	r1, r2, ror sp
 270:	7a6a3637 	bvc	1a8db54 <int_init_reg+0x1a8db54>
 274:	20732d66 	rsbscs	r2, r3, r6, ror #26
 278:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 27c:	613d656e 	teqvs	sp, lr, ror #10
 280:	31316d72 	teqcc	r1, r2, ror sp
 284:	7a6a3637 	bvc	1a8db68 <int_init_reg+0x1a8db68>
 288:	20732d66 	rsbscs	r2, r3, r6, ror #26
 28c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 290:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 294:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 298:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 29c:	616d2d20 	cmnvs	sp, r0, lsr #26
 2a0:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 2a4:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 2a8:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 2ac:	6b36766d 	blvs	d9dc68 <int_init_reg+0xd9dc68>
 2b0:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 2b4:	20626467 	rsbcs	r6, r2, r7, ror #8
 2b8:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 2bc:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 2c0:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 2c4:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 2c8:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 2cc:	61747365 	cmnvs	r4, r5, ror #6
 2d0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 2d4:	52490067 	subpl	r0, r9, #103, 0	; 0x67
 2d8:	61425f51 	cmpvs	r2, r1, asr pc
 2dc:	Address 0x00000000000002dc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <int_init_reg+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	000000ac 	andeq	r0, r0, ip, lsr #1
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4
  28:	040e0a60 	streq	r0, [lr], #-2656	; 0xfffff5a0
  2c:	00000b42 	andeq	r0, r0, r2, asr #22

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_init_reg+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <int_init_reg+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


interrupts-asm.:     file format elf32-littlearm


Disassembly of section .text:

00000000 <system_enable_interrupts>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e3c00080 	bic	r0, r0, #128, 0	; 0x80
   8:	e121f000 	msr	CPSR_c, r0
   c:	e12fff1e 	bx	lr

00000010 <system_disable_interrupts>:
  10:	e10f0000 	mrs	r0, CPSR
  14:	e3800080 	orr	r0, r0, #128, 0	; 0x80
  18:	e121f000 	msr	CPSR_c, r0
  1c:	e12fff1e 	bx	lr

00000020 <_interrupt_table>:
  20:	e59ff030 	ldr	pc, [pc, #48]	; 58 <_reset_asm>
  24:	e59ff030 	ldr	pc, [pc, #48]	; 5c <_undefined_instruction_asm>
  28:	e59ff030 	ldr	pc, [pc, #48]	; 60 <_software_interrupt_asm>
  2c:	e59ff030 	ldr	pc, [pc, #48]	; 64 <_prefetch_abort_asm>
  30:	e59ff030 	ldr	pc, [pc, #48]	; 68 <_data_abort_asm>
  34:	e59ff01c 	ldr	pc, [pc, #28]	; 58 <_reset_asm>
  38:	e59ff02c 	ldr	pc, [pc, #44]	; 6c <_interrupt_asm>

0000003c <fast_interrupt_asm>:
  3c:	e24ee004 	sub	lr, lr, #4, 0
  40:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  44:	e92d1fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
  48:	e1a0000e 	mov	r0, lr
  4c:	ebfffffe 	bl	0 <fast_interrupt_vector>
  50:	e8bd1fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
  54:	e8fd8000 	ldm	sp!, {pc}^

00000058 <_reset_asm>:
  58:	000000a4 	andeq	r0, r0, r4, lsr #1

0000005c <_undefined_instruction_asm>:
  5c:	000000ac 	andeq	r0, r0, ip, lsr #1

00000060 <_software_interrupt_asm>:
  60:	0000008c 	andeq	r0, r0, ip, lsl #1

00000064 <_prefetch_abort_asm>:
  64:	000000b4 	strheq	r0, [r0], -r4

00000068 <_data_abort_asm>:
  68:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>

0000006c <_interrupt_asm>:
  6c:	00000070 	andeq	r0, r0, r0, ror r0

00000070 <_interrupt_table_end>:
  70:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  74:	e24ee004 	sub	lr, lr, #4, 0
  78:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  7c:	e1a0000e 	mov	r0, lr
  80:	ebfffffe 	bl	0 <interrupt_vector>
  84:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  88:	e1b0f00e 	movs	pc, lr

0000008c <software_interrupt_asm>:
  8c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  90:	e1a01000 	mov	r1, r0
  94:	e24e0004 	sub	r0, lr, #4, 0
  98:	ebfffffe 	bl	0 <syscall_vector>
  9c:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
  a0:	e1b0f00e 	movs	pc, lr

000000a4 <reset_asm>:
  a4:	e24ee004 	sub	lr, lr, #4, 0
  a8:	ebfffffe 	bl	0 <reset_vector>

000000ac <undefined_instruction_asm>:
  ac:	e24ee004 	sub	lr, lr, #4, 0
  b0:	ebfffffe 	bl	0 <undefined_instruction_vector>

000000b4 <prefetch_abort_asm>:
  b4:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  b8:	e24ee004 	sub	lr, lr, #4, 0
  bc:	e92d400f 	push	{r0, r1, r2, r3, lr}
  c0:	e1a0000e 	mov	r0, lr
  c4:	ebfffffe 	bl	0 <prefetch_abort_vector>
  c8:	e8bd400f 	pop	{r0, r1, r2, r3, lr}
  cc:	e1b0f00e 	movs	pc, lr

000000d0 <data_abort_asm>:
  d0:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  d4:	e24ee008 	sub	lr, lr, #8, 0
  d8:	e92d400f 	push	{r0, r1, r2, r3, lr}
  dc:	e1a0000e 	mov	r0, lr
  e0:	ebfffffe 	bl	0 <data_abort_vector>
  e4:	e8bd400f 	pop	{r0, r1, r2, r3, lr}
  e8:	e1b0f00e 	movs	pc, lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <data_abort_asm+0x168d75c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


kmalloc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <kmalloc>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e3500000 	cmp	r0, #0, 0
   c:	0a000011 	beq	58 <kmalloc+0x58>
  10:	e59f30cc 	ldr	r3, [pc, #204]	; e4 <kmalloc+0xe4>
  14:	e5933000 	ldr	r3, [r3]
  18:	e3530000 	cmp	r3, #0, 0
  1c:	0a000015 	beq	78 <kmalloc+0x78>
  20:	e2800003 	add	r0, r0, #3, 0
  24:	e3c03003 	bic	r3, r0, #3, 0
  28:	e59f20b4 	ldr	r2, [pc, #180]	; e4 <kmalloc+0xe4>
  2c:	e5920004 	ldr	r0, [r2, #4]
  30:	e3100003 	tst	r0, #3, 0
  34:	1a000018 	bne	9c <kmalloc+0x9c>
  38:	e0803003 	add	r3, r0, r3
  3c:	e59f20a0 	ldr	r2, [pc, #160]	; e4 <kmalloc+0xe4>
  40:	e5823004 	str	r3, [r2, #4]
  44:	e5922008 	ldr	r2, [r2, #8]
  48:	e1530002 	cmp	r3, r2
  4c:	8a00001b 	bhi	c0 <kmalloc+0xc0>
  50:	e28dd00c 	add	sp, sp, #12, 0
  54:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  58:	e59f3088 	ldr	r3, [pc, #136]	; e8 <kmalloc+0xe8>
  5c:	e58d3000 	str	r3, [sp]
  60:	e3a03036 	mov	r3, #54, 0	; 0x36
  64:	e59f2080 	ldr	r2, [pc, #128]	; ec <kmalloc+0xec>
  68:	e59f1080 	ldr	r1, [pc, #128]	; f0 <kmalloc+0xf0>
  6c:	e59f0080 	ldr	r0, [pc, #128]	; f4 <kmalloc+0xf4>
  70:	ebfffffe 	bl	0 <printk>
  74:	ebfffffe 	bl	0 <clean_reboot>
  78:	ebfffffe 	bl	0 <rpi_reset_putc>
  7c:	e59f3074 	ldr	r3, [pc, #116]	; f8 <kmalloc+0xf8>
  80:	e58d3000 	str	r3, [sp]
  84:	e3a03037 	mov	r3, #55, 0	; 0x37
  88:	e59f205c 	ldr	r2, [pc, #92]	; ec <kmalloc+0xec>
  8c:	e59f105c 	ldr	r1, [pc, #92]	; f0 <kmalloc+0xf0>
  90:	e59f0064 	ldr	r0, [pc, #100]	; fc <kmalloc+0xfc>
  94:	ebfffffe 	bl	0 <printk>
  98:	ebfffffe 	bl	0 <clean_reboot>
  9c:	ebfffffe 	bl	0 <rpi_reset_putc>
  a0:	e59f3058 	ldr	r3, [pc, #88]	; 100 <kmalloc+0x100>
  a4:	e58d3000 	str	r3, [sp]
  a8:	e3a03039 	mov	r3, #57, 0	; 0x39
  ac:	e59f2038 	ldr	r2, [pc, #56]	; ec <kmalloc+0xec>
  b0:	e59f1038 	ldr	r1, [pc, #56]	; f0 <kmalloc+0xf0>
  b4:	e59f0048 	ldr	r0, [pc, #72]	; 104 <kmalloc+0x104>
  b8:	ebfffffe 	bl	0 <printk>
  bc:	ebfffffe 	bl	0 <clean_reboot>
  c0:	ebfffffe 	bl	0 <rpi_reset_putc>
  c4:	e59f303c 	ldr	r3, [pc, #60]	; 108 <kmalloc+0x108>
  c8:	e58d3000 	str	r3, [sp]
  cc:	e3a0303c 	mov	r3, #60, 0	; 0x3c
  d0:	e59f2014 	ldr	r2, [pc, #20]	; ec <kmalloc+0xec>
  d4:	e59f1014 	ldr	r1, [pc, #20]	; f0 <kmalloc+0xf0>
  d8:	e59f002c 	ldr	r0, [pc, #44]	; 10c <kmalloc+0x10c>
  dc:	ebfffffe 	bl	0 <printk>
  e0:	ebfffffe 	bl	0 <clean_reboot>
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00000024 	andeq	r0, r0, r4, lsr #32
	...
  f4:	00000010 	andeq	r0, r0, r0, lsl r0
  f8:	00000068 	andeq	r0, r0, r8, rrx
  fc:	0000002c 	andeq	r0, r0, ip, lsr #32
 100:	000000b8 	strheq	r0, [r0], -r8
 104:	00000070 	andeq	r0, r0, r0, ror r0
 108:	00000114 	andeq	r0, r0, r4, lsl r1
 10c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>

00000110 <kmalloc_aligned>:
 110:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 114:	e24dd00c 	sub	sp, sp, #12, 0
 118:	e3500000 	cmp	r0, #0, 0
 11c:	0a000018 	beq	184 <kmalloc_aligned+0x74>
 120:	e59f30f4 	ldr	r3, [pc, #244]	; 21c <kmalloc_aligned+0x10c>
 124:	e5933000 	ldr	r3, [r3]
 128:	e3530000 	cmp	r3, #0, 0
 12c:	0a00001c 	beq	1a4 <kmalloc_aligned+0x94>
 130:	e2613000 	rsb	r3, r1, #0, 0
 134:	e1d13003 	bics	r3, r1, r3
 138:	1a000022 	bne	1c8 <kmalloc_aligned+0xb8>
 13c:	e3510004 	cmp	r1, #4, 0
 140:	9a000029 	bls	1ec <kmalloc_aligned+0xdc>
 144:	e59f30d0 	ldr	r3, [pc, #208]	; 21c <kmalloc_aligned+0x10c>
 148:	e5933004 	ldr	r3, [r3, #4]
 14c:	e2412001 	sub	r2, r1, #1, 0
 150:	e1130002 	tst	r3, r2
 154:	0a000026 	beq	1f4 <kmalloc_aligned+0xe4>
 158:	e2612000 	rsb	r2, r1, #0, 0
 15c:	e1d1c002 	bics	ip, r1, r2
 160:	1a000025 	bne	1fc <kmalloc_aligned+0xec>
 164:	e0831001 	add	r1, r3, r1
 168:	e2411001 	sub	r1, r1, #1, 0
 16c:	e0011002 	and	r1, r1, r2
 170:	e59f30a4 	ldr	r3, [pc, #164]	; 21c <kmalloc_aligned+0x10c>
 174:	e5831004 	str	r1, [r3, #4]
 178:	ebfffffe 	bl	0 <kmalloc>
 17c:	e28dd00c 	add	sp, sp, #12, 0
 180:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 184:	e59f3094 	ldr	r3, [pc, #148]	; 220 <kmalloc_aligned+0x110>
 188:	e58d3000 	str	r3, [sp]
 18c:	e3a03046 	mov	r3, #70, 0	; 0x46
 190:	e59f208c 	ldr	r2, [pc, #140]	; 224 <kmalloc_aligned+0x114>
 194:	e59f108c 	ldr	r1, [pc, #140]	; 228 <kmalloc_aligned+0x118>
 198:	e59f008c 	ldr	r0, [pc, #140]	; 22c <kmalloc_aligned+0x11c>
 19c:	ebfffffe 	bl	0 <printk>
 1a0:	ebfffffe 	bl	0 <clean_reboot>
 1a4:	ebfffffe 	bl	0 <rpi_reset_putc>
 1a8:	e59f3080 	ldr	r3, [pc, #128]	; 230 <kmalloc_aligned+0x120>
 1ac:	e58d3000 	str	r3, [sp]
 1b0:	e3a03047 	mov	r3, #71, 0	; 0x47
 1b4:	e59f2068 	ldr	r2, [pc, #104]	; 224 <kmalloc_aligned+0x114>
 1b8:	e59f1068 	ldr	r1, [pc, #104]	; 228 <kmalloc_aligned+0x118>
 1bc:	e59f0070 	ldr	r0, [pc, #112]	; 234 <kmalloc_aligned+0x124>
 1c0:	ebfffffe 	bl	0 <printk>
 1c4:	ebfffffe 	bl	0 <clean_reboot>
 1c8:	ebfffffe 	bl	0 <rpi_reset_putc>
 1cc:	e59f3064 	ldr	r3, [pc, #100]	; 238 <kmalloc_aligned+0x128>
 1d0:	e58d3000 	str	r3, [sp]
 1d4:	e3a03048 	mov	r3, #72, 0	; 0x48
 1d8:	e59f2044 	ldr	r2, [pc, #68]	; 224 <kmalloc_aligned+0x114>
 1dc:	e59f1044 	ldr	r1, [pc, #68]	; 228 <kmalloc_aligned+0x118>
 1e0:	e59f0054 	ldr	r0, [pc, #84]	; 23c <kmalloc_aligned+0x12c>
 1e4:	ebfffffe 	bl	0 <printk>
 1e8:	ebfffffe 	bl	0 <clean_reboot>
 1ec:	ebfffffe 	bl	0 <kmalloc>
 1f0:	eaffffe1 	b	17c <kmalloc_aligned+0x6c>
 1f4:	ebfffffe 	bl	0 <kmalloc>
 1f8:	eaffffdf 	b	17c <kmalloc_aligned+0x6c>
 1fc:	e59f303c 	ldr	r3, [pc, #60]	; 240 <kmalloc_aligned+0x130>
 200:	e58d3000 	str	r3, [sp]
 204:	e3a03024 	mov	r3, #36, 0	; 0x24
 208:	e59f2034 	ldr	r2, [pc, #52]	; 244 <kmalloc_aligned+0x134>
 20c:	e59f1014 	ldr	r1, [pc, #20]	; 228 <kmalloc_aligned+0x118>
 210:	e59f0014 	ldr	r0, [pc, #20]	; 22c <kmalloc_aligned+0x11c>
 214:	ebfffffe 	bl	0 <printk>
 218:	ebfffffe 	bl	0 <clean_reboot>
 21c:	00000000 	andeq	r0, r0, r0
 220:	00000024 	andeq	r0, r0, r4, lsr #32
 224:	00000008 	andeq	r0, r0, r8
 228:	00000000 	andeq	r0, r0, r0
 22c:	00000010 	andeq	r0, r0, r0, lsl r0
 230:	00000068 	andeq	r0, r0, r8, rrx
 234:	0000002c 	andeq	r0, r0, ip, lsr #32
 238:	00000160 	andeq	r0, r0, r0, ror #2
 23c:	0000012c 	andeq	r0, r0, ip, lsr #2
 240:	00000174 	andeq	r0, r0, r4, ror r1
 244:	00000018 	andeq	r0, r0, r8, lsl r0

00000248 <kmalloc_init_set_start>:
 248:	e59f305c 	ldr	r3, [pc, #92]	; 2ac <kmalloc_init_set_start+0x64>
 24c:	e5933000 	ldr	r3, [r3]
 250:	e3530000 	cmp	r3, #0, 0
 254:	1a000009 	bne	280 <kmalloc_init_set_start+0x38>
 258:	e59f304c 	ldr	r3, [pc, #76]	; 2ac <kmalloc_init_set_start+0x64>
 25c:	e3a02001 	mov	r2, #1, 0
 260:	e5832000 	str	r2, [r3]
 264:	e2802003 	add	r2, r0, #3, 0
 268:	e3c22003 	bic	r2, r2, #3, 0
 26c:	e583200c 	str	r2, [r3, #12]
 270:	e5832004 	str	r2, [r3, #4]
 274:	e0800001 	add	r0, r0, r1
 278:	e5830008 	str	r0, [r3, #8]
 27c:	e12fff1e 	bx	lr
 280:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 284:	e24dd00c 	sub	sp, sp, #12, 0
 288:	ebfffffe 	bl	0 <rpi_reset_putc>
 28c:	e59f301c 	ldr	r3, [pc, #28]	; 2b0 <kmalloc_init_set_start+0x68>
 290:	e58d3000 	str	r3, [sp]
 294:	e3a03057 	mov	r3, #87, 0	; 0x57
 298:	e59f2014 	ldr	r2, [pc, #20]	; 2b4 <kmalloc_init_set_start+0x6c>
 29c:	e59f1014 	ldr	r1, [pc, #20]	; 2b8 <kmalloc_init_set_start+0x70>
 2a0:	e59f0014 	ldr	r0, [pc, #20]	; 2bc <kmalloc_init_set_start+0x74>
 2a4:	ebfffffe 	bl	0 <printk>
 2a8:	ebfffffe 	bl	0 <clean_reboot>
 2ac:	00000000 	andeq	r0, r0, r0
 2b0:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
 2b4:	00000020 	andeq	r0, r0, r0, lsr #32
 2b8:	00000000 	andeq	r0, r0, r0
 2bc:	00000180 	andeq	r0, r0, r0, lsl #3

000002c0 <kmalloc_init>:
 2c0:	e59f301c 	ldr	r3, [pc, #28]	; 2e4 <kmalloc_init+0x24>
 2c4:	e5933000 	ldr	r3, [r3]
 2c8:	e3530000 	cmp	r3, #0, 0
 2cc:	112fff1e 	bxne	lr
 2d0:	e92d4010 	push	{r4, lr}
 2d4:	e3a01201 	mov	r1, #268435456	; 0x10000000
 2d8:	e59f0008 	ldr	r0, [pc, #8]	; 2e8 <kmalloc_init+0x28>
 2dc:	ebfffffe 	bl	248 <kmalloc_init_set_start>
 2e0:	e8bd8010 	pop	{r4, pc}
	...

000002ec <kfree_all>:
 2ec:	e59f3008 	ldr	r3, [pc, #8]	; 2fc <kfree_all+0x10>
 2f0:	e593200c 	ldr	r2, [r3, #12]
 2f4:	e5832004 	str	r2, [r3, #4]
 2f8:	e12fff1e 	bx	lr
 2fc:	00000000 	andeq	r0, r0, r0

00000300 <kmalloc_heap_start>:
 300:	e59f3004 	ldr	r3, [pc, #4]	; 30c <kmalloc_heap_start+0xc>
 304:	e593000c 	ldr	r0, [r3, #12]
 308:	e12fff1e 	bx	lr
 30c:	00000000 	andeq	r0, r0, r0

00000310 <kmalloc_heap_end>:
 310:	e59f3004 	ldr	r3, [pc, #4]	; 31c <kmalloc_heap_end+0xc>
 314:	e5930008 	ldr	r0, [r3, #8]
 318:	e12fff1e 	bx	lr
 31c:	00000000 	andeq	r0, r0, r0

00000320 <kmalloc_heap_ptr>:
 320:	e59f3004 	ldr	r3, [pc, #4]	; 32c <kmalloc_heap_ptr+0xc>
 324:	e5930004 	ldr	r0, [r3, #4]
 328:	e12fff1e 	bx	lr
 32c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss:

00000000 <init_p>:
   0:	00000000 	andeq	r0, r0, r0

00000004 <heap_ptr>:
   4:	00000000 	andeq	r0, r0, r0

00000008 <heap_end>:
   8:	00000000 	andeq	r0, r0, r0

0000000c <heap_start>:
   c:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	72732f2e 	rsbsvc	r2, r3, #184	; 0xb8
   4:	6d6b2f63 	stclvs	15, cr2, [fp, #-396]!	; 0xfffffe74
   8:	6f6c6c61 	svcvs	0x006c6c61
   c:	00632e63 	rsbeq	r2, r3, r3, ror #28
  10:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  14:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  18:	3a73253a 	bcc	1cc9508 <kmalloc_heap_ptr+0x1cc91e8>
  1c:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  20:	00000a73 	andeq	r0, r0, r3, ror sl
  24:	7479626e 	ldrbtvc	r6, [r9], #-622	; 0xfffffd92
  28:	00007365 	andeq	r7, r0, r5, ror #6
  2c:	4f525245 	svcmi	0x00525245
  30:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  34:	3a73253a 	bcc	1cc9524 <kmalloc_heap_ptr+0x1cc9204>
  38:	203a6425 	eorscs	r6, sl, r5, lsr #8
  3c:	534c4146 	movtpl	r4, #49478	; 0xc146
  40:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  44:	3a293e73 	bcc	a4fa18 <kmalloc_heap_ptr+0xa4f6f8>
  48:	6c616320 	stclvs	3, cr6, [r1], #-128	; 0xffffff80
  4c:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
  50:	66656220 	strbtvs	r6, [r5], -r0, lsr #4
  54:	2065726f 	rsbcs	r7, r5, pc, ror #4
  58:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  5c:	696c6169 	stmdbvs	ip!, {r0, r3, r5, r6, r8, sp, lr}^
  60:	0a64657a 	beq	1919650 <kmalloc_heap_ptr+0x1919330>
  64:	00000000 	andeq	r0, r0, r0
  68:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  6c:	0000705f 	andeq	r7, r0, pc, asr r0
  70:	4f525245 	svcmi	0x00525245
  74:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  78:	3a73253a 	bcc	1cc9568 <kmalloc_heap_ptr+0x1cc9248>
  7c:	203a6425 	eorscs	r6, sl, r5, lsr #8
  80:	534c4146 	movtpl	r4, #49478	; 0xc146
  84:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  88:	3a293e73 	bcc	a4fa5c <kmalloc_heap_ptr+0xa4f73c>
  8c:	73736120 	cmnvc	r3, #8
  90:	6e696d75 	mcrvs	13, 3, r6, cr9, cr5, {3}
  94:	6f662067 	svcvs	0x00662067
  98:	62207275 	eorvs	r7, r0, #1342177287	; 0x50000007
  9c:	20657479 	rsbcs	r7, r5, r9, ror r4
  a0:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  a4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  a8:	70616568 	rsbvc	r6, r1, r8, ror #10
  ac:	696f7020 	stmdbvs	pc!, {r5, ip, sp, lr}^	; <UNPREDICTABLE>
  b0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  b4:	0000000a 	andeq	r0, r0, sl
  b8:	615f7369 	cmpvs	pc, r9, ror #6
  bc:	6e67696c 	vnmulvs.f16	s13, s14, s25	; <UNPREDICTABLE>
  c0:	68286465 	stmdavs	r8!, {r0, r2, r5, r6, sl, sp, lr}
  c4:	5f706165 	svcpl	0x00706165
  c8:	2c727470 	cfldrdcs	mvd7, [r2], #-448	; 0xfffffe40
  cc:	00293420 	eoreq	r3, r9, r0, lsr #8
  d0:	4f525245 	svcmi	0x00525245
  d4:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  d8:	3a73253a 	bcc	1cc95c8 <kmalloc_heap_ptr+0x1cc92a8>
  dc:	203a6425 	eorscs	r6, sl, r5, lsr #8
  e0:	534c4146 	movtpl	r4, #49478	; 0xc146
  e4:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  e8:	3a293e73 	bcc	a4fabc <kmalloc_heap_ptr+0xa4f79c>
  ec:	73736120 	cmnvc	r3, #8
  f0:	6e696d75 	mcrvs	13, 3, r6, cr9, cr5, {3}
  f4:	68742067 	ldmdavs	r4!, {r0, r1, r2, r5, r6, sp}^
  f8:	20657265 	rsbcs	r7, r5, r5, ror #4
  fc:	73207369 			; <UNDEFINED> instruction: 0x73207369
 100:	65636170 	strbvs	r6, [r3, #-368]!	; 0xfffffe90
 104:	206e6920 	rsbcs	r6, lr, r0, lsr #18
 108:	20656874 	rsbcs	r6, r5, r4, ror r8
 10c:	70616568 	rsbvc	r6, r1, r8, ror #10
 110:	0000000a 	andeq	r0, r0, sl
 114:	70616568 	rsbvc	r6, r1, r8, ror #10
 118:	7274705f 	rsbsvc	r7, r4, #95, 0	; 0x5f
 11c:	203d3c20 	eorscs	r3, sp, r0, lsr #24
 120:	70616568 	rsbvc	r6, r1, r8, ror #10
 124:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
 128:	00000000 	andeq	r0, r0, r0
 12c:	4f525245 	svcmi	0x00525245
 130:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
 134:	3a73253a 	bcc	1cc9624 <kmalloc_heap_ptr+0x1cc9304>
 138:	203a6425 	eorscs	r6, sl, r5, lsr #8
 13c:	534c4146 	movtpl	r4, #49478	; 0xc146
 140:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
 144:	3a293e73 	bcc	a4fb18 <kmalloc_heap_ptr+0xa4f7f8>
 148:	73736120 	cmnvc	r3, #8
 14c:	6e696d75 	mcrvs	13, 3, r6, cr9, cr5, {3}
 150:	6f702067 	svcvs	0x00702067
 154:	20726577 	rsbscs	r6, r2, r7, ror r5
 158:	7420666f 	strtvc	r6, [r0], #-1647	; 0xfffff991
 15c:	000a6f77 	andeq	r6, sl, r7, ror pc
 160:	705f7369 	subsvc	r7, pc, r9, ror #6
 164:	2832776f 	ldmdacs	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}
 168:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 16c:	6e656d6e 	cdpvs	13, 6, cr6, cr5, cr14, {3}
 170:	00002974 	andeq	r2, r0, r4, ror r9
 174:	705f7369 	subsvc	r7, pc, r9, ror #6
 178:	2832776f 	ldmdacs	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}
 17c:	0000296e 	andeq	r2, r0, lr, ror #18
 180:	4f525245 	svcmi	0x00525245
 184:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
 188:	3a73253a 	bcc	1cc9678 <kmalloc_heap_ptr+0x1cc9358>
 18c:	203a6425 	eorscs	r6, sl, r5, lsr #8
 190:	534c4146 	movtpl	r4, #49478	; 0xc146
 194:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
 198:	3a293e73 	bcc	a4fb6c <kmalloc_heap_ptr+0xa4f84c>
 19c:	726c6120 	rsbvc	r6, ip, #8
 1a0:	79646165 	stmdbvc	r4!, {r0, r2, r5, r6, r8, sp, lr}^
 1a4:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
 1a8:	6c616974 			; <UNDEFINED> instruction: 0x6c616974
 1ac:	64657a69 	strbtvs	r7, [r5], #-2665	; 0xfffff597
 1b0:	0000000a 	andeq	r0, r0, sl
 1b4:	696e6921 	stmdbvs	lr!, {r0, r5, r8, fp, sp, lr}^
 1b8:	00705f74 	rsbseq	r5, r0, r4, ror pc

Disassembly of section .rodata:

00000000 <__FUNCTION__.3971>:
   0:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
   4:	00636f6c 	rsbeq	r6, r3, ip, ror #30

00000008 <__FUNCTION__.3978>:
   8:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
   c:	5f636f6c 	svcpl	0x00636f6c
  10:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
  14:	0064656e 	rsbeq	r6, r4, lr, ror #10

00000018 <__FUNCTION__.3967>:
  18:	6e756f72 	mrcvs	15, 3, r6, cr5, cr2, {3}
  1c:	00707564 	rsbseq	r7, r0, r4, ror #10

00000020 <__FUNCTION__.3983>:
  20:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  24:	5f636f6c 	svcpl	0x00636f6c
  28:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  2c:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
  30:	6174735f 	cmnvs	r4, pc, asr r3
  34:	Address 0x0000000000000034 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000077a 	andeq	r0, r0, sl, ror r7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000213 	andeq	r0, r0, r3, lsl r2
  10:	00003a0c 	andeq	r3, r0, ip, lsl #20
  14:	00015a00 	andeq	r5, r1, r0, lsl #20
  18:	00000000 	andeq	r0, r0, r0
  1c:	00033000 	andeq	r3, r3, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	ef070403 	svc	0x00070403
  30:	03000000 	movweq	r0, #0
  34:	01f80601 	mvnseq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001a405 	andeq	sl, r1, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001de 	ldrdeq	r0, [r0], -lr
  48:	40050803 	andmi	r0, r5, r3, lsl #16
  4c:	03000001 	movweq	r0, #1
  50:	006c0801 	rsbeq	r0, ip, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00009f07 	andeq	r9, r0, r7, lsl #30
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000008d 	andeq	r0, r0, sp, lsl #1
  64:	05070803 	streq	r0, [r7, #-2051]	; 0xfffff7fd
  68:	04000001 	streq	r0, [r0], #-1
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	4e060000 	cdpmi	0, 0, cr0, cr6, cr0, {0}
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01ca0600 	biceq	r0, sl, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	06000000 	streq	r0, [r0], -r0
  c0:	00000204 	andeq	r0, r0, r4, lsl #4
  c4:	a10d0401 	tstge	sp, r1, lsl #8
  c8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  cc:	0000011c 	andeq	r0, r0, ip, lsl r1
  d0:	250c0701 	strcs	r0, [ip, #-1793]	; 0xfffff8ff
  d4:	05000000 	streq	r0, [r0, #-0]
  d8:	00000003 	andeq	r0, r0, r3
  dc:	00000900 	andeq	r0, r0, r0, lsl #18
  e0:	0a010000 	beq	400e8 <kmalloc_heap_ptr+0x3fdc8>
  e4:	00002c11 	andeq	r2, r0, r1, lsl ip
  e8:	0c030500 	cfstr32eq	mvfx0, [r3], {-0}
  ec:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  f0:	000001ae 	andeq	r0, r0, lr, lsr #3
  f4:	2c110b01 			; <UNDEFINED> instruction: 0x2c110b01
  f8:	05000000 	streq	r0, [r0, #-0]
  fc:	00000403 	andeq	r0, r0, r3, lsl #8
 100:	00fc0900 	rscseq	r0, ip, r0, lsl #18
 104:	0c010000 	stceq	0, cr0, [r1], {-0}
 108:	00002c11 	andeq	r2, r0, r1, lsl ip
 10c:	08030500 	stmdaeq	r3, {r8, sl}
 110:	03000000 	movweq	r0, #0
 114:	00db0408 	sbcseq	r0, fp, r8, lsl #8
 118:	040a0000 	streq	r0, [sl], #-0
 11c:	0001e70b 	andeq	lr, r1, fp, lsl #14
 120:	07890100 	streq	r0, [r9, r0, lsl #2]
 124:	0000011a 	andeq	r0, r0, sl, lsl r1
 128:	00000320 	andeq	r0, r0, r0, lsr #6
 12c:	00000010 	andeq	r0, r0, r0, lsl r0
 130:	540b9c01 	strpl	r9, [fp], #-3073	; 0xfffff3ff
 134:	01000000 	mrseq	r0, (UNDEF: 0)
 138:	011a0780 	tsteq	sl, r0, lsl #15
 13c:	03100000 	tsteq	r0, #0, 0
 140:	00100000 	andseq	r0, r0, r0
 144:	9c010000 	stcls	0, cr0, [r1], {-0}
 148:	0001b70b 	andeq	fp, r1, fp, lsl #14
 14c:	077c0100 	ldrbeq	r0, [ip, -r0, lsl #2]!
 150:	0000011a 	andeq	r0, r0, sl, lsl r1
 154:	00000300 	andeq	r0, r0, r0, lsl #6
 158:	00000010 	andeq	r0, r0, r0, lsl r0
 15c:	4a0c9c01 	bmi	32700c <kmalloc_heap_ptr+0x326cec>
 160:	01000000 	mrseq	r0, (UNDEF: 0)
 164:	02ec0678 	rsceq	r0, ip, #120, 12	; 0x7800000
 168:	00140000 	andseq	r0, r4, r0
 16c:	9c010000 	stcls	0, cr0, [r1], {-0}
 170:	00002d0d 	andeq	r2, r0, sp, lsl #26
 174:	06690100 	strbteq	r0, [r9], -r0, lsl #2
 178:	000002c0 	andeq	r0, r0, r0, asr #5
 17c:	0000002c 	andeq	r0, r0, ip, lsr #32
 180:	01989c01 	orrseq	r9, r8, r1, lsl #24
 184:	e00e0000 	and	r0, lr, r0
 188:	98000002 	stmdals	r0, {r1}
 18c:	0f000001 	svceq	0x00000001
 190:	40035101 	andmi	r5, r3, r1, lsl #2
 194:	00002448 	andeq	r2, r0, r8, asr #8
 198:	0000160d 	andeq	r1, r0, sp, lsl #12
 19c:	06560100 	ldrbeq	r0, [r6], -r0, lsl #2
 1a0:	00000248 	andeq	r0, r0, r8, asr #4
 1a4:	00000078 	andeq	r0, r0, r8, ror r0
 1a8:	02669c01 	rsbeq	r9, r6, #256	; 0x100
 1ac:	dc100000 	ldcle	0, cr0, [r0], {-0}
 1b0:	01000002 	tsteq	r0, r2
 1b4:	002c2656 	eoreq	r2, ip, r6, asr r6
 1b8:	00080000 	andeq	r0, r8, r0
 1bc:	00000000 	andeq	r0, r0, r0
 1c0:	82100000 	andshi	r0, r0, #0, 0
 1c4:	01000000 	mrseq	r0, (UNDEF: 0)
 1c8:	002c3656 	eoreq	r3, ip, r6, asr r6
 1cc:	00460000 	subeq	r0, r6, r0
 1d0:	00420000 	subeq	r0, r2, r0
 1d4:	e2110000 	ands	r0, r1, #0, 0
 1d8:	76000000 	strvc	r0, [r0], -r0
 1dc:	05000002 	streq	r0, [r0, #-2]
 1e0:	00002003 	andeq	r2, r0, r3
 1e4:	06e21200 	strbteq	r1, [r2], r0, lsl #4
 1e8:	02640000 	rsbeq	r0, r4, #0, 0
 1ec:	30010000 	andcc	r0, r1, r0
 1f0:	01000000 	mrseq	r0, (UNDEF: 0)
 1f4:	021a1259 	andseq	r1, sl, #-1879048187	; 0x90000005
 1f8:	fd130000 	ldc2	0, cr0, [r3, #-0]
 1fc:	69000006 	stmdbvs	r0, {r1, r2}
 200:	67000000 	strvs	r0, [r0, -r0]
 204:	13000000 	movwne	r0, #0
 208:	000006f3 	strdeq	r0, [r0], -r3
 20c:	0000007f 	andeq	r0, r0, pc, ror r0
 210:	0000007d 	andeq	r0, r0, sp, ror r0
 214:	00003014 	andeq	r3, r0, r4, lsl r0
 218:	8c150000 	ldchi	0, cr0, [r5], {-0}
 21c:	59000002 	stmdbpl	r0, {r1}
 220:	16000007 	strne	r0, [r0], -r7
 224:	000002a8 	andeq	r0, r0, r8, lsr #5
 228:	00000765 	andeq	r0, r0, r5, ror #14
 22c:	0000025c 	andeq	r0, r0, ip, asr r2
 230:	0550010f 	ldrbeq	r0, [r0, #-271]	; 0xfffffef1
 234:	00018003 	andeq	r8, r1, r3
 238:	51010f00 	tstpl	r1, r0, lsl #30
 23c:	00000305 	andeq	r0, r0, r5, lsl #6
 240:	010f0000 	mrseq	r0, CPSR
 244:	20030552 	andcs	r0, r3, r2, asr r5
 248:	0f000000 	svceq	0x00000000
 24c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 250:	7d020f57 	stcvc	15, cr0, [r2, #-348]	; 0xfffffea4
 254:	b4030500 	strlt	r0, [r3], #-1280	; 0xfffffb00
 258:	00000001 	andeq	r0, r0, r1
 25c:	0002ac15 	andeq	sl, r2, r5, lsl ip
 260:	00077100 	andeq	r7, r7, r0, lsl #2
 264:	a8170000 	ldmdage	r7, {}	; <UNPREDICTABLE>
 268:	76000000 	strvc	r0, [r0], -r0
 26c:	18000002 	stmdane	r0, {r1}
 270:	0000002c 	andeq	r0, r0, ip, lsr #32
 274:	66080016 			; <UNDEFINED> instruction: 0x66080016
 278:	19000002 	stmdbne	r0, {r1}
 27c:	00000130 	andeq	r0, r0, r0, lsr r1
 280:	1a074501 	bne	1d168c <kmalloc_heap_ptr+0x1d136c>
 284:	10000001 	andne	r0, r0, r1
 288:	38000001 	stmdacc	r0, {r0}
 28c:	01000001 	tsteq	r0, r1
 290:	0004c69c 	muleq	r4, ip, r6
 294:	02d51000 	sbcseq	r1, r5, #0, 0
 298:	45010000 	strmi	r0, [r1, #-0]
 29c:	00002c20 	andeq	r2, r0, r0, lsr #24
 2a0:	0000ae00 	andeq	sl, r0, r0, lsl #28
 2a4:	00009200 	andeq	r9, r0, r0, lsl #4
 2a8:	00b21000 	adcseq	r1, r2, r0
 2ac:	45010000 	strmi	r0, [r1, #-0]
 2b0:	00002c31 	andeq	r2, r0, r1, lsr ip
 2b4:	00018300 	andeq	r8, r1, r0, lsl #6
 2b8:	00016500 	andeq	r6, r1, r0, lsl #10
 2bc:	00e21100 	rsceq	r1, r2, r0, lsl #2
 2c0:	04d60000 	ldrbeq	r0, [r6], #0
 2c4:	03050000 	movweq	r0, #20480	; 0x5000
 2c8:	00000008 	andeq	r0, r0, r8
 2cc:	0007171a 	andeq	r1, r7, sl, lsl r7
 2d0:	00013000 	andeq	r3, r1, r0
 2d4:	01300300 	teqeq	r0, r0, lsl #6
 2d8:	00040000 	andeq	r0, r4, r0
 2dc:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
 2e0:	0002f305 	andeq	pc, r2, r5, lsl #6
 2e4:	07281300 	streq	r1, [r8, -r0, lsl #6]!
 2e8:	024a0000 	subeq	r0, sl, #0, 0
 2ec:	02480000 	subeq	r0, r8, #0, 0
 2f0:	1a000000 	bne	2f8 <.debug_info+0x2f8>
 2f4:	00000733 	andeq	r0, r0, r3, lsr r7
 2f8:	0000014c 	andeq	r0, r0, ip, asr #2
 2fc:	00014c00 	andeq	r4, r1, r0, lsl #24
 300:	00000400 	andeq	r0, r0, r0, lsl #8
 304:	084b0100 	stmdaeq	fp, {r8}^
 308:	00000327 	andeq	r0, r0, r7, lsr #6
 30c:	00074e13 	andeq	r4, r7, r3, lsl lr
 310:	00025f00 	andeq	r5, r2, r0, lsl #30
 314:	00025d00 	andeq	r5, r2, r0, lsl #26
 318:	07441300 	strbeq	r1, [r4, -r0, lsl #6]
 31c:	02740000 	rsbseq	r0, r4, #0, 0
 320:	02720000 	rsbseq	r0, r2, #0, 0
 324:	12000000 	andne	r0, r0, #0, 0
 328:	000006e2 	andeq	r0, r0, r2, ror #13
 32c:	00000158 	andeq	r0, r0, r8, asr r1
 330:	00001801 	andeq	r1, r0, r1, lsl #16
 334:	104e0100 	subne	r0, lr, r0, lsl #2
 338:	000003c6 	andeq	r0, r0, r6, asr #7
 33c:	0006fd13 	andeq	pc, r6, r3, lsl sp	; <UNPREDICTABLE>
 340:	00028f00 	andeq	r8, r2, r0, lsl #30
 344:	00028700 	andeq	r8, r2, r0, lsl #14
 348:	06f31300 	ldrbteq	r1, [r3], r0, lsl #6
 34c:	02cf0000 	sbceq	r0, pc, #0, 0
 350:	02c90000 	sbceq	r0, r9, #0, 0
 354:	181b0000 	ldmdane	fp, {}	; <UNPREDICTABLE>
 358:	1a000000 	bne	360 <.debug_info+0x360>
 35c:	00000717 	andeq	r0, r0, r7, lsl r7
 360:	00000158 	andeq	r0, r0, r8, asr r1
 364:	00015804 	andeq	r5, r1, r4, lsl #16
 368:	00000400 	andeq	r0, r0, r0, lsl #8
 36c:	05240100 	streq	r0, [r4, #-256]!	; 0xffffff00
 370:	00000382 	andeq	r0, r0, r2, lsl #7
 374:	00072813 	andeq	r2, r7, r3, lsl r8
 378:	0002fe00 	andeq	pc, r2, r0, lsl #28
 37c:	0002fc00 	andeq	pc, r2, r0, lsl #24
 380:	18160000 	ldmdane	r6, {}	; <UNPREDICTABLE>
 384:	65000002 	strvs	r0, [r0, #-2]
 388:	bb000007 	bllt	3ac <.debug_info+0x3ac>
 38c:	0f000003 	svceq	0x00000003
 390:	03055001 	movweq	r5, #20481	; 0x5001
 394:	00000010 	andeq	r0, r0, r0, lsl r0
 398:	0551010f 	ldrbeq	r0, [r1, #-271]	; 0xfffffef1
 39c:	00000003 	andeq	r0, r0, r3
 3a0:	52010f00 	andpl	r0, r1, #0, 30
 3a4:	00180305 	andseq	r0, r8, r5, lsl #6
 3a8:	010f0000 	mrseq	r0, CPSR
 3ac:	24080253 	strcs	r0, [r8], #-595	; 0xfffffdad
 3b0:	007d020f 	rsbseq	r0, sp, pc, lsl #4
 3b4:	01740305 	cmneq	r4, r5, lsl #6
 3b8:	15000000 	strne	r0, [r0, #-0]
 3bc:	0000021c 	andeq	r0, r0, ip, lsl r2
 3c0:	00000771 	andeq	r0, r0, r1, ror r7
 3c4:	7c160000 	ldcvc	0, cr0, [r6], {-0}
 3c8:	db000001 	blle	3d4 <.debug_info+0x3d4>
 3cc:	db000004 	blle	3e4 <.debug_info+0x3e4>
 3d0:	0f000003 	svceq	0x00000003
 3d4:	f3035001 	vhadd.u8	d5, d3, d1
 3d8:	16005001 	strne	r5, [r0], -r1
 3dc:	000001a0 	andeq	r0, r0, r0, lsr #3
 3e0:	00000765 	andeq	r0, r0, r5, ror #14
 3e4:	00000414 	andeq	r0, r0, r4, lsl r4
 3e8:	0550010f 	ldrbeq	r0, [r0, #-271]	; 0xfffffef1
 3ec:	00001003 	andeq	r1, r0, r3
 3f0:	51010f00 	tstpl	r1, r0, lsl #30
 3f4:	00000305 	andeq	r0, r0, r5, lsl #6
 3f8:	010f0000 	mrseq	r0, CPSR
 3fc:	08030552 	stmdaeq	r3, {r1, r4, r6, r8, sl}
 400:	0f000000 	svceq	0x00000000
 404:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 408:	7d020f46 	stcvc	15, cr0, [r2, #-280]	; 0xfffffee8
 40c:	24030500 	strcs	r0, [r3], #-1280	; 0xfffffb00
 410:	00000000 	andeq	r0, r0, r0
 414:	0001a415 	andeq	sl, r1, r5, lsl r4
 418:	00077100 	andeq	r7, r7, r0, lsl #2
 41c:	01a81500 			; <UNDEFINED> instruction: 0x01a81500
 420:	07590000 	ldrbeq	r0, [r9, -r0]
 424:	c4160000 	ldrgt	r0, [r6], #-0
 428:	65000001 	strvs	r0, [r0, #-1]
 42c:	5f000007 	svcpl	0x00000007
 430:	0f000004 	svceq	0x00000004
 434:	03055001 	movweq	r5, #20481	; 0x5001
 438:	0000002c 	andeq	r0, r0, ip, lsr #32
 43c:	0551010f 	ldrbeq	r0, [r1, #-271]	; 0xfffffef1
 440:	00000003 	andeq	r0, r0, r3
 444:	52010f00 	andpl	r0, r1, #0, 30
 448:	00080305 	andeq	r0, r8, r5, lsl #6
 44c:	010f0000 	mrseq	r0, CPSR
 450:	47080253 	smlsdmi	r8, r3, r2, r0
 454:	007d020f 	rsbseq	r0, sp, pc, lsl #4
 458:	00680305 	rsbeq	r0, r8, r5, lsl #6
 45c:	15000000 	strne	r0, [r0, #-0]
 460:	000001c8 	andeq	r0, r0, r8, asr #3
 464:	00000771 	andeq	r0, r0, r1, ror r7
 468:	0001cc15 	andeq	ip, r1, r5, lsl ip
 46c:	00075900 	andeq	r5, r7, r0, lsl #18
 470:	01e81600 	mvneq	r1, r0, lsl #12
 474:	07650000 	strbeq	r0, [r5, -r0]!
 478:	04aa0000 	strteq	r0, [sl], #0
 47c:	010f0000 	mrseq	r0, CPSR
 480:	2c030550 	cfstr32cs	mvfx0, [r3], {80}	; 0x50
 484:	0f000001 	svceq	0x00000001
 488:	03055101 	movweq	r5, #20737	; 0x5101
 48c:	00000000 	andeq	r0, r0, r0
 490:	0552010f 	ldrbeq	r0, [r2, #-271]	; 0xfffffef1
 494:	00000803 	andeq	r0, r0, r3, lsl #16
 498:	53010f00 	movwpl	r0, #7936	; 0x1f00
 49c:	0f480802 	svceq	0x00480802
 4a0:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 4a4:	00016003 	andeq	r6, r1, r3
 4a8:	ec150000 	ldc	0, cr0, [r5], {-0}
 4ac:	71000001 	tstvc	r0, r1
 4b0:	15000007 	strne	r0, [r0, #-7]
 4b4:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 4b8:	000004db 	ldrdeq	r0, [r0], -fp
 4bc:	0001f815 	andeq	pc, r1, r5, lsl r8	; <UNPREDICTABLE>
 4c0:	0004db00 	andeq	sp, r4, r0, lsl #22
 4c4:	a8170000 	ldmdage	r7, {}	; <UNPREDICTABLE>
 4c8:	d6000000 	strle	r0, [r0], -r0
 4cc:	18000004 	stmdane	r0, {r2}
 4d0:	0000002c 	andeq	r0, r0, ip, lsr #32
 4d4:	c608000f 	strgt	r0, [r8], -pc
 4d8:	19000004 	stmdbne	r0, {r2}
 4dc:	000000bc 	strheq	r0, [r0], -ip
 4e0:	1a073501 	bne	1cd8ec <kmalloc_heap_ptr+0x1cd5cc>
 4e4:	00000001 	andeq	r0, r0, r1
 4e8:	10000000 	andne	r0, r0, r0
 4ec:	01000001 	tsteq	r0, r1
 4f0:	0006cd9c 	muleq	r6, ip, sp
 4f4:	02d51000 	sbcseq	r1, r5, #0, 0
 4f8:	35010000 	strcc	r0, [r1, #-0]
 4fc:	00002c18 	andeq	r2, r0, r8, lsl ip
 500:	00031f00 	andeq	r1, r3, r0, lsl #30
 504:	00031100 	andeq	r1, r3, r0, lsl #2
 508:	00e21100 	rsceq	r1, r2, r0, lsl #2
 50c:	06dd0000 	ldrbeq	r0, [sp], r0
 510:	03050000 	movweq	r0, #20480	; 0x5000
 514:	00000000 	andeq	r0, r0, r0
 518:	0001cf1c 	andeq	ip, r1, ip, lsl pc
 51c:	0e380100 	rsfeqe	f0, f0, f0
 520:	0000002c 	andeq	r0, r0, ip, lsr #32
 524:	00000387 	andeq	r0, r0, r7, lsl #7
 528:	0000037f 	andeq	r0, r0, pc, ror r3
 52c:	0002c81c 	andeq	ip, r2, ip, lsl r8
 530:	0b3a0100 	bleq	e80938 <kmalloc_heap_ptr+0xe80618>
 534:	0000011a 	andeq	r0, r0, sl, lsl r1
 538:	000003cf 	andeq	r0, r0, pc, asr #7
 53c:	000003cb 	andeq	r0, r0, fp, asr #7
 540:	0006e212 	andeq	lr, r6, r2, lsl r2
 544:	00002000 	andeq	r2, r0, r0
 548:	00000200 	andeq	r0, r0, r0, lsl #4
 54c:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
 550:	0005751f 	andeq	r7, r5, pc, lsl r5
 554:	06fd1300 	ldrbteq	r1, [sp], r0, lsl #6
 558:	03ef0000 	mvneq	r0, #0, 0
 55c:	03ed0000 	mvneq	r0, #0, 0
 560:	f3130000 	vhadd.u16	d0, d3, d0
 564:	07000006 	streq	r0, [r0, -r6]
 568:	03000004 	movweq	r0, #4
 56c:	14000004 	strne	r0, [r0], #-4
 570:	00000000 	andeq	r0, r0, r0
 574:	07331a00 	ldreq	r1, [r3, -r0, lsl #20]!
 578:	00300000 	eorseq	r0, r0, r0
 57c:	30000000 	andcc	r0, r0, r0
 580:	00000000 	andeq	r0, r0, r0
 584:	01000000 	mrseq	r0, (UNDEF: 0)
 588:	05a90539 	streq	r0, [r9, #1337]!	; 0x539
 58c:	4e130000 	cdpmi	0, 1, cr0, cr3, cr0, {0}
 590:	29000007 	stmdbcs	r0, {r0, r1, r2}
 594:	27000004 	strcs	r0, [r0, -r4]
 598:	13000004 	movwne	r0, #4
 59c:	00000744 	andeq	r0, r0, r4, asr #14
 5a0:	0000043f 	andeq	r0, r0, pc, lsr r4
 5a4:	0000043d 	andeq	r0, r0, sp, lsr r4
 5a8:	00741600 	rsbseq	r1, r4, r0, lsl #12
 5ac:	07650000 	strbeq	r0, [r5, -r0]!
 5b0:	05e20000 	strbeq	r0, [r2, #0]!
 5b4:	010f0000 	mrseq	r0, CPSR
 5b8:	10030550 	andne	r0, r3, r0, asr r5
 5bc:	0f000000 	svceq	0x00000000
 5c0:	03055101 	movweq	r5, #20737	; 0x5101
 5c4:	00000000 	andeq	r0, r0, r0
 5c8:	0552010f 	ldrbeq	r0, [r2, #-271]	; 0xfffffef1
 5cc:	00000003 	andeq	r0, r0, r3
 5d0:	53010f00 	movwpl	r0, #7936	; 0x1f00
 5d4:	0f360802 	svceq	0x00360802
 5d8:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 5dc:	00002403 	andeq	r2, r0, r3, lsl #8
 5e0:	78150000 	ldmdavc	r5, {}	; <UNPREDICTABLE>
 5e4:	71000000 	mrsvc	r0, (UNDEF: 0)
 5e8:	15000007 	strne	r0, [r0, #-7]
 5ec:	0000007c 	andeq	r0, r0, ip, ror r0
 5f0:	00000759 	andeq	r0, r0, r9, asr r7
 5f4:	00009816 	andeq	r9, r0, r6, lsl r8
 5f8:	00076500 	andeq	r6, r7, r0, lsl #10
 5fc:	00062d00 	andeq	r2, r6, r0, lsl #26
 600:	50010f00 	andpl	r0, r1, r0, lsl #30
 604:	002c0305 	eoreq	r0, ip, r5, lsl #6
 608:	010f0000 	mrseq	r0, CPSR
 60c:	00030551 	andeq	r0, r3, r1, asr r5
 610:	0f000000 	svceq	0x00000000
 614:	03055201 	movweq	r5, #20993	; 0x5201
 618:	00000000 	andeq	r0, r0, r0
 61c:	0253010f 	subseq	r0, r3, #-1073741821	; 0xc0000003
 620:	020f3708 	andeq	r3, pc, #8, 14	; 0x200000
 624:	0305007d 	movweq	r0, #20605	; 0x507d
 628:	00000068 	andeq	r0, r0, r8, rrx
 62c:	009c1500 	addseq	r1, ip, r0, lsl #10
 630:	07710000 	ldrbeq	r0, [r1, -r0]!
 634:	a0150000 	andsge	r0, r5, r0
 638:	59000000 	stmdbpl	r0, {}	; <UNPREDICTABLE>
 63c:	16000007 	strne	r0, [r0], -r7
 640:	000000bc 	strheq	r0, [r0], -ip
 644:	00000765 	andeq	r0, r0, r5, ror #14
 648:	00000678 	andeq	r0, r0, r8, ror r6
 64c:	0550010f 	ldrbeq	r0, [r0, #-271]	; 0xfffffef1
 650:	00007003 	andeq	r7, r0, r3
 654:	51010f00 	tstpl	r1, r0, lsl #30
 658:	00000305 	andeq	r0, r0, r5, lsl #6
 65c:	010f0000 	mrseq	r0, CPSR
 660:	00030552 	andeq	r0, r3, r2, asr r5
 664:	0f000000 	svceq	0x00000000
 668:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 66c:	7d020f39 	stcvc	15, cr0, [r2, #-228]	; 0xffffff1c
 670:	b8030500 	stmdalt	r3, {r8, sl}
 674:	00000000 	andeq	r0, r0, r0
 678:	0000c015 	andeq	ip, r0, r5, lsl r0
 67c:	00077100 	andeq	r7, r7, r0, lsl #2
 680:	00c41500 	sbceq	r1, r4, r0, lsl #10
 684:	07590000 	ldrbeq	r0, [r9, -r0]
 688:	e0160000 	ands	r0, r6, r0
 68c:	65000000 	strvs	r0, [r0, #-0]
 690:	c3000007 	movwgt	r0, #7
 694:	0f000006 	svceq	0x00000006
 698:	03055001 	movweq	r5, #20481	; 0x5001
 69c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 6a0:	0551010f 	ldrbeq	r0, [r1, #-271]	; 0xfffffef1
 6a4:	00000003 	andeq	r0, r0, r3
 6a8:	52010f00 	andpl	r0, r1, #0, 30
 6ac:	00000305 	andeq	r0, r0, r5, lsl #6
 6b0:	010f0000 	mrseq	r0, CPSR
 6b4:	3c080253 	sfmcc	f0, 4, [r8], {83}	; 0x53
 6b8:	007d020f 	rsbseq	r0, sp, pc, lsl #4
 6bc:	01140305 	tsteq	r4, r5, lsl #6
 6c0:	15000000 	strne	r0, [r0, #-0]
 6c4:	000000e4 	andeq	r0, r0, r4, ror #1
 6c8:	00000771 	andeq	r0, r0, r1, ror r7
 6cc:	00a81700 	adceq	r1, r8, r0, lsl #14
 6d0:	06dd0000 	ldrbeq	r0, [sp], r0
 6d4:	2c180000 	ldccs	0, cr0, [r8], {-0}
 6d8:	07000000 	streq	r0, [r0, -r0]
 6dc:	06cd0800 	strbeq	r0, [sp], r0, lsl #16
 6e0:	d31d0000 	tstle	sp, #0, 0
 6e4:	01000000 	mrseq	r0, (UNDEF: 0)
 6e8:	002c1823 	eoreq	r1, ip, r3, lsr #16
 6ec:	17030000 	strne	r0, [r3, -r0]
 6f0:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
 6f4:	23010078 	movwcs	r0, #4216	; 0x1078
 6f8:	00002c29 	andeq	r2, r0, r9, lsr #24
 6fc:	006e1e00 	rsbeq	r1, lr, r0, lsl #28
 700:	2c352301 	ldccs	3, cr2, [r5], #-4
 704:	11000000 	mrsne	r0, (UNDEF: 0)
 708:	000000e2 	andeq	r0, r0, r2, ror #1
 70c:	000006dd 	ldrdeq	r0, [r0], -sp
 710:	00180305 	andseq	r0, r8, r5, lsl #6
 714:	1d000000 	stcne	0, cr0, [r0, #-0]
 718:	0000007a 	andeq	r0, r0, sl, ror r0
 71c:	2c182001 	ldccs	0, cr2, [r8], {1}
 720:	03000000 	movweq	r0, #0
 724:	00000733 	andeq	r0, r0, r3, lsr r7
 728:	0100781e 	tsteq	r0, lr, lsl r8
 72c:	002c2920 	eoreq	r2, ip, r0, lsr #18
 730:	1d000000 	stcne	0, cr0, [r0, #-0]
 734:	0000000b 	andeq	r0, r0, fp
 738:	2c181a01 			; <UNDEFINED> instruction: 0x2c181a01
 73c:	03000000 	movweq	r0, #0
 740:	00000759 	andeq	r0, r0, r9, asr r7
 744:	0100781e 	tsteq	r0, lr, lsl r8
 748:	002c2c1a 	eoreq	r2, ip, sl, lsl ip
 74c:	6e1e0000 	cdpvs	0, 1, cr0, cr14, cr0, {0}
 750:	381a0100 	ldmdacc	sl, {r8}
 754:	0000002c 	andeq	r0, r0, ip, lsr #32
 758:	00c41f00 	sbceq	r1, r4, r0, lsl #30
 75c:	00c40000 	sbceq	r0, r4, r0
 760:	1d020000 	stcne	0, cr0, [r2, #-0]
 764:	00651f06 	rsbeq	r1, r5, r6, lsl #30
 768:	00650000 	rsbeq	r0, r5, r0
 76c:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 770:	01231f06 			; <UNDEFINED> instruction: 0x01231f06
 774:	01230000 			; <UNDEFINED> instruction: 0x01230000
 778:	6e020000 	cdpvs	0, 0, cr0, cr2, cr0, {0}
 77c:	Address 0x000000000000077c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <kmalloc_heap_ptr+0x2bfd8c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <kmalloc_heap_ptr+0xec2a10>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a0e0300 	bcc	380c68 <kmalloc_heap_ptr+0x380948>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  6c:	0a000018 	beq	d4 <.debug_abbrev+0xd4>
  70:	0b0b000f 	bleq	2c00b4 <kmalloc_heap_ptr+0x2bfd94>
  74:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  78:	03193f00 	tsteq	r9, #0, 30
  7c:	3b0b3a0e 	blcc	2ce8bc <kmalloc_heap_ptr+0x2ce59c>
  80:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  84:	11134919 	tstne	r3, r9, lsl r9
  88:	40061201 	andmi	r1, r6, r1, lsl #4
  8c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  90:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
  94:	03193f00 	tsteq	r9, #0, 30
  98:	3b0b3a0e 	blcc	2ce8d8 <kmalloc_heap_ptr+0x2ce5b8>
  9c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	00001942 	andeq	r1, r0, r2, asr #18
  ac:	3f012e0d 	svccc	0x00012e0d
  b0:	3a0e0319 	bcc	380d1c <kmalloc_heap_ptr+0x3809fc>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	1119270b 	tstne	r9, fp, lsl #14
  bc:	40061201 	andmi	r1, r6, r1, lsl #4
  c0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	0182890e 	orreq	r8, r2, lr, lsl #18
  cc:	31011101 	tstcc	r1, r1, lsl #2
  d0:	0f000013 	svceq	0x00000013
  d4:	0001828a 	andeq	r8, r1, sl, lsl #5
  d8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  dc:	10000018 	andne	r0, r0, r8, lsl r0
  e0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  e4:	0b3b0b3a 	bleq	ec2dd4 <kmalloc_heap_ptr+0xec2ab4>
  e8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ec:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  f0:	11000017 	tstne	r0, r7, lsl r0
  f4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  f8:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
  fc:	00001802 	andeq	r1, r0, r2, lsl #16
 100:	31011d12 	tstcc	r1, r2, lsl sp
 104:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
 108:	17550b42 	ldrbne	r0, [r5, -r2, asr #22]
 10c:	0b590b58 	bleq	1642e74 <kmalloc_heap_ptr+0x1642b54>
 110:	13010b57 	movwne	r0, #6999	; 0x1b57
 114:	05130000 	ldreq	r0, [r3, #-0]
 118:	02133100 	andseq	r3, r3, #0
 11c:	1742b717 	smlaldne	fp, r2, r7, r7
 120:	0b140000 	bleq	500128 <kmalloc_heap_ptr+0x4ffe08>
 124:	00175500 	andseq	r5, r7, r0, lsl #10
 128:	82891500 	addhi	r1, r9, #0, 10
 12c:	01110001 	tsteq	r1, r1
 130:	00001331 	andeq	r1, r0, r1, lsr r3
 134:	01828916 	orreq	r8, r2, r6, lsl r9
 138:	31011101 	tstcc	r1, r1, lsl #2
 13c:	00130113 	andseq	r0, r3, r3, lsl r1
 140:	01011700 	tsteq	r1, r0, lsl #14
 144:	13011349 	movwne	r1, #4937	; 0x1349
 148:	21180000 	tstcs	r8, r0
 14c:	2f134900 	svccs	0x00134900
 150:	1900000b 	stmdbne	r0, {r0, r1, r3}
 154:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 158:	0b3a0e03 	bleq	e8396c <kmalloc_heap_ptr+0xe8364c>
 15c:	0b390b3b 	bleq	e42e50 <kmalloc_heap_ptr+0xe42b30>
 160:	13491927 	movtne	r1, #39207	; 0x9927
 164:	06120111 			; <UNDEFINED> instruction: 0x06120111
 168:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 16c:	00130119 	andseq	r0, r3, r9, lsl r1
 170:	011d1a00 	tsteq	sp, r0, lsl #20
 174:	01521331 	cmpeq	r2, r1, lsr r3
 178:	110b42b8 			; <UNDEFINED> instruction: 0x110b42b8
 17c:	58061201 	stmdapl	r6, {r0, r9, ip}
 180:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
 184:	0013010b 	andseq	r0, r3, fp, lsl #2
 188:	010b1b00 	tsteq	fp, r0, lsl #22
 18c:	00001755 	andeq	r1, r0, r5, asr r7
 190:	0300341c 	movweq	r3, #1052	; 0x41c
 194:	3b0b3a0e 	blcc	2ce9d4 <kmalloc_heap_ptr+0x2ce6b4>
 198:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 19c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 1a0:	00001742 	andeq	r1, r0, r2, asr #14
 1a4:	03012e1d 	movweq	r2, #7709	; 0x1e1d
 1a8:	3b0b3a0e 	blcc	2ce9e8 <kmalloc_heap_ptr+0x2ce6c8>
 1ac:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 1b0:	20134919 	andscs	r4, r3, r9, lsl r9
 1b4:	0013010b 	andseq	r0, r3, fp, lsl #2
 1b8:	00051e00 	andeq	r1, r5, r0, lsl #28
 1bc:	0b3a0803 	bleq	e821d0 <kmalloc_heap_ptr+0xe81eb0>
 1c0:	0b390b3b 	bleq	e42eb4 <kmalloc_heap_ptr+0xe42b94>
 1c4:	00001349 	andeq	r1, r0, r9, asr #6
 1c8:	3f002e1f 	svccc	0x00002e1f
 1cc:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 1d0:	3a0e030e 	bcc	380e10 <kmalloc_heap_ptr+0x380af0>
 1d4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1d8:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000248 	andeq	r0, r0, r8, asr #4
   c:	00000278 	andeq	r0, r0, r8, ror r2
  10:	78500001 	ldmdavc	r0, {r0}^
  14:	80000002 	andhi	r0, r0, r2
  18:	04000002 	streq	r0, [r0], #-2
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0002809f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
  24:	00028b00 	andeq	r8, r2, r0, lsl #22
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	0000028b 	andeq	r0, r0, fp, lsl #5
  30:	000002c0 	andeq	r0, r0, r0, asr #5
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  44:	02480000 	subeq	r0, r8, #0, 0
  48:	028b0000 	addeq	r0, fp, #0, 0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00028b51 	andeq	r8, r2, r1, asr fp
  54:	0002c000 	andeq	ip, r2, r0
  58:	f3000400 	vshl.u8	d0, d0, d0
  5c:	009f5101 	addseq	r5, pc, r1, lsl #2
  60:	00000000 	andeq	r0, r0, r0
  64:	01000000 	mrseq	r0, (UNDEF: 0)
  68:	00026400 	andeq	r6, r2, r0, lsl #8
  6c:	00026c00 	andeq	r6, r2, r0, lsl #24
  70:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
  74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  78:	00000000 	andeq	r0, r0, r0
  7c:	64000100 	strvs	r0, [r0], #-256	; 0xffffff00
  80:	6c000002 	stcvs	0, cr0, [r0], {2}
  84:	01000002 	tsteq	r0, r2
  88:	00005000 	andeq	r5, r0, r0
	...
  ac:	01100000 	tsteq	r0, r0
  b0:	017b0000 	cmneq	fp, r0
  b4:	00010000 	andeq	r0, r1, r0
  b8:	00017b50 	andeq	r7, r1, r0, asr fp
  bc:	00018400 	andeq	r8, r1, r0, lsl #8
  c0:	f3000400 	vshl.u8	d0, d0, d0
  c4:	849f5001 	ldrhi	r5, [pc], #1	; cc <.debug_loc+0xcc>
  c8:	9c000001 	stcls	0, cr0, [r0], {1}
  cc:	01000001 	tsteq	r0, r1
  d0:	019c5000 	orrseq	r5, ip, r0
  d4:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
  d8:	00040000 	andeq	r0, r4, r0
  dc:	9f5001f3 	svcls	0x005001f3
  e0:	000001a4 	andeq	r0, r0, r4, lsr #3
  e4:	000001a7 	andeq	r0, r0, r7, lsr #3
  e8:	a7500001 	ldrbge	r0, [r0, -r1]
  ec:	c8000001 	stmdagt	r0, {r0}
  f0:	04000001 	streq	r0, [r0], #-1
  f4:	5001f300 	andpl	pc, r1, r0, lsl #6
  f8:	0001c89f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
  fc:	0001cb00 	andeq	ip, r1, r0, lsl #22
 100:	50000100 	andpl	r0, r0, r0, lsl #2
 104:	000001cb 	andeq	r0, r0, fp, asr #3
 108:	000001ec 	andeq	r0, r0, ip, ror #3
 10c:	01f30004 	mvnseq	r0, r4
 110:	01ec9f50 	mvneq	r9, r0, asr pc
 114:	01ef0000 	mvneq	r0, r0
 118:	00010000 	andeq	r0, r1, r0
 11c:	0001ef50 	andeq	lr, r1, r0, asr pc
 120:	0001f400 	andeq	pc, r1, r0, lsl #8
 124:	f3000400 	vshl.u8	d0, d0, d0
 128:	f49f5001 			; <UNDEFINED> instruction: 0xf49f5001
 12c:	f7000001 			; <UNDEFINED> instruction: 0xf7000001
 130:	01000001 	tsteq	r0, r1
 134:	01f75000 	mvnseq	r5, r0
 138:	01fc0000 	mvnseq	r0, r0
 13c:	00040000 	andeq	r0, r4, r0
 140:	9f5001f3 	svcls	0x005001f3
 144:	000001fc 	strdeq	r0, [r0], -ip
 148:	00000214 	andeq	r0, r0, r4, lsl r2
 14c:	14500001 	ldrbne	r0, [r0], #-1
 150:	48000002 	stmdami	r0, {r1}
 154:	04000002 	streq	r0, [r0], #-2
 158:	5001f300 	andpl	pc, r1, r0, lsl #6
 15c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 180:	10000000 	andne	r0, r0, r0
 184:	68000001 	stmdavs	r0, {r0}
 188:	01000001 	tsteq	r0, r1
 18c:	01685100 	cmneq	r8, r0, lsl #2
 190:	017b0000 	cmneq	fp, r0
 194:	00040000 	andeq	r0, r4, r0
 198:	9f1f0072 	svcls	0x001f0072
 19c:	0000017b 	andeq	r0, r0, fp, ror r1
 1a0:	00000184 	andeq	r0, r0, r4, lsl #3
 1a4:	01f30004 	mvnseq	r0, r4
 1a8:	01849f51 	orreq	r9, r4, r1, asr pc
 1ac:	01980000 	orrseq	r0, r8, r0
 1b0:	00010000 	andeq	r0, r1, r0
 1b4:	00019851 	andeq	r9, r1, r1, asr r8
 1b8:	0001a400 	andeq	sl, r1, r0, lsl #8
 1bc:	f3000400 	vshl.u8	d0, d0, d0
 1c0:	a49f5101 	ldrge	r5, [pc], #257	; 1c8 <.debug_loc+0x1c8>
 1c4:	a7000001 	strge	r0, [r0, -r1]
 1c8:	01000001 	tsteq	r0, r1
 1cc:	01a75100 			; <UNDEFINED> instruction: 0x01a75100
 1d0:	01c80000 	biceq	r0, r8, r0
 1d4:	00040000 	andeq	r0, r4, r0
 1d8:	9f5101f3 	svcls	0x005101f3
 1dc:	000001c8 	andeq	r0, r0, r8, asr #3
 1e0:	000001cb 	andeq	r0, r0, fp, asr #3
 1e4:	cb510001 	blgt	14401f0 <kmalloc_heap_ptr+0x143fed0>
 1e8:	ec000001 	stc	0, cr0, [r0], {1}
 1ec:	04000001 	streq	r0, [r0], #-1
 1f0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 1f4:	0001ec9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
 1f8:	0001ef00 	andeq	lr, r1, r0, lsl #30
 1fc:	51000100 	mrspl	r0, (UNDEF: 16)
 200:	000001ef 	andeq	r0, r0, pc, ror #3
 204:	000001f4 	strdeq	r0, [r0], -r4
 208:	01f30004 	mvnseq	r0, r4
 20c:	01f49f51 	mvnseq	r9, r1, asr pc
 210:	01f70000 	mvnseq	r0, r0
 214:	00010000 	andeq	r0, r1, r0
 218:	0001f751 	andeq	pc, r1, r1, asr r7	; <UNPREDICTABLE>
 21c:	0001fc00 	andeq	pc, r1, r0, lsl #24
 220:	f3000400 	vshl.u8	d0, d0, d0
 224:	fc9f5101 	ldc2	1, cr5, [pc], {1}
 228:	10000001 	andne	r0, r0, r1
 22c:	01000002 	tsteq	r0, r2
 230:	02105100 	andseq	r5, r0, #0
 234:	02480000 	subeq	r0, r8, #0, 0
 238:	00040000 	andeq	r0, r4, r0
 23c:	9f5101f3 	svcls	0x005101f3
	...
 248:	01300003 	teqeq	r0, r3
 24c:	01340000 	teqeq	r4, r0
 250:	00010000 	andeq	r0, r1, r0
 254:	00000051 	andeq	r0, r0, r1, asr r0
 258:	00000000 	andeq	r0, r0, r0
 25c:	4c000000 	stcmi	0, cr0, [r0], {-0}
 260:	50000001 	andpl	r0, r0, r1
 264:	01000001 	tsteq	r0, r1
 268:	00005100 	andeq	r5, r0, r0, lsl #2
	...
 274:	0000014c 	andeq	r0, r0, ip, asr #2
 278:	00000150 	andeq	r0, r0, r0, asr r1
 27c:	00530001 	subseq	r0, r3, r1
 280:	00000000 	andeq	r0, r0, r0
 284:	01000000 	mrseq	r0, (UNDEF: 0)
 288:	00000000 	andeq	r0, r0, r0
 28c:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 290:	68000001 	stmdavs	r0, {r0}
 294:	01000001 	tsteq	r0, r1
 298:	01685100 	cmneq	r8, r0, lsl #2
 29c:	01700000 	cmneq	r0, r0
 2a0:	00040000 	andeq	r0, r4, r0
 2a4:	9f1f0072 	svcls	0x001f0072
 2a8:	000001fc 	strdeq	r0, [r0], -ip
 2ac:	00000210 	andeq	r0, r0, r0, lsl r2
 2b0:	10510001 	subsne	r0, r1, r1
 2b4:	48000002 	stmdami	r0, {r1}
 2b8:	04000002 	streq	r0, [r0], #-2
 2bc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 2c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 2c4:	00000000 	andeq	r0, r0, r0
 2c8:	00000100 	andeq	r0, r0, r0, lsl #2
 2cc:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 2d0:	70000001 	andvc	r0, r0, r1
 2d4:	01000001 	tsteq	r0, r1
 2d8:	01fc5300 	mvnseq	r5, r0, lsl #6
 2dc:	02000000 	andeq	r0, r0, #0, 0
 2e0:	00010000 	andeq	r0, r1, r0
 2e4:	00020053 	andeq	r0, r2, r3, asr r0
 2e8:	00021700 	andeq	r1, r2, r0, lsl #14
 2ec:	03000500 	movweq	r0, #1280	; 0x500
 2f0:	00000004 	andeq	r0, r0, r4
	...
 2fc:	01580004 	cmpeq	r8, r4
 300:	015c0000 	cmpeq	ip, r0
 304:	00010000 	andeq	r0, r1, r0
 308:	00000051 	andeq	r0, r0, r1, asr r0
	...
 320:	24000000 	strcs	r0, [r0], #-0
 324:	01000000 	mrseq	r0, (UNDEF: 0)
 328:	00245000 	eoreq	r5, r4, r0
 32c:	00300000 	eorseq	r0, r0, r0
 330:	00030000 	andeq	r0, r3, r0
 334:	309f7d70 	addscc	r7, pc, r0, ror sp	; <UNPREDICTABLE>
 338:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 33c:	04000000 	streq	r0, [r0], #-0
 340:	5001f300 	andpl	pc, r1, r0, lsl #6
 344:	0000589f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
 348:	00007000 	andeq	r7, r0, r0
 34c:	50000100 	andpl	r0, r0, r0, lsl #2
 350:	00000070 	andeq	r0, r0, r0, ror r0
 354:	00000078 	andeq	r0, r0, r8, ror r0
 358:	01f30004 	mvnseq	r0, r4
 35c:	00789f50 	rsbseq	r9, r8, r0, asr pc
 360:	007b0000 	rsbseq	r0, fp, r0
 364:	00010000 	andeq	r0, r1, r0
 368:	00007b50 	andeq	r7, r0, r0, asr fp
 36c:	00011000 	andeq	r1, r1, r0
 370:	f3000400 	vshl.u8	d0, d0, d0
 374:	009f5001 	addseq	r5, pc, r1
	...
 384:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 388:	3c000000 	stccc	0, cr0, [r0], {-0}
 38c:	01000000 	mrseq	r0, (UNDEF: 0)
 390:	003c5300 	eorseq	r5, ip, r0, lsl #6
 394:	00580000 	subseq	r0, r8, r0
 398:	00090000 	andeq	r0, r9, r0
 39c:	235001f3 	cmpcs	r0, #-1073741764	; 0xc000003c
 3a0:	1afc0903 	bne	fff027b4 <kmalloc_heap_ptr+0xfff02494>
 3a4:	00009c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
 3a8:	00009f00 	andeq	r9, r0, r0, lsl #30
 3ac:	53000100 	movwpl	r0, #256	; 0x100
 3b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 3b4:	00000110 	andeq	r0, r0, r0, lsl r1
 3b8:	01f30009 	mvnseq	r0, r9
 3bc:	09032350 	stmdbeq	r3, {r4, r6, r8, r9, sp}
 3c0:	009f1afc 			; <UNDEFINED> instruction: 0x009f1afc
 3c4:	00000000 	andeq	r0, r0, r0
 3c8:	02000000 	andeq	r0, r0, #0, 0
 3cc:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 3d0:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 3d4:	01000000 	mrseq	r0, (UNDEF: 0)
 3d8:	00c05000 	sbceq	r5, r0, r0
 3dc:	00c30000 	sbceq	r0, r3, r0
 3e0:	00010000 	andeq	r0, r1, r0
 3e4:	00000050 	andeq	r0, r0, r0, asr r0
 3e8:	00000000 	andeq	r0, r0, r0
 3ec:	20000200 	andcs	r0, r0, r0, lsl #4
 3f0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 3f4:	02000000 	andeq	r0, r0, #0, 0
 3f8:	009f3400 	addseq	r3, pc, r0, lsl #8
 3fc:	00000000 	andeq	r0, r0, r0
 400:	02000000 	andeq	r0, r0, #0, 0
 404:	20000000 	andcs	r0, r0, r0
 408:	24000000 	strcs	r0, [r0], #-0
 40c:	01000000 	mrseq	r0, (UNDEF: 0)
 410:	00245000 	eoreq	r5, r4, r0
 414:	00280000 	eoreq	r0, r8, r0
 418:	00030000 	andeq	r0, r3, r0
 41c:	009f7d70 	addseq	r7, pc, r0, ror sp	; <UNPREDICTABLE>
	...
 428:	00003002 	andeq	r3, r0, r2
 42c:	00003000 	andeq	r3, r0, r0
 430:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
 434:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 438:	00000000 	andeq	r0, r0, r0
 43c:	30020000 	andcc	r0, r2, r0
 440:	30000000 	andcc	r0, r0, r0
 444:	01000000 	mrseq	r0, (UNDEF: 0)
 448:	00005000 	andeq	r5, r0, r0
 44c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000330 	andeq	r0, r0, r0, lsr r3
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000020 	andeq	r0, r0, r0, lsr #32
   4:	00000020 	andeq	r0, r0, r0, lsr #32
   8:	00000020 	andeq	r0, r0, r0, lsr #32
   c:	00000028 	andeq	r0, r0, r8, lsr #32
	...
  18:	00000158 	andeq	r0, r0, r8, asr r1
  1c:	00000170 	andeq	r0, r0, r0, ror r1
  20:	000001fc 	strdeq	r0, [r0], -ip
  24:	00000248 	andeq	r0, r0, r8, asr #4
	...
  30:	00000264 	andeq	r0, r0, r4, ror #4
  34:	00000264 	andeq	r0, r0, r4, ror #4
  38:	00000264 	andeq	r0, r0, r4, ror #4
  3c:	0000026c 	andeq	r0, r0, ip, ror #4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000034a 	andeq	r0, r0, sl, asr #6
   4:	007c0003 	rsbseq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	73552f00 	cmpvc	r5, #0, 30
  24:	2f737265 	svccs	0x00737265
  28:	616e6e61 	cmnvs	lr, r1, ror #28
  2c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  30:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  34:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  38:	6f6f6863 	svcvs	0x006f6863
  3c:	6f432f6c 	svcvs	0x00432f6c
  40:	67656c6c 	strbvs	r6, [r5, -ip, ror #24]!
  44:	754a2f65 	strbvc	r2, [sl, #-3941]	; 0xfffff09b
  48:	726f696e 	rsbvc	r6, pc, #1802240	; 0x1b8000
  4c:	3232532f 	eorscc	r5, r2, #-1140850688	; 0xbc000000
  50:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
  54:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
  58:	63796d2f 	cmnvs	r9, #3008	; 0xbc0
  5c:	2f65646f 	svccs	0x0065646f
  60:	7062696c 	rsbvc	r6, r2, ip, ror #18
  64:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  68:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  6c:	6b000065 	blvs	208 <.debug_line+0x208>
  70:	6c6c616d 	stfvse	f6, [ip], #-436	; 0xfffffe4c
  74:	632e636f 			; <UNDEFINED> instruction: 0x632e636f
  78:	00000100 	andeq	r0, r0, r0, lsl #2
  7c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  80:	00020068 	andeq	r0, r2, r8, rrx
  84:	20050000 	andcs	r0, r5, r0
  88:	00020500 	andeq	r0, r2, r0, lsl #10
  8c:	03000000 	movweq	r0, #0
  90:	01060134 	tsteq	r6, r4, lsr r1
  94:	4b060505 	blmi	1814b0 <kmalloc_heap_ptr+0x181190>
  98:	002e0601 	eoreq	r0, lr, r1, lsl #12
  9c:	06020402 	streq	r0, [r2], -r2, lsl #8
  a0:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
  a4:	02000102 	andeq	r0, r0, #-2147483648	; 0x80000000
  a8:	00130204 	andseq	r0, r3, r4, lsl #4
  ac:	01020402 	tsteq	r2, r2, lsl #8
  b0:	18051382 	stmdane	r5, {r1, r7, r8, r9, ip}
  b4:	05016b03 	streq	r6, [r1, #-2819]	; 0xfffff4fd
  b8:	06011305 	streq	r1, [r1], -r5, lsl #6
  bc:	150f0601 	strne	r0, [pc, #-1537]	; fffffac3 <kmalloc_heap_ptr+0xfffff7a3>
  c0:	0e051301 	cdpeq	3, 0, cr1, cr5, cr1, {0}
  c4:	16050106 	strne	r0, [r5], -r6, lsl #2
  c8:	05052e2e 	streq	r2, [r5, #-3630]	; 0xfffff1d2
  cc:	01140306 	tsteq	r4, r6, lsl #6
  d0:	03180501 	tsteq	r8, #4194304	; 0x400000
  d4:	05054a61 	streq	r4, [r5, #-2657]	; 0xfffff59f
  d8:	03010613 	movweq	r0, #5651	; 0x1613
  dc:	0200011e 	andeq	r0, r0, #-2147483641	; 0x80000007
  e0:	4a060204 	bmi	1808f8 <kmalloc_heap_ptr+0x1805d8>
  e4:	02040200 	andeq	r0, r4, #0, 4
  e8:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
  ec:	0e051302 	cdpeq	3, 0, cr1, cr5, cr2, {0}
  f0:	02040200 	andeq	r0, r4, #0, 4
  f4:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
  f8:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
  fc:	04020005 	streq	r0, [r2], #-5
 100:	004b0602 	subeq	r0, fp, r2, lsl #12
 104:	01020402 	tsteq	r2, r2, lsl #8
 108:	69060105 	stmdbvs	r6, {r0, r2, r8}
 10c:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 110:	03060104 	movweq	r0, #24836	; 0x6104
 114:	02004a77 	andeq	r4, r0, #487424	; 0x77000
 118:	00010104 	andeq	r0, r1, r4, lsl #2
 11c:	06010402 	streq	r0, [r1], -r2, lsl #8
 120:	040200ba 	streq	r0, [r2], #-186	; 0xffffff46
 124:	002e0601 	eoreq	r0, lr, r1, lsl #12
 128:	2f010402 	svccs	0x00010402
 12c:	01040200 	mrseq	r0, R12_usr
 130:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 134:	0200d601 	andeq	sp, r0, #1048576	; 0x100000
 138:	00300104 	eorseq	r0, r0, r4, lsl #2
 13c:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 140:	01040200 	mrseq	r0, R12_usr
 144:	040200d6 	streq	r0, [r2], #-214	; 0xffffff2a
 148:	02003101 	andeq	r3, r0, #1073741824	; 0x40000000
 14c:	002e0104 	eoreq	r0, lr, r4, lsl #2
 150:	d6010402 	strle	r0, [r1], -r2, lsl #8
 154:	09033c05 	stmdbeq	r3, {r0, r2, sl, fp, ip, sp}
 158:	01067408 	tsteq	r6, r8, lsl #8
 15c:	4b060505 	blmi	181578 <kmalloc_heap_ptr+0x181258>
 160:	002e0601 	eoreq	r0, lr, r1, lsl #12
 164:	06020402 	streq	r0, [r2], -r2, lsl #8
 168:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 16c:	02000102 	andeq	r0, r0, #-2147483648	; 0x80000000
 170:	00130204 	andseq	r0, r3, r4, lsl #4
 174:	01020402 	tsteq	r2, r2, lsl #8
 178:	05011382 	streq	r1, [r1, #-898]	; 0xfffffc7e
 17c:	01580318 	cmpeq	r8, r8, lsl r3
 180:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 184:	2e010611 	mcrcs	6, 0, r0, cr1, cr1, {0}
 188:	27030505 	strcs	r0, [r3, -r5, lsl #10]
 18c:	04020001 	streq	r0, [r2], #-1
 190:	004a0602 	subeq	r0, sl, r2, lsl #12
 194:	13020402 	movwne	r0, #9218	; 0x2402
 198:	02000705 	andeq	r0, r0, #1310720	; 0x140000
 19c:	01060204 	tsteq	r6, r4, lsl #4
 1a0:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 1a4:	01060805 	tsteq	r6, r5, lsl #16
 1a8:	03061805 	movweq	r1, #26629	; 0x6805
 1ac:	05054a4f 	streq	r4, [r5, #-2639]	; 0xfffff5b1
 1b0:	06190513 			; <UNDEFINED> instruction: 0x06190513
 1b4:	07052e01 	streq	r2, [r5, -r1, lsl #28]
 1b8:	05013003 	streq	r3, [r1, #-3]
 1bc:	054d0605 	strbeq	r0, [sp, #-1541]	; 0xfffff9fb
 1c0:	01550318 	cmpeq	r5, r8, lsl r3
 1c4:	01130505 	tsteq	r3, r5, lsl #10
 1c8:	050e1805 	streq	r1, [lr, #-2053]	; 0xfffff7fb
 1cc:	11051305 	tstne	r5, r5, lsl #6
 1d0:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 1d4:	4a061505 	bmi	1855f0 <kmalloc_heap_ptr+0x1852d0>
 1d8:	0e051301 	cdpeq	3, 0, cr1, cr5, cr1, {0}
 1dc:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 1e0:	052e2e16 	streq	r2, [lr, #-3606]!	; 0xfffff1ea
 1e4:	0129030e 			; <UNDEFINED> instruction: 0x0129030e
 1e8:	4b060505 	blmi	181604 <kmalloc_heap_ptr+0x1812e4>
 1ec:	01060c05 	tsteq	r6, r5, lsl #24
 1f0:	052f0105 	streq	r0, [pc, #-261]!	; f3 <.debug_line+0xf3>
 1f4:	04020005 	streq	r0, [r2], #-5
 1f8:	76030601 	strvc	r0, [r3], -r1, lsl #12
 1fc:	0402004a 	streq	r0, [r2], #-74	; 0xffffffb6
 200:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 204:	9e060104 	adflss	f0, f6, f4
 208:	01040200 	mrseq	r0, R12_usr
 20c:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 210:	002e0601 	eoreq	r0, lr, r1, lsl #12
 214:	2f010402 	svccs	0x00010402
 218:	01040200 	mrseq	r0, R12_usr
 21c:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 220:	0200d601 	andeq	sp, r0, #1048576	; 0x100000
 224:	002f0104 	eoreq	r0, pc, r4, lsl #2
 228:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 22c:	01040200 	mrseq	r0, R12_usr
 230:	300905d6 	ldrdcc	r0, [r9], -r6
 234:	01061005 	tsteq	r6, r5
 238:	0609052e 	streq	r0, [r9], -lr, lsr #10
 23c:	06100530 			; <UNDEFINED> instruction: 0x06100530
 240:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 244:	2e580306 	cdpcs	3, 5, cr0, cr8, cr6, {0}
 248:	822e0601 	eorhi	r0, lr, #1048576	; 0x100000
 24c:	052e062e 	streq	r0, [lr, #-1582]!	; 0xfffff9d2
 250:	08320342 	ldmdaeq	r2!, {r1, r6, r8, r9}
 254:	13050574 	movwne	r0, #21876	; 0x5574
 258:	04020001 	streq	r0, [r2], #-1
 25c:	02008202 	andeq	r8, r0, #536870912	; 0x20000000
 260:	05130204 	ldreq	r0, [r3, #-516]	; 0xfffffdfc
 264:	0402000c 	streq	r0, [r2], #-12
 268:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 26c:	04020005 	streq	r0, [r2], #-5
 270:	05670602 	strbeq	r0, [r7, #-1538]!	; 0xfffff9fe
 274:	04020018 	streq	r0, [r2], #-24	; 0xffffffe8
 278:	014a0302 	cmpeq	sl, r2, lsl #6
 27c:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 280:	00130204 	andseq	r0, r3, r4, lsl #4
 284:	01020402 	tsteq	r2, r2, lsl #8
 288:	02040200 	andeq	r0, r4, #0, 4
 28c:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 290:	0f060204 	svceq	0x00060204
 294:	02040200 	andeq	r0, r4, #0, 4
 298:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
 29c:	02000102 	andeq	r0, r0, #-2147483648	; 0x80000000
 2a0:	05130204 	ldreq	r0, [r3, #-516]	; 0xfffffdfc
 2a4:	0402000e 	streq	r0, [r2], #-14
 2a8:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 2ac:	04020016 	streq	r0, [r2], #-22	; 0xffffffea
 2b0:	02002e02 	andeq	r2, r0, #2, 28
 2b4:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
 2b8:	04020010 	streq	r0, [r2], #-16
 2bc:	01340302 	teqeq	r4, r2, lsl #6
 2c0:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 2c4:	2f060204 	svccs	0x00060204
 2c8:	02000e05 	andeq	r0, r0, #80	; 0x50
 2cc:	01060204 	tsteq	r6, r4, lsl #4
 2d0:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 2d4:	2f060204 	svccs	0x00060204
 2d8:	02001605 	andeq	r1, r0, #5242880	; 0x500000
 2dc:	01060204 	tsteq	r6, r4, lsl #4
 2e0:	02000e05 	andeq	r0, r0, #80	; 0x50
 2e4:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
 2e8:	04020042 	streq	r0, [r2], #-66	; 0xffffffbe
 2ec:	05054501 	streq	r4, [r5, #-1281]	; 0xfffffaff
 2f0:	01040200 	mrseq	r0, R12_usr
 2f4:	02004b06 	andeq	r4, r0, #6144	; 0x1800
 2f8:	002e0104 	eoreq	r0, lr, r4, lsl #2
 2fc:	d6010402 	strle	r0, [r1], -r2, lsl #8
 300:	12031905 	andne	r1, r3, #81920	; 0x14000
 304:	130505ba 	movwne	r0, #21946	; 0x55ba
 308:	01060805 	tsteq	r6, r5, lsl #16
 30c:	054a0705 	strbeq	r0, [sl, #-1797]	; 0xfffff8fb
 310:	05054919 	streq	r4, [r5, #-2329]	; 0xfffff6e7
 314:	01053506 	tsteq	r5, r6, lsl #10
 318:	16056706 	strne	r6, [r5], -r6, lsl #14
 31c:	05056d06 	streq	r6, [r5, #-3334]	; 0xfffff2fa
 320:	060e0513 			; <UNDEFINED> instruction: 0x060e0513
 324:	67010501 	strvs	r0, [r1, -r1, lsl #10]
 328:	4c062005 	stcmi	0, cr2, [r6], {5}
 32c:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 330:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
 334:	0584061e 	streq	r0, [r4, #1566]	; 0x61e
 338:	01051305 	tsteq	r5, r5, lsl #6
 33c:	1e051306 	cdpne	3, 0, cr1, cr5, cr6, {0}
 340:	05058906 	streq	r8, [r5, #-2310]	; 0xfffff6fa
 344:	06010513 			; <UNDEFINED> instruction: 0x06010513
 348:	00080213 	andeq	r0, r8, r3, lsl r2
 34c:	Address 0x000000000000034c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	70616568 	rsbvc	r6, r1, r8, ror #10
   4:	6174735f 	cmnvs	r4, pc, asr r3
   8:	69007472 	stmdbvs	r0, {r1, r4, r5, r6, sl, ip, sp, lr}
   c:	6c615f73 	stclvs	15, cr5, [r1], #-460	; 0xfffffe34
  10:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  14:	6d6b0064 	stclvs	0, cr0, [fp, #-400]!	; 0xfffffe70
  18:	6f6c6c61 	svcvs	0x006c6c61
  1c:	6e695f63 	cdpvs	15, 6, cr5, cr9, cr3, {3}
  20:	735f7469 	cmpvc	pc, #1761607680	; 0x69000000
  24:	735f7465 	cmpvc	pc, #1694498816	; 0x65000000
  28:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  2c:	616d6b00 	cmnvs	sp, r0, lsl #22
  30:	636f6c6c 	cmnvs	pc, #108, 24	; 0x6c00
  34:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
  38:	2f2e0074 	svccs	0x002e0074
  3c:	2f637273 	svccs	0x00637273
  40:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  44:	2e636f6c 	cdpcs	15, 6, cr6, cr3, cr12, {3}
  48:	666b0063 	strbtvs	r0, [fp], -r3, rrx
  4c:	5f656572 	svcpl	0x00656572
  50:	006c6c61 	rsbeq	r6, ip, r1, ror #24
  54:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  58:	5f636f6c 	svcpl	0x00636f6c
  5c:	70616568 	rsbvc	r6, r1, r8, ror #10
  60:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  64:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
  68:	006b746e 	rsbeq	r7, fp, lr, ror #8
  6c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  70:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  74:	61686320 	cmnvs	r8, r0, lsr #6
  78:	73690072 	cmnvc	r9, #114, 0	; 0x72
  7c:	776f705f 			; <UNDEFINED> instruction: 0x776f705f
  80:	616d0032 	cmnvs	sp, r2, lsr r0
  84:	626e5f78 	rsbvs	r5, lr, #120, 30	; 0x1e0
  88:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
  8c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  90:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  94:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  98:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  9c:	7300746e 	movwvc	r7, #1134	; 0x46e
  a0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  a4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  a8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  ac:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  b0:	6c610074 	stclvs	0, cr0, [r1], #-464	; 0xfffffe30
  b4:	6d6e6769 	stclvs	7, cr6, [lr, #-420]!	; 0xfffffe5c
  b8:	00746e65 	rsbseq	r6, r4, r5, ror #28
  bc:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
  c0:	00636f6c 	rsbeq	r6, r3, ip, ror #30
  c4:	5f697072 	svcpl	0x00697072
  c8:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  cc:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
  d0:	72006374 	andvc	r6, r0, #116, 6	; 0xd0000001
  d4:	646e756f 	strbtvs	r7, [lr], #-1391	; 0xfffffa91
  d8:	64007075 	strvs	r7, [r0], #-117	; 0xffffff8b
  dc:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44
  e0:	5f5f0065 	svcpl	0x005f0065
  e4:	434e5546 	movtmi	r5, #58694	; 0xe546
  e8:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  ec:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  f0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  f4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  f8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  fc:	70616568 	rsbvc	r6, r1, r8, ror #10
 100:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
 104:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 108:	6f6c2067 	svcvs	0x006c2067
 10c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 110:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 114:	2064656e 	rsbcs	r6, r4, lr, ror #10
 118:	00746e69 	rsbseq	r6, r4, r9, ror #28
 11c:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
 120:	6300705f 	movwvs	r7, #95	; 0x5f
 124:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
 128:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
 12c:	00746f6f 	rsbseq	r6, r4, pc, ror #30
 130:	6c616d6b 	stclvs	13, cr6, [r1], #-428	; 0xfffffe54
 134:	5f636f6c 	svcpl	0x00636f6c
 138:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
 13c:	0064656e 	rsbeq	r6, r4, lr, ror #10
 140:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 144:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 148:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 14c:	70720074 	rsbsvc	r0, r2, r4, ror r0
 150:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
 154:	61686374 	smcvs	34356	; 0x8634
 158:	552f0072 	strpl	r0, [pc, #-114]!	; ee <.debug_str+0xee>
 15c:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
 160:	6e6e612f 	powvsep	f6, f6, #10.0
 164:	6f442f61 	svcvs	0x00442f61
 168:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
 16c:	2f73746e 	svccs	0x0073746e
 170:	6f686353 	svcvs	0x00686353
 174:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
 178:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
 17c:	4a2f6567 	bmi	bd9720 <kmalloc_heap_ptr+0xbd9400>
 180:	6f696e75 	svcvs	0x00696e75
 184:	32532f72 	subscc	r2, r3, #456	; 0x1c8
 188:	53432f32 	movtpl	r2, #16178	; 0x3f32
 18c:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
 190:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
 194:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
 198:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 19c:	63006970 	movwvs	r6, #2416	; 0x970
 1a0:	00726168 	rsbseq	r6, r2, r8, ror #2
 1a4:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 1a8:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 1ac:	65680074 	strbvs	r0, [r8, #-116]!	; 0xffffff8c
 1b0:	705f7061 	subsvc	r7, pc, r1, rrx
 1b4:	6b007274 	blvs	1cb8c <kmalloc_heap_ptr+0x1c86c>
 1b8:	6c6c616d 	stfvse	f6, [ip], #-436	; 0xfffffe4c
 1bc:	685f636f 	ldmdavs	pc, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
 1c0:	5f706165 	svcpl	0x00706165
 1c4:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 1c8:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
 1cc:	72006b74 	andvc	r6, r0, #116, 22	; 0x1d000
 1d0:	646e756f 	strbtvs	r7, [lr], #-1391	; 0xfffffa91
 1d4:	6e5f6465 	cdpvs	4, 5, cr6, cr15, cr5, {3}
 1d8:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
 1dc:	6f6c0073 	svcvs	0x006c0073
 1e0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 1e4:	6b00746e 	blvs	1d3a4 <kmalloc_heap_ptr+0x1d084>
 1e8:	6c6c616d 	stfvse	f6, [ip], #-436	; 0xfffffe4c
 1ec:	685f636f 	ldmdavs	pc, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
 1f0:	5f706165 	svcpl	0x00706165
 1f4:	00727470 	rsbseq	r7, r2, r0, ror r4
 1f8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 1fc:	63206465 			; <UNDEFINED> instruction: 0x63206465
 200:	00726168 	rsbseq	r6, r2, r8, ror #2
 204:	65685f5f 	strbvs	r5, [r8, #-3935]!	; 0xfffff0a1
 208:	735f7061 	cmpvc	pc, #97, 0	; 0x61
 20c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 210:	47005f5f 	smlsdmi	r0, pc, pc, r5	; <UNPREDICTABLE>
 214:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 218:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 21c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 220:	31303220 	teqcc	r0, r0, lsr #4
 224:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 228:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 22c:	61656c65 	cmnvs	r5, r5, ror #24
 230:	20296573 	eorcs	r6, r9, r3, ror r5
 234:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 238:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 23c:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 240:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 244:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 248:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 24c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 250:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 254:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 258:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 25c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 260:	36373131 			; <UNDEFINED> instruction: 0x36373131
 264:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 268:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 26c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 270:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 274:	36373131 			; <UNDEFINED> instruction: 0x36373131
 278:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 27c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 280:	616f6c66 	cmnvs	pc, r6, ror #24
 284:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 288:	6f733d69 	svcvs	0x00733d69
 28c:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 290:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 294:	616d2d20 	cmnvs	sp, r0, lsr #26
 298:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 29c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 2a0:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 2a4:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 2a8:	4f2d2062 	svcmi	0x002d2062
 2ac:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 2b0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 2b4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 2b8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 2bc:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 2c0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 2c4:	00676e69 	rsbeq	r6, r7, r9, ror #28
 2c8:	6f6d656d 	svcvs	0x006d656d
 2cc:	625f7972 	subsvs	r7, pc, #1867776	; 0x1c8000
 2d0:	6b636f6c 	blvs	18dc088 <kmalloc_heap_ptr+0x18dbd68>
 2d4:	79626e00 	stmdbvc	r2!, {r9, sl, fp, sp, lr}^
 2d8:	00736574 	rsbseq	r6, r3, r4, ror r5
 2dc:	6464615f 	strbtvs	r6, [r4], #-351	; 0xfffffea1
 2e0:	Address 0x00000000000002e0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <kmalloc_heap_ptr+0x80a2d0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  1c:	00000110 	andeq	r0, r0, r0, lsl r1
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4
  28:	040e0a66 	streq	r0, [lr], #-2662	; 0xfffff59a
  2c:	00000b42 	andeq	r0, r0, r2, asr #22
  30:	0000001c 	andeq	r0, r0, ip, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	00000110 	andeq	r0, r0, r0, lsl r1
  3c:	00000138 	andeq	r0, r0, r8, lsr r1
  40:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  44:	100e4201 	andne	r4, lr, r1, lsl #4
  48:	040e0a74 	streq	r0, [lr], #-2676	; 0xfffff58c
  4c:	00000b42 	andeq	r0, r0, r2, asr #22
  50:	00000014 	andeq	r0, r0, r4, lsl r0
  54:	00000000 	andeq	r0, r0, r0
  58:	00000248 	andeq	r0, r0, r8, asr #4
  5c:	00000078 	andeq	r0, r0, r8, ror r0
  60:	8e040e5e 	mcrhi	14, 0, r0, cr4, cr14, {2}
  64:	100e4201 	andne	r4, lr, r1, lsl #4
  68:	00000014 	andeq	r0, r0, r4, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	000002c0 	andeq	r0, r0, r0, asr #5
  74:	0000002c 	andeq	r0, r0, ip, lsr #32
  78:	84080e4a 	strhi	r0, [r8], #-3658	; 0xfffff1b6
  7c:	00018e02 	andeq	r8, r1, r2, lsl #28
  80:	0000000c 	andeq	r0, r0, ip
  84:	00000000 	andeq	r0, r0, r0
  88:	000002ec 	andeq	r0, r0, ip, ror #5
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	0000000c 	andeq	r0, r0, ip
  94:	00000000 	andeq	r0, r0, r0
  98:	00000300 	andeq	r0, r0, r0, lsl #6
  9c:	00000010 	andeq	r0, r0, r0, lsl r0
  a0:	0000000c 	andeq	r0, r0, ip
  a4:	00000000 	andeq	r0, r0, r0
  a8:	00000310 	andeq	r0, r0, r0, lsl r3
  ac:	00000010 	andeq	r0, r0, r0, lsl r0
  b0:	0000000c 	andeq	r0, r0, ip
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000320 	andeq	r0, r0, r0, lsr #6
  bc:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <kmalloc_heap_ptr+0x12cd50c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <kmalloc_heap_ptr+0x46110>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


mbox.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_get_serialnum>:
   0:	e92d4010 	push	{r4, lr}
   4:	e24dd008 	sub	sp, sp, #8, 0
   8:	e59f3164 	ldr	r3, [pc, #356]	; 174 <rpi_get_serialnum+0x174>
   c:	e5933000 	ldr	r3, [r3]
  10:	e3530000 	cmp	r3, #0, 0
  14:	0a000032 	beq	e4 <rpi_get_serialnum+0xe4>
  18:	e59f4154 	ldr	r4, [pc, #340]	; 174 <rpi_get_serialnum+0x174>
  1c:	e3a02020 	mov	r2, #32, 0
  20:	e3a01000 	mov	r1, #0, 0
  24:	e5940000 	ldr	r0, [r4]
  28:	ebfffffe 	bl	0 <memset>
  2c:	e5944000 	ldr	r4, [r4]
  30:	e3a03020 	mov	r3, #32, 0
  34:	e5843000 	str	r3, [r4]
  38:	e3a03000 	mov	r3, #0, 0
  3c:	e5843004 	str	r3, [r4, #4]
  40:	e59f2130 	ldr	r2, [pc, #304]	; 178 <rpi_get_serialnum+0x178>
  44:	e5842008 	str	r2, [r4, #8]
  48:	e3a02008 	mov	r2, #8, 0
  4c:	e584200c 	str	r2, [r4, #12]
  50:	e5843010 	str	r3, [r4, #16]
  54:	e5843014 	str	r3, [r4, #20]
  58:	e5843018 	str	r3, [r4, #24]
  5c:	e584301c 	str	r3, [r4, #28]
  60:	e314000f 	tst	r4, #15, 0
  64:	1a000024 	bne	fc <rpi_get_serialnum+0xfc>
  68:	ebfffffe 	bl	0 <dev_barrier>
  6c:	e59f0108 	ldr	r0, [pc, #264]	; 17c <rpi_get_serialnum+0x17c>
  70:	ebfffffe 	bl	0 <GET32>
  74:	e3500102 	cmp	r0, #-2147483648	; 0x80000000
  78:	0afffffb 	beq	6c <rpi_get_serialnum+0x6c>
  7c:	e3841121 	orr	r1, r4, #1073741832	; 0x40000008
  80:	e59f00f8 	ldr	r0, [pc, #248]	; 180 <rpi_get_serialnum+0x180>
  84:	ebfffffe 	bl	0 <PUT32>
  88:	ebfffffe 	bl	0 <dev_barrier>
  8c:	ebfffffe 	bl	0 <dev_barrier>
  90:	e59f00e4 	ldr	r0, [pc, #228]	; 17c <rpi_get_serialnum+0x17c>
  94:	ebfffffe 	bl	0 <GET32>
  98:	e3500101 	cmp	r0, #1073741824	; 0x40000000
  9c:	0afffffb 	beq	90 <rpi_get_serialnum+0x90>
  a0:	e59f00dc 	ldr	r0, [pc, #220]	; 184 <rpi_get_serialnum+0x184>
  a4:	ebfffffe 	bl	0 <GET32>
  a8:	e200000f 	and	r0, r0, #15, 0
  ac:	e3500008 	cmp	r0, #8, 0
  b0:	1a000019 	bne	11c <rpi_get_serialnum+0x11c>
  b4:	e5943004 	ldr	r3, [r4, #4]
  b8:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
  bc:	1a00001c 	bne	134 <rpi_get_serialnum+0x134>
  c0:	e59f30ac 	ldr	r3, [pc, #172]	; 174 <rpi_get_serialnum+0x174>
  c4:	e5933000 	ldr	r3, [r3]
  c8:	e5932004 	ldr	r2, [r3, #4]
  cc:	e3520102 	cmp	r2, #-2147483648	; 0x80000000
  d0:	1a00001f 	bne	154 <rpi_get_serialnum+0x154>
  d4:	e5931014 	ldr	r1, [r3, #20]
  d8:	e5930018 	ldr	r0, [r3, #24]
  dc:	e28dd008 	add	sp, sp, #8, 0
  e0:	e8bd8010 	pop	{r4, pc}
  e4:	e3a01010 	mov	r1, #16, 0
  e8:	e3a00020 	mov	r0, #32, 0
  ec:	ebfffffe 	bl	0 <kmalloc_aligned>
  f0:	e59f307c 	ldr	r3, [pc, #124]	; 174 <rpi_get_serialnum+0x174>
  f4:	e5830000 	str	r0, [r3]
  f8:	eaffffc6 	b	18 <rpi_get_serialnum+0x18>
  fc:	e59f3084 	ldr	r3, [pc, #132]	; 188 <rpi_get_serialnum+0x188>
 100:	e58d3000 	str	r3, [sp]
 104:	e3a0303e 	mov	r3, #62, 0	; 0x3e
 108:	e59f207c 	ldr	r2, [pc, #124]	; 18c <rpi_get_serialnum+0x18c>
 10c:	e59f107c 	ldr	r1, [pc, #124]	; 190 <rpi_get_serialnum+0x190>
 110:	e59f007c 	ldr	r0, [pc, #124]	; 194 <rpi_get_serialnum+0x194>
 114:	ebfffffe 	bl	0 <printk>
 118:	ebfffffe 	bl	0 <clean_reboot>
 11c:	e3a0305d 	mov	r3, #93, 0	; 0x5d
 120:	e59f2070 	ldr	r2, [pc, #112]	; 198 <rpi_get_serialnum+0x198>
 124:	e59f1064 	ldr	r1, [pc, #100]	; 190 <rpi_get_serialnum+0x190>
 128:	e59f006c 	ldr	r0, [pc, #108]	; 19c <rpi_get_serialnum+0x19c>
 12c:	ebfffffe 	bl	0 <printk>
 130:	ebfffffe 	bl	0 <clean_reboot>
 134:	e5943004 	ldr	r3, [r4, #4]
 138:	e58d3000 	str	r3, [sp]
 13c:	e3a0306a 	mov	r3, #106, 0	; 0x6a
 140:	e59f2058 	ldr	r2, [pc, #88]	; 1a0 <rpi_get_serialnum+0x1a0>
 144:	e59f1044 	ldr	r1, [pc, #68]	; 190 <rpi_get_serialnum+0x190>
 148:	e59f0054 	ldr	r0, [pc, #84]	; 1a4 <rpi_get_serialnum+0x1a4>
 14c:	ebfffffe 	bl	0 <printk>
 150:	ebfffffe 	bl	0 <clean_reboot>
 154:	e5933004 	ldr	r3, [r3, #4]
 158:	e58d3000 	str	r3, [sp]
 15c:	e3a03021 	mov	r3, #33, 0	; 0x21
 160:	e59f2040 	ldr	r2, [pc, #64]	; 1a8 <rpi_get_serialnum+0x1a8>
 164:	e59f1040 	ldr	r1, [pc, #64]	; 1ac <rpi_get_serialnum+0x1ac>
 168:	e59f0034 	ldr	r0, [pc, #52]	; 1a4 <rpi_get_serialnum+0x1a4>
 16c:	ebfffffe 	bl	0 <printk>
 170:	ebfffffe 	bl	0 <clean_reboot>
 174:	00000000 	andeq	r0, r0, r0
 178:	00010004 	andeq	r0, r1, r4
 17c:	2000b898 	mulcs	r0, r8, r8
 180:	2000b8a0 	andcs	fp, r0, r0, lsr #17
 184:	2000b880 	andcs	fp, r0, r0, lsl #17
 188:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 194:	00000010 	andeq	r0, r0, r0, lsl r0
 198:	0000000c 	andeq	r0, r0, ip
 19c:	0000003c 	andeq	r0, r0, ip, lsr r0
 1a0:	00000018 	andeq	r0, r0, r8, lsl r0
 1a4:	00000084 	andeq	r0, r0, r4, lsl #1
 1a8:	00000024 	andeq	r0, r0, r4, lsr #32
 1ac:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>

000001b0 <rpi_get_memsize>:
 1b0:	e92d4010 	push	{r4, lr}
 1b4:	e24dd008 	sub	sp, sp, #8, 0
 1b8:	e59f3174 	ldr	r3, [pc, #372]	; 334 <rpi_get_memsize+0x184>
 1bc:	e5933004 	ldr	r3, [r3, #4]
 1c0:	e3530000 	cmp	r3, #0, 0
 1c4:	0a000031 	beq	290 <rpi_get_memsize+0xe0>
 1c8:	e59f4164 	ldr	r4, [pc, #356]	; 334 <rpi_get_memsize+0x184>
 1cc:	e3a02020 	mov	r2, #32, 0
 1d0:	e3a01000 	mov	r1, #0, 0
 1d4:	e5940004 	ldr	r0, [r4, #4]
 1d8:	ebfffffe 	bl	0 <memset>
 1dc:	e5944004 	ldr	r4, [r4, #4]
 1e0:	e3a03020 	mov	r3, #32, 0
 1e4:	e5843000 	str	r3, [r4]
 1e8:	e3a03000 	mov	r3, #0, 0
 1ec:	e5843004 	str	r3, [r4, #4]
 1f0:	e59f2140 	ldr	r2, [pc, #320]	; 338 <rpi_get_memsize+0x188>
 1f4:	e5842008 	str	r2, [r4, #8]
 1f8:	e3a02008 	mov	r2, #8, 0
 1fc:	e584200c 	str	r2, [r4, #12]
 200:	e5843010 	str	r3, [r4, #16]
 204:	e5843014 	str	r3, [r4, #20]
 208:	e5843018 	str	r3, [r4, #24]
 20c:	e584301c 	str	r3, [r4, #28]
 210:	e314000f 	tst	r4, #15, 0
 214:	1a000023 	bne	2a8 <rpi_get_memsize+0xf8>
 218:	ebfffffe 	bl	0 <dev_barrier>
 21c:	e59f0118 	ldr	r0, [pc, #280]	; 33c <rpi_get_memsize+0x18c>
 220:	ebfffffe 	bl	0 <GET32>
 224:	e3500102 	cmp	r0, #-2147483648	; 0x80000000
 228:	0afffffb 	beq	21c <rpi_get_memsize+0x6c>
 22c:	e3841121 	orr	r1, r4, #1073741832	; 0x40000008
 230:	e59f0108 	ldr	r0, [pc, #264]	; 340 <rpi_get_memsize+0x190>
 234:	ebfffffe 	bl	0 <PUT32>
 238:	ebfffffe 	bl	0 <dev_barrier>
 23c:	ebfffffe 	bl	0 <dev_barrier>
 240:	e59f00f4 	ldr	r0, [pc, #244]	; 33c <rpi_get_memsize+0x18c>
 244:	ebfffffe 	bl	0 <GET32>
 248:	e3500101 	cmp	r0, #1073741824	; 0x40000000
 24c:	0afffffb 	beq	240 <rpi_get_memsize+0x90>
 250:	e59f00ec 	ldr	r0, [pc, #236]	; 344 <rpi_get_memsize+0x194>
 254:	ebfffffe 	bl	0 <GET32>
 258:	e200000f 	and	r0, r0, #15, 0
 25c:	e3500008 	cmp	r0, #8, 0
 260:	1a000018 	bne	2c8 <rpi_get_memsize+0x118>
 264:	e5943004 	ldr	r3, [r4, #4]
 268:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
 26c:	1a00001b 	bne	2e0 <rpi_get_memsize+0x130>
 270:	e59f30bc 	ldr	r3, [pc, #188]	; 334 <rpi_get_memsize+0x184>
 274:	e5933004 	ldr	r3, [r3, #4]
 278:	e5932014 	ldr	r2, [r3, #20]
 27c:	e3520000 	cmp	r2, #0, 0
 280:	1a00001e 	bne	300 <rpi_get_memsize+0x150>
 284:	e5930018 	ldr	r0, [r3, #24]
 288:	e28dd008 	add	sp, sp, #8, 0
 28c:	e8bd8010 	pop	{r4, pc}
 290:	e3a01010 	mov	r1, #16, 0
 294:	e3a00020 	mov	r0, #32, 0
 298:	ebfffffe 	bl	0 <kmalloc_aligned>
 29c:	e59f3090 	ldr	r3, [pc, #144]	; 334 <rpi_get_memsize+0x184>
 2a0:	e5830004 	str	r0, [r3, #4]
 2a4:	eaffffc7 	b	1c8 <rpi_get_memsize+0x18>
 2a8:	e59f3098 	ldr	r3, [pc, #152]	; 348 <rpi_get_memsize+0x198>
 2ac:	e58d3000 	str	r3, [sp]
 2b0:	e3a0303e 	mov	r3, #62, 0	; 0x3e
 2b4:	e59f2090 	ldr	r2, [pc, #144]	; 34c <rpi_get_memsize+0x19c>
 2b8:	e59f1090 	ldr	r1, [pc, #144]	; 350 <rpi_get_memsize+0x1a0>
 2bc:	e59f0090 	ldr	r0, [pc, #144]	; 354 <rpi_get_memsize+0x1a4>
 2c0:	ebfffffe 	bl	0 <printk>
 2c4:	ebfffffe 	bl	0 <clean_reboot>
 2c8:	e3a0305d 	mov	r3, #93, 0	; 0x5d
 2cc:	e59f2084 	ldr	r2, [pc, #132]	; 358 <rpi_get_memsize+0x1a8>
 2d0:	e59f1078 	ldr	r1, [pc, #120]	; 350 <rpi_get_memsize+0x1a0>
 2d4:	e59f0080 	ldr	r0, [pc, #128]	; 35c <rpi_get_memsize+0x1ac>
 2d8:	ebfffffe 	bl	0 <printk>
 2dc:	ebfffffe 	bl	0 <clean_reboot>
 2e0:	e5943004 	ldr	r3, [r4, #4]
 2e4:	e58d3000 	str	r3, [sp]
 2e8:	e3a0306a 	mov	r3, #106, 0	; 0x6a
 2ec:	e59f206c 	ldr	r2, [pc, #108]	; 360 <rpi_get_memsize+0x1b0>
 2f0:	e59f1058 	ldr	r1, [pc, #88]	; 350 <rpi_get_memsize+0x1a0>
 2f4:	e59f0068 	ldr	r0, [pc, #104]	; 364 <rpi_get_memsize+0x1b4>
 2f8:	ebfffffe 	bl	0 <printk>
 2fc:	ebfffffe 	bl	0 <clean_reboot>
 300:	ebfffffe 	bl	0 <rpi_reset_putc>
 304:	e59f3028 	ldr	r3, [pc, #40]	; 334 <rpi_get_memsize+0x184>
 308:	e5933004 	ldr	r3, [r3, #4]
 30c:	e5933014 	ldr	r3, [r3, #20]
 310:	e58d3004 	str	r3, [sp, #4]
 314:	e59f304c 	ldr	r3, [pc, #76]	; 368 <rpi_get_memsize+0x1b8>
 318:	e58d3000 	str	r3, [sp]
 31c:	e3a03037 	mov	r3, #55, 0	; 0x37
 320:	e59f2044 	ldr	r2, [pc, #68]	; 36c <rpi_get_memsize+0x1bc>
 324:	e59f1044 	ldr	r1, [pc, #68]	; 370 <rpi_get_memsize+0x1c0>
 328:	e59f0044 	ldr	r0, [pc, #68]	; 374 <rpi_get_memsize+0x1c4>
 32c:	ebfffffe 	bl	0 <printk>
 330:	ebfffffe 	bl	0 <clean_reboot>
 334:	00000000 	andeq	r0, r0, r0
 338:	00010005 	andeq	r0, r1, r5
 33c:	2000b898 	mulcs	r0, r8, r8
 340:	2000b8a0 	andcs	fp, r0, r0, lsr #17
 344:	2000b880 	andcs	fp, r0, r0, lsl #17
 348:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 354:	00000010 	andeq	r0, r0, r0, lsl r0
 358:	0000000c 	andeq	r0, r0, ip
 35c:	0000003c 	andeq	r0, r0, ip, lsr r0
 360:	00000018 	andeq	r0, r0, r8, lsl r0
 364:	00000084 	andeq	r0, r0, r4, lsl #1
 368:	000000fc 	strdeq	r0, [r0], -ip
 36c:	00000038 	andeq	r0, r0, r8, lsr r0
 370:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 374:	000000c0 	andeq	r0, r0, r0, asr #1

00000378 <rpi_clock_maxhz_get>:
 378:	e92d4030 	push	{r4, r5, lr}
 37c:	e24dd00c 	sub	sp, sp, #12, 0
 380:	e1a05000 	mov	r5, r0
 384:	e59f3138 	ldr	r3, [pc, #312]	; 4c4 <rpi_clock_maxhz_get+0x14c>
 388:	e5933008 	ldr	r3, [r3, #8]
 38c:	e3530000 	cmp	r3, #0, 0
 390:	0a00002f 	beq	454 <rpi_clock_maxhz_get+0xdc>
 394:	e59f4128 	ldr	r4, [pc, #296]	; 4c4 <rpi_clock_maxhz_get+0x14c>
 398:	e3a02020 	mov	r2, #32, 0
 39c:	e3a01000 	mov	r1, #0, 0
 3a0:	e5940008 	ldr	r0, [r4, #8]
 3a4:	ebfffffe 	bl	0 <memset>
 3a8:	e5944008 	ldr	r4, [r4, #8]
 3ac:	e3a03020 	mov	r3, #32, 0
 3b0:	e5843000 	str	r3, [r4]
 3b4:	e3a03000 	mov	r3, #0, 0
 3b8:	e5843004 	str	r3, [r4, #4]
 3bc:	e59f2104 	ldr	r2, [pc, #260]	; 4c8 <rpi_clock_maxhz_get+0x150>
 3c0:	e5842008 	str	r2, [r4, #8]
 3c4:	e3a02008 	mov	r2, #8, 0
 3c8:	e584200c 	str	r2, [r4, #12]
 3cc:	e3a02004 	mov	r2, #4, 0
 3d0:	e5842010 	str	r2, [r4, #16]
 3d4:	e5845014 	str	r5, [r4, #20]
 3d8:	e5843018 	str	r3, [r4, #24]
 3dc:	e584301c 	str	r3, [r4, #28]
 3e0:	e314000f 	tst	r4, #15, 0
 3e4:	1a000020 	bne	46c <rpi_clock_maxhz_get+0xf4>
 3e8:	ebfffffe 	bl	0 <dev_barrier>
 3ec:	e59f00d8 	ldr	r0, [pc, #216]	; 4cc <rpi_clock_maxhz_get+0x154>
 3f0:	ebfffffe 	bl	0 <GET32>
 3f4:	e3500102 	cmp	r0, #-2147483648	; 0x80000000
 3f8:	0afffffb 	beq	3ec <rpi_clock_maxhz_get+0x74>
 3fc:	e3841121 	orr	r1, r4, #1073741832	; 0x40000008
 400:	e59f00c8 	ldr	r0, [pc, #200]	; 4d0 <rpi_clock_maxhz_get+0x158>
 404:	ebfffffe 	bl	0 <PUT32>
 408:	ebfffffe 	bl	0 <dev_barrier>
 40c:	ebfffffe 	bl	0 <dev_barrier>
 410:	e59f00b4 	ldr	r0, [pc, #180]	; 4cc <rpi_clock_maxhz_get+0x154>
 414:	ebfffffe 	bl	0 <GET32>
 418:	e3500101 	cmp	r0, #1073741824	; 0x40000000
 41c:	0afffffb 	beq	410 <rpi_clock_maxhz_get+0x98>
 420:	e59f00ac 	ldr	r0, [pc, #172]	; 4d4 <rpi_clock_maxhz_get+0x15c>
 424:	ebfffffe 	bl	0 <GET32>
 428:	e200000f 	and	r0, r0, #15, 0
 42c:	e3500008 	cmp	r0, #8, 0
 430:	1a000015 	bne	48c <rpi_clock_maxhz_get+0x114>
 434:	e5943004 	ldr	r3, [r4, #4]
 438:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
 43c:	1a000018 	bne	4a4 <rpi_clock_maxhz_get+0x12c>
 440:	e59f307c 	ldr	r3, [pc, #124]	; 4c4 <rpi_clock_maxhz_get+0x14c>
 444:	e5933008 	ldr	r3, [r3, #8]
 448:	e5930018 	ldr	r0, [r3, #24]
 44c:	e28dd00c 	add	sp, sp, #12, 0
 450:	e8bd8030 	pop	{r4, r5, pc}
 454:	e3a01010 	mov	r1, #16, 0
 458:	e3a00020 	mov	r0, #32, 0
 45c:	ebfffffe 	bl	0 <kmalloc_aligned>
 460:	e59f305c 	ldr	r3, [pc, #92]	; 4c4 <rpi_clock_maxhz_get+0x14c>
 464:	e5830008 	str	r0, [r3, #8]
 468:	eaffffc9 	b	394 <rpi_clock_maxhz_get+0x1c>
 46c:	e59f3064 	ldr	r3, [pc, #100]	; 4d8 <rpi_clock_maxhz_get+0x160>
 470:	e58d3000 	str	r3, [sp]
 474:	e3a0303e 	mov	r3, #62, 0	; 0x3e
 478:	e59f205c 	ldr	r2, [pc, #92]	; 4dc <rpi_clock_maxhz_get+0x164>
 47c:	e59f105c 	ldr	r1, [pc, #92]	; 4e0 <rpi_clock_maxhz_get+0x168>
 480:	e59f005c 	ldr	r0, [pc, #92]	; 4e4 <rpi_clock_maxhz_get+0x16c>
 484:	ebfffffe 	bl	0 <printk>
 488:	ebfffffe 	bl	0 <clean_reboot>
 48c:	e3a0305d 	mov	r3, #93, 0	; 0x5d
 490:	e59f2050 	ldr	r2, [pc, #80]	; 4e8 <rpi_clock_maxhz_get+0x170>
 494:	e59f1044 	ldr	r1, [pc, #68]	; 4e0 <rpi_clock_maxhz_get+0x168>
 498:	e59f004c 	ldr	r0, [pc, #76]	; 4ec <rpi_clock_maxhz_get+0x174>
 49c:	ebfffffe 	bl	0 <printk>
 4a0:	ebfffffe 	bl	0 <clean_reboot>
 4a4:	e5943004 	ldr	r3, [r4, #4]
 4a8:	e58d3000 	str	r3, [sp]
 4ac:	e3a0306a 	mov	r3, #106, 0	; 0x6a
 4b0:	e59f2038 	ldr	r2, [pc, #56]	; 4f0 <rpi_clock_maxhz_get+0x178>
 4b4:	e59f1024 	ldr	r1, [pc, #36]	; 4e0 <rpi_clock_maxhz_get+0x168>
 4b8:	e59f0034 	ldr	r0, [pc, #52]	; 4f4 <rpi_clock_maxhz_get+0x17c>
 4bc:	ebfffffe 	bl	0 <printk>
 4c0:	ebfffffe 	bl	0 <clean_reboot>
 4c4:	00000000 	andeq	r0, r0, r0
 4c8:	00030004 	andeq	r0, r3, r4
 4cc:	2000b898 	mulcs	r0, r8, r8
 4d0:	2000b8a0 	andcs	fp, r0, r0, lsr #17
 4d4:	2000b880 	andcs	fp, r0, r0, lsl #17
 4d8:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 4e4:	00000010 	andeq	r0, r0, r0, lsl r0
 4e8:	0000000c 	andeq	r0, r0, ip
 4ec:	0000003c 	andeq	r0, r0, ip, lsr r0
 4f0:	00000018 	andeq	r0, r0, r8, lsl r0
 4f4:	00000084 	andeq	r0, r0, r4, lsl #1

000004f8 <rpi_clock_hz_set>:
 4f8:	e92d4070 	push	{r4, r5, r6, lr}
 4fc:	e24dd008 	sub	sp, sp, #8, 0
 500:	e1a06000 	mov	r6, r0
 504:	e1a05001 	mov	r5, r1
 508:	e59f3140 	ldr	r3, [pc, #320]	; 650 <rpi_clock_hz_set+0x158>
 50c:	e593300c 	ldr	r3, [r3, #12]
 510:	e3530000 	cmp	r3, #0, 0
 514:	0a000031 	beq	5e0 <rpi_clock_hz_set+0xe8>
 518:	e59f4130 	ldr	r4, [pc, #304]	; 650 <rpi_clock_hz_set+0x158>
 51c:	e3a02024 	mov	r2, #36, 0	; 0x24
 520:	e3a01000 	mov	r1, #0, 0
 524:	e594000c 	ldr	r0, [r4, #12]
 528:	ebfffffe 	bl	0 <memset>
 52c:	e594400c 	ldr	r4, [r4, #12]
 530:	e3a03024 	mov	r3, #36, 0	; 0x24
 534:	e5843000 	str	r3, [r4]
 538:	e3a03000 	mov	r3, #0, 0
 53c:	e5843004 	str	r3, [r4, #4]
 540:	e59f210c 	ldr	r2, [pc, #268]	; 654 <rpi_clock_hz_set+0x15c>
 544:	e5842008 	str	r2, [r4, #8]
 548:	e3a02008 	mov	r2, #8, 0
 54c:	e584200c 	str	r2, [r4, #12]
 550:	e3a0200c 	mov	r2, #12, 0
 554:	e5842010 	str	r2, [r4, #16]
 558:	e5846014 	str	r6, [r4, #20]
 55c:	e5845018 	str	r5, [r4, #24]
 560:	e3a02001 	mov	r2, #1, 0
 564:	e584201c 	str	r2, [r4, #28]
 568:	e5843020 	str	r3, [r4, #32]
 56c:	e314000f 	tst	r4, #15, 0
 570:	1a000020 	bne	5f8 <rpi_clock_hz_set+0x100>
 574:	ebfffffe 	bl	0 <dev_barrier>
 578:	e59f00d8 	ldr	r0, [pc, #216]	; 658 <rpi_clock_hz_set+0x160>
 57c:	ebfffffe 	bl	0 <GET32>
 580:	e3500102 	cmp	r0, #-2147483648	; 0x80000000
 584:	0afffffb 	beq	578 <rpi_clock_hz_set+0x80>
 588:	e3841121 	orr	r1, r4, #1073741832	; 0x40000008
 58c:	e59f00c8 	ldr	r0, [pc, #200]	; 65c <rpi_clock_hz_set+0x164>
 590:	ebfffffe 	bl	0 <PUT32>
 594:	ebfffffe 	bl	0 <dev_barrier>
 598:	ebfffffe 	bl	0 <dev_barrier>
 59c:	e59f00b4 	ldr	r0, [pc, #180]	; 658 <rpi_clock_hz_set+0x160>
 5a0:	ebfffffe 	bl	0 <GET32>
 5a4:	e3500101 	cmp	r0, #1073741824	; 0x40000000
 5a8:	0afffffb 	beq	59c <rpi_clock_hz_set+0xa4>
 5ac:	e59f00ac 	ldr	r0, [pc, #172]	; 660 <rpi_clock_hz_set+0x168>
 5b0:	ebfffffe 	bl	0 <GET32>
 5b4:	e200000f 	and	r0, r0, #15, 0
 5b8:	e3500008 	cmp	r0, #8, 0
 5bc:	1a000015 	bne	618 <rpi_clock_hz_set+0x120>
 5c0:	e5943004 	ldr	r3, [r4, #4]
 5c4:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
 5c8:	1a000018 	bne	630 <rpi_clock_hz_set+0x138>
 5cc:	e59f307c 	ldr	r3, [pc, #124]	; 650 <rpi_clock_hz_set+0x158>
 5d0:	e593300c 	ldr	r3, [r3, #12]
 5d4:	e5930018 	ldr	r0, [r3, #24]
 5d8:	e28dd008 	add	sp, sp, #8, 0
 5dc:	e8bd8070 	pop	{r4, r5, r6, pc}
 5e0:	e3a01010 	mov	r1, #16, 0
 5e4:	e3a00024 	mov	r0, #36, 0	; 0x24
 5e8:	ebfffffe 	bl	0 <kmalloc_aligned>
 5ec:	e59f305c 	ldr	r3, [pc, #92]	; 650 <rpi_clock_hz_set+0x158>
 5f0:	e583000c 	str	r0, [r3, #12]
 5f4:	eaffffc7 	b	518 <rpi_clock_hz_set+0x20>
 5f8:	e59f3064 	ldr	r3, [pc, #100]	; 664 <rpi_clock_hz_set+0x16c>
 5fc:	e58d3000 	str	r3, [sp]
 600:	e3a0303e 	mov	r3, #62, 0	; 0x3e
 604:	e59f205c 	ldr	r2, [pc, #92]	; 668 <rpi_clock_hz_set+0x170>
 608:	e59f105c 	ldr	r1, [pc, #92]	; 66c <rpi_clock_hz_set+0x174>
 60c:	e59f005c 	ldr	r0, [pc, #92]	; 670 <rpi_clock_hz_set+0x178>
 610:	ebfffffe 	bl	0 <printk>
 614:	ebfffffe 	bl	0 <clean_reboot>
 618:	e3a0305d 	mov	r3, #93, 0	; 0x5d
 61c:	e59f2050 	ldr	r2, [pc, #80]	; 674 <rpi_clock_hz_set+0x17c>
 620:	e59f1044 	ldr	r1, [pc, #68]	; 66c <rpi_clock_hz_set+0x174>
 624:	e59f004c 	ldr	r0, [pc, #76]	; 678 <rpi_clock_hz_set+0x180>
 628:	ebfffffe 	bl	0 <printk>
 62c:	ebfffffe 	bl	0 <clean_reboot>
 630:	e5943004 	ldr	r3, [r4, #4]
 634:	e58d3000 	str	r3, [sp]
 638:	e3a0306a 	mov	r3, #106, 0	; 0x6a
 63c:	e59f2038 	ldr	r2, [pc, #56]	; 67c <rpi_clock_hz_set+0x184>
 640:	e59f1024 	ldr	r1, [pc, #36]	; 66c <rpi_clock_hz_set+0x174>
 644:	e59f0034 	ldr	r0, [pc, #52]	; 680 <rpi_clock_hz_set+0x188>
 648:	ebfffffe 	bl	0 <printk>
 64c:	ebfffffe 	bl	0 <clean_reboot>
 650:	00000000 	andeq	r0, r0, r0
 654:	00038002 	andeq	r8, r3, r2
 658:	2000b898 	mulcs	r0, r8, r8
 65c:	2000b8a0 	andcs	fp, r0, r0, lsr #17
 660:	2000b880 	andcs	fp, r0, r0, lsl #17
 664:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 670:	00000010 	andeq	r0, r0, r0, lsl r0
 674:	0000000c 	andeq	r0, r0, ip
 678:	0000003c 	andeq	r0, r0, ip, lsr r0
 67c:	00000018 	andeq	r0, r0, r8, lsl r0
 680:	00000084 	andeq	r0, r0, r4, lsl #1

00000684 <rpi_clock_curhz_get>:
 684:	e92d4010 	push	{r4, lr}
 688:	e59f304c 	ldr	r3, [pc, #76]	; 6dc <rpi_clock_curhz_get+0x58>
 68c:	e5933010 	ldr	r3, [r3, #16]
 690:	e3530000 	cmp	r3, #0, 0
 694:	0a00000a 	beq	6c4 <rpi_clock_curhz_get+0x40>
 698:	e3a02020 	mov	r2, #32, 0
 69c:	e3a01000 	mov	r1, #0, 0
 6a0:	e59f3034 	ldr	r3, [pc, #52]	; 6dc <rpi_clock_curhz_get+0x58>
 6a4:	e5930010 	ldr	r0, [r3, #16]
 6a8:	ebfffffe 	bl	0 <memset>
 6ac:	e3a03088 	mov	r3, #136, 0	; 0x88
 6b0:	e59f2028 	ldr	r2, [pc, #40]	; 6e0 <rpi_clock_curhz_get+0x5c>
 6b4:	e59f1028 	ldr	r1, [pc, #40]	; 6e4 <rpi_clock_curhz_get+0x60>
 6b8:	e59f0028 	ldr	r0, [pc, #40]	; 6e8 <rpi_clock_curhz_get+0x64>
 6bc:	ebfffffe 	bl	0 <printk>
 6c0:	ebfffffe 	bl	0 <clean_reboot>
 6c4:	e3a01010 	mov	r1, #16, 0
 6c8:	e3a00020 	mov	r0, #32, 0
 6cc:	ebfffffe 	bl	0 <kmalloc_aligned>
 6d0:	e59f3004 	ldr	r3, [pc, #4]	; 6dc <rpi_clock_curhz_get+0x58>
 6d4:	e5830010 	str	r0, [r3, #16]
 6d8:	eaffffee 	b	698 <rpi_clock_curhz_get+0x14>
 6dc:	00000000 	andeq	r0, r0, r0
 6e0:	00000048 	andeq	r0, r0, r8, asr #32
 6e4:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 6e8:	00000108 	andeq	r0, r0, r8, lsl #2

000006ec <rpi_get_model>:
 6ec:	e92d4010 	push	{r4, lr}
 6f0:	e24dd008 	sub	sp, sp, #8, 0
 6f4:	e59f3130 	ldr	r3, [pc, #304]	; 82c <rpi_get_model+0x140>
 6f8:	e5933014 	ldr	r3, [r3, #20]
 6fc:	e3530000 	cmp	r3, #0, 0
 700:	0a00002d 	beq	7bc <rpi_get_model+0xd0>
 704:	e59f4120 	ldr	r4, [pc, #288]	; 82c <rpi_get_model+0x140>
 708:	e3a0201c 	mov	r2, #28, 0
 70c:	e3a01000 	mov	r1, #0, 0
 710:	e5940014 	ldr	r0, [r4, #20]
 714:	ebfffffe 	bl	0 <memset>
 718:	e5944014 	ldr	r4, [r4, #20]
 71c:	e3a0301c 	mov	r3, #28, 0
 720:	e5843000 	str	r3, [r4]
 724:	e3a03000 	mov	r3, #0, 0
 728:	e5843004 	str	r3, [r4, #4]
 72c:	e59f20fc 	ldr	r2, [pc, #252]	; 830 <rpi_get_model+0x144>
 730:	e5842008 	str	r2, [r4, #8]
 734:	e3a02004 	mov	r2, #4, 0
 738:	e584200c 	str	r2, [r4, #12]
 73c:	e5843010 	str	r3, [r4, #16]
 740:	e5843014 	str	r3, [r4, #20]
 744:	e5843018 	str	r3, [r4, #24]
 748:	e314000f 	tst	r4, #15, 0
 74c:	1a000020 	bne	7d4 <rpi_get_model+0xe8>
 750:	ebfffffe 	bl	0 <dev_barrier>
 754:	e59f00d8 	ldr	r0, [pc, #216]	; 834 <rpi_get_model+0x148>
 758:	ebfffffe 	bl	0 <GET32>
 75c:	e3500102 	cmp	r0, #-2147483648	; 0x80000000
 760:	0afffffb 	beq	754 <rpi_get_model+0x68>
 764:	e3841121 	orr	r1, r4, #1073741832	; 0x40000008
 768:	e59f00c8 	ldr	r0, [pc, #200]	; 838 <rpi_get_model+0x14c>
 76c:	ebfffffe 	bl	0 <PUT32>
 770:	ebfffffe 	bl	0 <dev_barrier>
 774:	ebfffffe 	bl	0 <dev_barrier>
 778:	e59f00b4 	ldr	r0, [pc, #180]	; 834 <rpi_get_model+0x148>
 77c:	ebfffffe 	bl	0 <GET32>
 780:	e3500101 	cmp	r0, #1073741824	; 0x40000000
 784:	0afffffb 	beq	778 <rpi_get_model+0x8c>
 788:	e59f00ac 	ldr	r0, [pc, #172]	; 83c <rpi_get_model+0x150>
 78c:	ebfffffe 	bl	0 <GET32>
 790:	e200000f 	and	r0, r0, #15, 0
 794:	e3500008 	cmp	r0, #8, 0
 798:	1a000015 	bne	7f4 <rpi_get_model+0x108>
 79c:	e5943004 	ldr	r3, [r4, #4]
 7a0:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
 7a4:	1a000018 	bne	80c <rpi_get_model+0x120>
 7a8:	e59f307c 	ldr	r3, [pc, #124]	; 82c <rpi_get_model+0x140>
 7ac:	e5933014 	ldr	r3, [r3, #20]
 7b0:	e5930014 	ldr	r0, [r3, #20]
 7b4:	e28dd008 	add	sp, sp, #8, 0
 7b8:	e8bd8010 	pop	{r4, pc}
 7bc:	e3a01010 	mov	r1, #16, 0
 7c0:	e3a0001c 	mov	r0, #28, 0
 7c4:	ebfffffe 	bl	0 <kmalloc_aligned>
 7c8:	e59f305c 	ldr	r3, [pc, #92]	; 82c <rpi_get_model+0x140>
 7cc:	e5830014 	str	r0, [r3, #20]
 7d0:	eaffffcb 	b	704 <rpi_get_model+0x18>
 7d4:	e59f3064 	ldr	r3, [pc, #100]	; 840 <rpi_get_model+0x154>
 7d8:	e58d3000 	str	r3, [sp]
 7dc:	e3a0303e 	mov	r3, #62, 0	; 0x3e
 7e0:	e59f205c 	ldr	r2, [pc, #92]	; 844 <rpi_get_model+0x158>
 7e4:	e59f105c 	ldr	r1, [pc, #92]	; 848 <rpi_get_model+0x15c>
 7e8:	e59f005c 	ldr	r0, [pc, #92]	; 84c <rpi_get_model+0x160>
 7ec:	ebfffffe 	bl	0 <printk>
 7f0:	ebfffffe 	bl	0 <clean_reboot>
 7f4:	e3a0305d 	mov	r3, #93, 0	; 0x5d
 7f8:	e59f2050 	ldr	r2, [pc, #80]	; 850 <rpi_get_model+0x164>
 7fc:	e59f1044 	ldr	r1, [pc, #68]	; 848 <rpi_get_model+0x15c>
 800:	e59f004c 	ldr	r0, [pc, #76]	; 854 <rpi_get_model+0x168>
 804:	ebfffffe 	bl	0 <printk>
 808:	ebfffffe 	bl	0 <clean_reboot>
 80c:	e5943004 	ldr	r3, [r4, #4]
 810:	e58d3000 	str	r3, [sp]
 814:	e3a0306a 	mov	r3, #106, 0	; 0x6a
 818:	e59f2038 	ldr	r2, [pc, #56]	; 858 <rpi_get_model+0x16c>
 81c:	e59f1024 	ldr	r1, [pc, #36]	; 848 <rpi_get_model+0x15c>
 820:	e59f0034 	ldr	r0, [pc, #52]	; 85c <rpi_get_model+0x170>
 824:	ebfffffe 	bl	0 <printk>
 828:	ebfffffe 	bl	0 <clean_reboot>
 82c:	00000000 	andeq	r0, r0, r0
 830:	00010001 	andeq	r0, r1, r1
 834:	2000b898 	mulcs	r0, r8, r8
 838:	2000b8a0 	andcs	fp, r0, r0, lsr #17
 83c:	2000b880 	andcs	fp, r0, r0, lsl #17
 840:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 84c:	00000010 	andeq	r0, r0, r0, lsl r0
 850:	0000000c 	andeq	r0, r0, ip
 854:	0000003c 	andeq	r0, r0, ip, lsr r0
 858:	00000018 	andeq	r0, r0, r8, lsl r0
 85c:	00000084 	andeq	r0, r0, r4, lsl #1

00000860 <rpi_get_revision>:
 860:	e92d4010 	push	{r4, lr}
 864:	e24dd008 	sub	sp, sp, #8, 0
 868:	e59f3130 	ldr	r3, [pc, #304]	; 9a0 <rpi_get_revision+0x140>
 86c:	e5933018 	ldr	r3, [r3, #24]
 870:	e3530000 	cmp	r3, #0, 0
 874:	0a00002d 	beq	930 <rpi_get_revision+0xd0>
 878:	e59f4120 	ldr	r4, [pc, #288]	; 9a0 <rpi_get_revision+0x140>
 87c:	e3a0201c 	mov	r2, #28, 0
 880:	e3a01000 	mov	r1, #0, 0
 884:	e5940018 	ldr	r0, [r4, #24]
 888:	ebfffffe 	bl	0 <memset>
 88c:	e5944018 	ldr	r4, [r4, #24]
 890:	e3a0301c 	mov	r3, #28, 0
 894:	e5843000 	str	r3, [r4]
 898:	e3a03000 	mov	r3, #0, 0
 89c:	e5843004 	str	r3, [r4, #4]
 8a0:	e59f20fc 	ldr	r2, [pc, #252]	; 9a4 <rpi_get_revision+0x144>
 8a4:	e5842008 	str	r2, [r4, #8]
 8a8:	e3a02004 	mov	r2, #4, 0
 8ac:	e584200c 	str	r2, [r4, #12]
 8b0:	e5843010 	str	r3, [r4, #16]
 8b4:	e5843014 	str	r3, [r4, #20]
 8b8:	e5843018 	str	r3, [r4, #24]
 8bc:	e314000f 	tst	r4, #15, 0
 8c0:	1a000020 	bne	948 <rpi_get_revision+0xe8>
 8c4:	ebfffffe 	bl	0 <dev_barrier>
 8c8:	e59f00d8 	ldr	r0, [pc, #216]	; 9a8 <rpi_get_revision+0x148>
 8cc:	ebfffffe 	bl	0 <GET32>
 8d0:	e3500102 	cmp	r0, #-2147483648	; 0x80000000
 8d4:	0afffffb 	beq	8c8 <rpi_get_revision+0x68>
 8d8:	e3841121 	orr	r1, r4, #1073741832	; 0x40000008
 8dc:	e59f00c8 	ldr	r0, [pc, #200]	; 9ac <rpi_get_revision+0x14c>
 8e0:	ebfffffe 	bl	0 <PUT32>
 8e4:	ebfffffe 	bl	0 <dev_barrier>
 8e8:	ebfffffe 	bl	0 <dev_barrier>
 8ec:	e59f00b4 	ldr	r0, [pc, #180]	; 9a8 <rpi_get_revision+0x148>
 8f0:	ebfffffe 	bl	0 <GET32>
 8f4:	e3500101 	cmp	r0, #1073741824	; 0x40000000
 8f8:	0afffffb 	beq	8ec <rpi_get_revision+0x8c>
 8fc:	e59f00ac 	ldr	r0, [pc, #172]	; 9b0 <rpi_get_revision+0x150>
 900:	ebfffffe 	bl	0 <GET32>
 904:	e200000f 	and	r0, r0, #15, 0
 908:	e3500008 	cmp	r0, #8, 0
 90c:	1a000015 	bne	968 <rpi_get_revision+0x108>
 910:	e5943004 	ldr	r3, [r4, #4]
 914:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
 918:	1a000018 	bne	980 <rpi_get_revision+0x120>
 91c:	e59f307c 	ldr	r3, [pc, #124]	; 9a0 <rpi_get_revision+0x140>
 920:	e5933018 	ldr	r3, [r3, #24]
 924:	e5930014 	ldr	r0, [r3, #20]
 928:	e28dd008 	add	sp, sp, #8, 0
 92c:	e8bd8010 	pop	{r4, pc}
 930:	e3a01010 	mov	r1, #16, 0
 934:	e3a0001c 	mov	r0, #28, 0
 938:	ebfffffe 	bl	0 <kmalloc_aligned>
 93c:	e59f305c 	ldr	r3, [pc, #92]	; 9a0 <rpi_get_revision+0x140>
 940:	e5830018 	str	r0, [r3, #24]
 944:	eaffffcb 	b	878 <rpi_get_revision+0x18>
 948:	e59f3064 	ldr	r3, [pc, #100]	; 9b4 <rpi_get_revision+0x154>
 94c:	e58d3000 	str	r3, [sp]
 950:	e3a0303e 	mov	r3, #62, 0	; 0x3e
 954:	e59f205c 	ldr	r2, [pc, #92]	; 9b8 <rpi_get_revision+0x158>
 958:	e59f105c 	ldr	r1, [pc, #92]	; 9bc <rpi_get_revision+0x15c>
 95c:	e59f005c 	ldr	r0, [pc, #92]	; 9c0 <rpi_get_revision+0x160>
 960:	ebfffffe 	bl	0 <printk>
 964:	ebfffffe 	bl	0 <clean_reboot>
 968:	e3a0305d 	mov	r3, #93, 0	; 0x5d
 96c:	e59f2050 	ldr	r2, [pc, #80]	; 9c4 <rpi_get_revision+0x164>
 970:	e59f1044 	ldr	r1, [pc, #68]	; 9bc <rpi_get_revision+0x15c>
 974:	e59f004c 	ldr	r0, [pc, #76]	; 9c8 <rpi_get_revision+0x168>
 978:	ebfffffe 	bl	0 <printk>
 97c:	ebfffffe 	bl	0 <clean_reboot>
 980:	e5943004 	ldr	r3, [r4, #4]
 984:	e58d3000 	str	r3, [sp]
 988:	e3a0306a 	mov	r3, #106, 0	; 0x6a
 98c:	e59f2038 	ldr	r2, [pc, #56]	; 9cc <rpi_get_revision+0x16c>
 990:	e59f1024 	ldr	r1, [pc, #36]	; 9bc <rpi_get_revision+0x15c>
 994:	e59f0034 	ldr	r0, [pc, #52]	; 9d0 <rpi_get_revision+0x170>
 998:	ebfffffe 	bl	0 <printk>
 99c:	ebfffffe 	bl	0 <clean_reboot>
 9a0:	00000000 	andeq	r0, r0, r0
 9a4:	00010002 	andeq	r0, r1, r2
 9a8:	2000b898 	mulcs	r0, r8, r8
 9ac:	2000b8a0 	andcs	fp, r0, r0, lsr #17
 9b0:	2000b880 	andcs	fp, r0, r0, lsl #17
 9b4:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 9c0:	00000010 	andeq	r0, r0, r0, lsl r0
 9c4:	0000000c 	andeq	r0, r0, ip
 9c8:	0000003c 	andeq	r0, r0, ip, lsr r0
 9cc:	00000018 	andeq	r0, r0, r8, lsl r0
 9d0:	00000084 	andeq	r0, r0, r4, lsl #1

Disassembly of section .bss:

00000000 <u.3983>:
   0:	00000000 	andeq	r0, r0, r0

00000004 <u.3988>:
   4:	00000000 	andeq	r0, r0, r0

00000008 <u.3993>:
   8:	00000000 	andeq	r0, r0, r0

0000000c <u.3998>:
   c:	00000000 	andeq	r0, r0, r0

00000010 <u.4002>:
  10:	00000000 	andeq	r0, r0, r0

00000014 <u.4007>:
  14:	00000000 	andeq	r0, r0, r0

00000018 <u.4011>:
  18:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	72732f2e 	rsbsvc	r2, r3, #184	; 0xb8
   4:	626d2f63 	rsbvs	r2, sp, #396	; 0x18c
   8:	682e786f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr}
   c:	00000000 	andeq	r0, r0, r0
  10:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  14:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  18:	3a73253a 	bcc	1cc9508 <rpi_get_revision+0x1cc8ca8>
  1c:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  20:	00000a73 	andeq	r0, r0, r3, ror sl
  24:	736e7528 	cmnvc	lr, #40, 10	; 0xa000000
  28:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  2c:	61642964 	cmnvs	r4, r4, ror #18
  30:	31256174 			; <UNDEFINED> instruction: 0x31256174
  34:	3d3d2036 	ldccc	0, cr2, [sp, #-216]!	; 0xffffff28
  38:	00003020 	andeq	r3, r0, r0, lsr #32
  3c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  40:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  44:	3a73253a 	bcc	1cc9534 <rpi_get_revision+0x1cc8cd4>
  48:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  4c:	736f706d 	cmnvc	pc, #109, 0	; 0x6d
  50:	6c626973 			; <UNDEFINED> instruction: 0x6c626973
  54:	293f2865 	ldmdbcs	pc!, {r0, r2, r5, r6, fp, sp}	; <UNPREDICTABLE>
  58:	616d203a 	cmnvs	sp, sl, lsr r0
  5c:	6f626c69 	svcvs	0x00626c69
  60:	65722078 	ldrbvs	r2, [r2, #-120]!	; 0xffffff88
  64:	66206461 	strtvs	r6, [r0], -r1, ror #8
  68:	6120726f 			; <UNDEFINED> instruction: 0x6120726f
  6c:	66696420 	strbtvs	r6, [r9], -r0, lsr #8
  70:	65726566 	ldrbvs	r6, [r2, #-1382]!	; 0xfffffa9a
  74:	6320746e 			; <UNDEFINED> instruction: 0x6320746e
  78:	6e6e6168 	powvsez	f6, f6, #0.0
  7c:	0a0a6c65 	beq	29b218 <rpi_get_revision+0x29a9b8>
  80:	00000000 	andeq	r0, r0, r0
  84:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  88:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  8c:	3a73253a 	bcc	1cc957c <rpi_get_revision+0x1cc8d1c>
  90:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  94:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
  98:	72206469 	eorvc	r6, r0, #1761607680	; 0x69000000
  9c:	6f707365 	svcvs	0x00707365
  a0:	3a65736e 	bcc	195ce60 <rpi_get_revision+0x195c600>
  a4:	746f6720 	strbtvc	r6, [pc], #-1824	; ac <.rodata.str1.4+0xac>
  a8:	0a782520 	beq	1e09530 <rpi_get_revision+0x1e08cd0>
  ac:	0000000a 	andeq	r0, r0, sl
  b0:	72732f2e 	rsbsvc	r2, r3, #184	; 0xb8
  b4:	626d2f63 	rsbvs	r2, sp, #396	; 0x18c
  b8:	632e786f 			; <UNDEFINED> instruction: 0x632e786f
  bc:	00000000 	andeq	r0, r0, r0
  c0:	4f525245 	svcmi	0x00525245
  c4:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  c8:	3a73253a 	bcc	1cc95b8 <rpi_get_revision+0x1cc8d58>
  cc:	203a6425 	eorscs	r6, sl, r5, lsr #8
  d0:	534c4146 	movtpl	r4, #49478	; 0xc146
  d4:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  d8:	3a293e73 	bcc	a4faac <rpi_get_revision+0xa4f24c>
  dc:	78652220 	stmdavc	r5!, {r5, r9, sp}^
  e0:	74636570 	strbtvc	r6, [r3], #-1392	; 0xfffffa90
  e4:	30206465 	eorcc	r6, r0, r5, ror #8
  e8:	73616220 	cmnvc	r1, #32, 4
  ec:	68202c65 	stmdavs	r0!, {r0, r2, r5, r6, sl, fp, sp}
  f0:	20657661 	rsbcs	r7, r5, r1, ror #12
  f4:	6e5c6425 	cdpvs	4, 5, cr6, cr12, cr5, {1}
  f8:	00000a22 	andeq	r0, r0, r2, lsr #20
  fc:	5d355b75 	fldmdbxpl	r5!, {d5-d62}	;@ Deprecated
 100:	203d3d20 	eorscs	r3, sp, r0, lsr #26
 104:	00000030 	andeq	r0, r0, r0, lsr r0
 108:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
 10c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
 110:	3a73253a 	bcc	1cc9600 <rpi_get_revision+0x1cc8da0>
 114:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
 118:	656c706d 	strbvs	r7, [ip, #-109]!	; 0xffffff93
 11c:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
 120:	69687420 	stmdbvs	r8!, {r5, sl, ip, sp, lr}^
 124:	75662073 	strbvc	r2, [r6, #-115]!	; 0xffffff8d
 128:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 12c:	0a216e6f 	beq	85baf0 <rpi_get_revision+0x85b290>
 130:	Address 0x0000000000000130 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3947>:
   0:	786f626d 	stmdavc	pc!, {r0, r2, r3, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
   4:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
   8:	00006574 	andeq	r6, r0, r4, ror r5

0000000c <__FUNCTION__.3954>:
   c:	786f626d 	stmdavc	pc!, {r0, r2, r3, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
  10:	6165725f 	cmnvs	r5, pc, asr r2
  14:	00000064 	andeq	r0, r0, r4, rrx

00000018 <__FUNCTION__.3964>:
  18:	786f626d 	stmdavc	pc!, {r0, r2, r3, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
  1c:	6e65735f 	mcrvs	3, 3, r7, cr5, cr15, {2}
  20:	00000064 	andeq	r0, r0, r4, rrx

00000024 <__FUNCTION__.3984>:
  24:	5f697072 	svcpl	0x00697072
  28:	5f746567 	svcpl	0x00746567
  2c:	69726573 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^
  30:	756e6c61 	strbvc	r6, [lr, #-3169]!	; 0xfffff39f
  34:	0000006d 	andeq	r0, r0, sp, rrx

00000038 <__FUNCTION__.3989>:
  38:	5f697072 	svcpl	0x00697072
  3c:	5f746567 	svcpl	0x00746567
  40:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
  44:	00657a69 	rsbeq	r7, r5, r9, ror #20

00000048 <__FUNCTION__.4003>:
  48:	5f697072 	svcpl	0x00697072
  4c:	636f6c63 	cmnvs	pc, #25344	; 0x6300
  50:	75635f6b 	strbvc	r5, [r3, #-3947]!	; 0xfffff095
  54:	5f7a6872 	svcpl	0x007a6872
  58:	00746567 	rsbseq	r6, r4, r7, ror #10

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00001272 	andeq	r1, r0, r2, ror r2
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000001cd 	andeq	r0, r0, sp, asr #3
      10:	00007d0c 	andeq	r7, r0, ip, lsl #26
      14:	00014300 	andeq	r4, r1, r0, lsl #6
      18:	00000000 	andeq	r0, r0, r0
      1c:	0009d400 	andeq	sp, r9, r0, lsl #8
      20:	00000000 	andeq	r0, r0, r0
      24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      28:	00746e69 	rsbseq	r6, r4, r9, ror #28
      2c:	f4070403 	vst3.8	{d0-d2}, [r7], r3
      30:	04000000 	streq	r0, [r0], #-0
      34:	0000002c 	andeq	r0, r0, ip, lsr #32
      38:	c1060103 	tstgt	r6, r3, lsl #2
      3c:	03000001 	movweq	r0, #1
      40:	018d0502 	orreq	r0, sp, r2, lsl #10
      44:	04030000 	streq	r0, [r3], #-0
      48:	0001b805 	andeq	fp, r1, r5, lsl #16
      4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
      50:	00000129 	andeq	r0, r0, r9, lsr #2
      54:	62080103 	andvs	r0, r8, #-1073741824	; 0xc0000000
      58:	03000000 	movweq	r0, #0
      5c:	009c0702 	addseq	r0, ip, r2, lsl #14
      60:	af050000 	svcge	0x00050000
      64:	03000001 	movweq	r0, #1
      68:	00731934 	rsbseq	r1, r3, r4, lsr r9
      6c:	62040000 	andvs	r0, r4, #0, 0
      70:	03000000 	movweq	r0, #0
      74:	008a0704 	addeq	r0, sl, r4, lsl #14
      78:	3a050000 	bcc	140008 <rpi_get_revision+0x13f7a8>
      7c:	03000000 	movweq	r0, #0
      80:	00861937 	addeq	r1, r6, r7, lsr r9
      84:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
      88:	00011207 	andeq	r1, r1, r7, lsl #4
      8c:	00250600 	eoreq	r0, r5, r0, lsl #12
      90:	009c0000 	addseq	r0, ip, r0
      94:	25070000 	strcs	r0, [r7, #-0]
      98:	00000000 	andeq	r0, r0, r0
      9c:	00013708 	andeq	r3, r1, r8, lsl #14
      a0:	0e1c0400 	cfmulseq	mvf0, mvf12, mvf0
      a4:	000000a8 	andeq	r0, r0, r8, lsr #1
      a8:	008d0409 	addeq	r0, sp, r9, lsl #8
      ac:	25060000 	strcs	r0, [r6, #-0]
      b0:	bd000000 	stclt	0, cr0, [r0, #-0]
      b4:	07000000 	streq	r0, [r0, -r0]
      b8:	000000bd 	strheq	r0, [r0], -sp
      bc:	ca040900 	bgt	1024c4 <rpi_get_revision+0x101c64>
      c0:	03000000 	movweq	r0, #0
      c4:	01880801 	orreq	r0, r8, r1, lsl #16
      c8:	c30a0000 	movwgt	r0, #40960	; 0xa000
      cc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
      d0:	000001aa 	andeq	r0, r0, sl, lsr #3
      d4:	db0e2104 	blle	3884ec <rpi_get_revision+0x387c8c>
      d8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
      dc:	0000ae04 	andeq	sl, r0, r4, lsl #28
      e0:	01010b00 	tsteq	r1, r0, lsl #22
      e4:	ab010000 	blge	400ec <rpi_get_revision+0x3f88c>
      e8:	0000620a 	andeq	r6, r0, sl, lsl #4
      ec:	00086000 	andeq	r6, r8, r0
      f0:	00017400 	andeq	r7, r1, r0, lsl #8
      f4:	439c0100 	orrsmi	r0, ip, #0
      f8:	0c000003 	stceq	0, cr0, [r0], {3}
      fc:	ac010075 	stcge	0, cr0, [r1], {117}	; 0x75
     100:	0003431f 	andeq	r4, r3, pc, lsl r3
     104:	18030500 	stmdane	r3, {r8, sl}
     108:	0d000000 	stceq	0, cr0, [r0, #-0]
     10c:	00001112 	andeq	r1, r0, r2, lsl r1
     110:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
     114:	00016801 	andeq	r6, r1, r1, lsl #16
     118:	05ba0100 	ldreq	r0, [sl, #256]!	; 0x100
     11c:	00000316 	andeq	r0, r0, r6, lsl r3
     120:	00112f0e 	andseq	r2, r1, lr, lsl #30
     124:	00000400 	andeq	r0, r0, r0, lsl #8
     128:	00000000 	andeq	r0, r0, r0
     12c:	11230e00 			; <UNDEFINED> instruction: 0x11230e00
     130:	00260000 	eoreq	r0, r6, r0
     134:	00220000 	eoreq	r0, r2, r0
     138:	680f0000 	stmdavs	pc, {}	; <UNPREDICTABLE>
     13c:	10000001 	andne	r0, r0, r1
     140:	0000113b 	andeq	r1, r0, fp, lsr r1
     144:	0000004a 	andeq	r0, r0, sl, asr #32
     148:	00000046 	andeq	r0, r0, r6, asr #32
     14c:	0011ae0d 	andseq	sl, r1, sp, lsl #28
     150:	0008bc00 	andeq	fp, r8, r0, lsl #24
     154:	01800300 	orreq	r0, r0, r0, lsl #6
     158:	65020000 	strvs	r0, [r2, #-0]
     15c:	00023705 	andeq	r3, r2, r5, lsl #14
     160:	11c70e00 	bicne	r0, r7, r0, lsl #28
     164:	006c0000 	rsbeq	r0, ip, r0
     168:	00680000 	rsbeq	r0, r8, r0
     16c:	bb0e0000 	bllt	380174 <rpi_get_revision+0x37f914>
     170:	8e000011 	mcrhi	0, 0, r0, cr0, cr1, {0}
     174:	8a000000 	bhi	8 <.debug_info+0x8>
     178:	0f000000 	svceq	0x00000000
     17c:	00000180 	andeq	r0, r0, r0, lsl #3
     180:	0011f811 	andseq	pc, r1, r1, lsl r8	; <UNPREDICTABLE>
     184:	0008d800 	andeq	sp, r8, r0, lsl #16
     188:	08d80100 	ldmeq	r8, {r8}^
     18c:	00000000 	andeq	r0, r0, r0
     190:	48020000 	stmdami	r2, {}	; <UNPREDICTABLE>
     194:	0001a714 	andeq	sl, r1, r4, lsl r7
     198:	12090e00 	andne	r0, r9, #0, 28
     19c:	00b00000 	adcseq	r0, r0, r0
     1a0:	00ae0000 	adceq	r0, lr, r0
     1a4:	12000000 	andne	r0, r0, #0, 0
     1a8:	000008c8 	andeq	r0, r0, r8, asr #17
     1ac:	00001215 	andeq	r1, r0, r5, lsl r2
     1b0:	0008d013 	andeq	sp, r8, r3, lsl r0
     1b4:	00122100 	andseq	r2, r2, r0, lsl #2
     1b8:	0001c700 	andeq	ip, r1, r0, lsl #14
     1bc:	50011400 	andpl	r1, r1, r0, lsl #8
     1c0:	b8980c05 	ldmlt	r8, {r0, r2, sl, fp}
     1c4:	13002000 	movwne	r2, #0
     1c8:	000008e4 	andeq	r0, r0, r4, ror #17
     1cc:	0000122d 	andeq	r1, r0, sp, lsr #4
     1d0:	000001ea 	andeq	r0, r0, sl, ror #3
     1d4:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
     1d8:	00b8a00c 	adcseq	sl, r8, ip
     1dc:	51011420 	tstpl	r1, r0, lsr #8
     1e0:	0c007408 	cfstrseq	mvf7, [r0], {8}
     1e4:	40000008 	andmi	r0, r0, r8
     1e8:	e8120021 	ldmda	r2, {r0, r5}
     1ec:	15000008 	strne	r0, [r0, #-8]
     1f0:	13000012 	movwne	r0, #18
     1f4:	00000964 	andeq	r0, r0, r4, ror #18
     1f8:	00001239 	andeq	r1, r0, r9, lsr r2
     1fc:	0000022c 	andeq	r0, r0, ip, lsr #4
     200:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
     204:	00001003 	andeq	r1, r0, r3
     208:	51011400 	tstpl	r1, r0, lsl #8
     20c:	00000305 	andeq	r0, r0, r5, lsl #6
     210:	01140000 	tsteq	r4, r0
     214:	00030552 	andeq	r0, r3, r2, asr r5
     218:	14000000 	strne	r0, [r0], #-0
     21c:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     220:	7d02143e 	cfstrsvc	mvf1, [r2, #-248]	; 0xffffff08
     224:	24030500 	strcs	r0, [r3], #-1280	; 0xfffffb00
     228:	00000000 	andeq	r0, r0, r0
     22c:	00096812 	andeq	r6, r9, r2, lsl r8
     230:	00124500 	andseq	r4, r2, r0, lsl #10
     234:	0d000000 	stceq	0, cr0, [r0, #-0]
     238:	00001177 	andeq	r1, r0, r7, ror r1
     23c:	000008e8 	andeq	r0, r0, r8, ror #17
     240:	00019802 	andeq	r9, r1, r2, lsl #16
     244:	05660200 	strbeq	r0, [r6, #-512]!	; 0xfffffe00
     248:	000002dc 	ldrdeq	r0, [r0], -ip
     24c:	0011880e 	andseq	r8, r1, lr, lsl #16
     250:	0000c700 	andeq	ip, r0, r0, lsl #14
     254:	0000c300 	andeq	ip, r0, r0, lsl #6
     258:	01980f00 	orrseq	r0, r8, r0, lsl #30
     25c:	a3100000 	tstge	r0, #0, 0
     260:	e9000011 	stmdb	r0, {r0, r4}
     264:	e7000000 	str	r0, [r0, -r0]
     268:	12000000 	andne	r0, r0, #0, 0
     26c:	000008ec 	andeq	r0, r0, ip, ror #17
     270:	00001215 	andeq	r1, r0, r5, lsl r2
     274:	0008f413 	andeq	pc, r8, r3, lsl r4	; <UNPREDICTABLE>
     278:	00122100 	andseq	r2, r2, r0, lsl #2
     27c:	00028b00 	andeq	r8, r2, r0, lsl #22
     280:	50011400 	andpl	r1, r1, r0, lsl #8
     284:	b8980c05 	ldmlt	r8, {r0, r2, sl, fp}
     288:	13002000 	movwne	r2, #0
     28c:	00000904 	andeq	r0, r0, r4, lsl #18
     290:	00001221 	andeq	r1, r0, r1, lsr #4
     294:	000002a2 	andeq	r0, r0, r2, lsr #5
     298:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
     29c:	00b8800c 	adcseq	r8, r8, ip
     2a0:	7c130020 	ldcvc	0, cr0, [r3], {32}
     2a4:	39000009 	stmdbcc	r0, {r0, r3}
     2a8:	d1000012 	tstle	r0, r2, lsl r0
     2ac:	14000002 	strne	r0, [r0], #-2
     2b0:	03055001 	movweq	r5, #20481	; 0x5001
     2b4:	0000003c 	andeq	r0, r0, ip, lsr r0
     2b8:	05510114 	ldrbeq	r0, [r1, #-276]	; 0xfffffeec
     2bc:	00000003 	andeq	r0, r0, r3
     2c0:	52011400 	andpl	r1, r1, #0, 8
     2c4:	000c0305 	andeq	r0, ip, r5, lsl #6
     2c8:	01140000 	tsteq	r4, r0
     2cc:	5d080253 	sfmpl	f0, 4, [r8, #-332]	; 0xfffffeb4
     2d0:	09801200 	stmibeq	r0, {r9, ip}
     2d4:	12450000 	subne	r0, r5, #0, 0
     2d8:	00000000 	andeq	r0, r0, r0
     2dc:	00099c13 	andeq	r9, r9, r3, lsl ip
     2e0:	00123900 	andseq	r3, r2, r0, lsl #18
     2e4:	00030b00 	andeq	r0, r3, r0, lsl #22
     2e8:	50011400 	andpl	r1, r1, r0, lsl #8
     2ec:	00840305 	addeq	r0, r4, r5, lsl #6
     2f0:	01140000 	tsteq	r4, r0
     2f4:	00030551 	andeq	r0, r3, r1, asr r5
     2f8:	14000000 	strne	r0, [r0], #-0
     2fc:	03055201 	movweq	r5, #20993	; 0x5201
     300:	00000018 	andeq	r0, r0, r8, lsl r0
     304:	02530114 	subseq	r0, r3, #5
     308:	12006a08 	andne	r6, r0, #8, 20	; 0x8000
     30c:	000009a0 	andeq	r0, r0, r0, lsr #19
     310:	00001245 	andeq	r1, r0, r5, asr #4
     314:	8c130000 	ldchi	0, cr0, [r3], {-0}
     318:	51000008 	tstpl	r0, r8
     31c:	2e000012 	mcrcs	0, 0, r0, cr0, cr2, {0}
     320:	14000003 	strne	r0, [r0], #-3
     324:	30015101 	andcc	r5, r1, r1, lsl #2
     328:	01520114 	cmpeq	r2, r4, lsl r1
     32c:	3c15004c 	ldccc	0, cr0, [r5], {76}	; 0x4c
     330:	5d000009 	stcpl	0, cr0, [r0, #-36]	; 0xffffffdc
     334:	14000012 	strne	r0, [r0], #-18	; 0xffffffee
     338:	4c015001 	stcmi	0, cr5, [r1], {1}
     33c:	01510114 	cmpeq	r1, r4, lsl r1
     340:	09000040 	stmdbeq	r0, {r6}
     344:	00003304 	andeq	r3, r0, r4, lsl #6
     348:	00000b00 	andeq	r0, r0, r0, lsl #22
     34c:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
     350:	0000620a 	andeq	r6, r0, sl, lsl #4
     354:	0006ec00 	andeq	lr, r6, r0, lsl #24
     358:	00017400 	andeq	r7, r1, r0, lsl #8
     35c:	ab9c0100 	blge	fe700764 <rpi_get_revision+0xfe6fff04>
     360:	0c000005 	stceq	0, cr0, [r0], {5}
     364:	99010075 	stmdbls	r1, {r0, r2, r4, r5, r6}
     368:	0003431f 	andeq	r4, r3, pc, lsl r3
     36c:	14030500 	strne	r0, [r3], #-1280	; 0xfffffb00
     370:	0d000000 	stceq	0, cr0, [r0, #-0]
     374:	00001112 	andeq	r1, r0, r2, lsl r1
     378:	00000748 	andeq	r0, r0, r8, asr #14
     37c:	00012001 	andeq	r2, r1, r1
     380:	05a70100 	streq	r0, [r7, #256]!	; 0x100
     384:	0000057e 	andeq	r0, r0, lr, ror r5
     388:	00112f0e 	andseq	r2, r1, lr, lsl #30
     38c:	00010000 	andeq	r0, r1, r0
     390:	0000fc00 	andeq	pc, r0, r0, lsl #24
     394:	11230e00 			; <UNDEFINED> instruction: 0x11230e00
     398:	01220000 			; <UNDEFINED> instruction: 0x01220000
     39c:	011e0000 	tsteq	lr, r0
     3a0:	200f0000 	andcs	r0, pc, r0
     3a4:	10000001 	andne	r0, r0, r1
     3a8:	0000113b 	andeq	r1, r0, fp, lsr r1
     3ac:	00000146 	andeq	r0, r0, r6, asr #2
     3b0:	00000142 	andeq	r0, r0, r2, asr #2
     3b4:	0011ae0d 	andseq	sl, r1, sp, lsl #28
     3b8:	00074800 	andeq	r4, r7, r0, lsl #16
     3bc:	01380300 	teqeq	r8, r0, lsl #6
     3c0:	65020000 	strvs	r0, [r2, #-0]
     3c4:	00049f05 	andeq	r9, r4, r5, lsl #30
     3c8:	11c70e00 	bicne	r0, r7, r0, lsl #28
     3cc:	01680000 	cmneq	r8, r0
     3d0:	01640000 	cmneq	r4, r0
     3d4:	bb0e0000 	bllt	3803dc <rpi_get_revision+0x37fb7c>
     3d8:	8a000011 	bhi	4c <.debug_info+0x4c>
     3dc:	86000001 	strhi	r0, [r0], -r1
     3e0:	0f000001 	svceq	0x00000001
     3e4:	00000138 	andeq	r0, r0, r8, lsr r1
     3e8:	0011f811 	andseq	pc, r1, r1, lsl r8	; <UNPREDICTABLE>
     3ec:	00076400 	andeq	r6, r7, r0, lsl #8
     3f0:	07640100 	strbeq	r0, [r4, -r0, lsl #2]!
     3f4:	00000000 	andeq	r0, r0, r0
     3f8:	48020000 	stmdami	r2, {}	; <UNPREDICTABLE>
     3fc:	00040f14 	andeq	r0, r4, r4, lsl pc
     400:	12090e00 	andne	r0, r9, #0, 28
     404:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
     408:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
     40c:	12000000 	andne	r0, r0, #0, 0
     410:	00000754 	andeq	r0, r0, r4, asr r7
     414:	00001215 	andeq	r1, r0, r5, lsl r2
     418:	00075c13 	andeq	r5, r7, r3, lsl ip
     41c:	00122100 	andseq	r2, r2, r0, lsl #2
     420:	00042f00 	andeq	r2, r4, r0, lsl #30
     424:	50011400 	andpl	r1, r1, r0, lsl #8
     428:	b8980c05 	ldmlt	r8, {r0, r2, sl, fp}
     42c:	13002000 	movwne	r2, #0
     430:	00000770 	andeq	r0, r0, r0, ror r7
     434:	0000122d 	andeq	r1, r0, sp, lsr #4
     438:	00000452 	andeq	r0, r0, r2, asr r4
     43c:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
     440:	00b8a00c 	adcseq	sl, r8, ip
     444:	51011420 	tstpl	r1, r0, lsr #8
     448:	0c007408 	cfstrseq	mvf7, [r0], {8}
     44c:	40000008 	andmi	r0, r0, r8
     450:	74120021 	ldrvc	r0, [r2], #-33	; 0xffffffdf
     454:	15000007 	strne	r0, [r0, #-7]
     458:	13000012 	movwne	r0, #18
     45c:	000007f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     460:	00001239 	andeq	r1, r0, r9, lsr r2
     464:	00000494 	muleq	r0, r4, r4
     468:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
     46c:	00001003 	andeq	r1, r0, r3
     470:	51011400 	tstpl	r1, r0, lsl #8
     474:	00000305 	andeq	r0, r0, r5, lsl #6
     478:	01140000 	tsteq	r4, r0
     47c:	00030552 	andeq	r0, r3, r2, asr r5
     480:	14000000 	strne	r0, [r0], #-0
     484:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     488:	7d02143e 	cfstrsvc	mvf1, [r2, #-248]	; 0xffffff08
     48c:	24030500 	strcs	r0, [r3], #-1280	; 0xfffffb00
     490:	00000000 	andeq	r0, r0, r0
     494:	0007f412 	andeq	pc, r7, r2, lsl r4	; <UNPREDICTABLE>
     498:	00124500 	andseq	r4, r2, r0, lsl #10
     49c:	0d000000 	stceq	0, cr0, [r0, #-0]
     4a0:	00001177 	andeq	r1, r0, r7, ror r1
     4a4:	00000774 	andeq	r0, r0, r4, ror r7
     4a8:	00015002 	andeq	r5, r1, r2
     4ac:	05660200 	strbeq	r0, [r6, #-512]!	; 0xfffffe00
     4b0:	00000544 	andeq	r0, r0, r4, asr #10
     4b4:	0011880e 	andseq	r8, r1, lr, lsl #16
     4b8:	0001c300 	andeq	ip, r1, r0, lsl #6
     4bc:	0001bf00 	andeq	fp, r1, r0, lsl #30
     4c0:	01500f00 	cmpeq	r0, r0, lsl #30
     4c4:	a3100000 	tstge	r0, #0, 0
     4c8:	e5000011 	str	r0, [r0, #-17]	; 0xffffffef
     4cc:	e3000001 	movw	r0, #1
     4d0:	12000001 	andne	r0, r0, #1, 0
     4d4:	00000778 	andeq	r0, r0, r8, ror r7
     4d8:	00001215 	andeq	r1, r0, r5, lsl r2
     4dc:	00078013 	andeq	r8, r7, r3, lsl r0
     4e0:	00122100 	andseq	r2, r2, r0, lsl #2
     4e4:	0004f300 	andeq	pc, r4, r0, lsl #6
     4e8:	50011400 	andpl	r1, r1, r0, lsl #8
     4ec:	b8980c05 	ldmlt	r8, {r0, r2, sl, fp}
     4f0:	13002000 	movwne	r2, #0
     4f4:	00000790 	muleq	r0, r0, r7
     4f8:	00001221 	andeq	r1, r0, r1, lsr #4
     4fc:	0000050a 	andeq	r0, r0, sl, lsl #10
     500:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
     504:	00b8800c 	adcseq	r8, r8, ip
     508:	08130020 	ldmdaeq	r3, {r5}
     50c:	39000008 	stmdbcc	r0, {r3}
     510:	39000012 	stmdbcc	r0, {r1, r4}
     514:	14000005 	strne	r0, [r0], #-5
     518:	03055001 	movweq	r5, #20481	; 0x5001
     51c:	0000003c 	andeq	r0, r0, ip, lsr r0
     520:	05510114 	ldrbeq	r0, [r1, #-276]	; 0xfffffeec
     524:	00000003 	andeq	r0, r0, r3
     528:	52011400 	andpl	r1, r1, #0, 8
     52c:	000c0305 	andeq	r0, ip, r5, lsl #6
     530:	01140000 	tsteq	r4, r0
     534:	5d080253 	sfmpl	f0, 4, [r8, #-332]	; 0xfffffeb4
     538:	080c1200 	stmdaeq	ip, {r9, ip}
     53c:	12450000 	subne	r0, r5, #0, 0
     540:	00000000 	andeq	r0, r0, r0
     544:	00082813 	andeq	r2, r8, r3, lsl r8
     548:	00123900 	andseq	r3, r2, r0, lsl #18
     54c:	00057300 	andeq	r7, r5, r0, lsl #6
     550:	50011400 	andpl	r1, r1, r0, lsl #8
     554:	00840305 	addeq	r0, r4, r5, lsl #6
     558:	01140000 	tsteq	r4, r0
     55c:	00030551 	andeq	r0, r3, r1, asr r5
     560:	14000000 	strne	r0, [r0], #-0
     564:	03055201 	movweq	r5, #20993	; 0x5201
     568:	00000018 	andeq	r0, r0, r8, lsl r0
     56c:	02530114 	subseq	r0, r3, #5
     570:	12006a08 	andne	r6, r0, #8, 20	; 0x8000
     574:	0000082c 	andeq	r0, r0, ip, lsr #16
     578:	00001245 	andeq	r1, r0, r5, asr #4
     57c:	18130000 	ldmdane	r3, {}	; <UNPREDICTABLE>
     580:	51000007 	tstpl	r0, r7
     584:	96000012 			; <UNDEFINED> instruction: 0x96000012
     588:	14000005 	strne	r0, [r0], #-5
     58c:	30015101 	andcc	r5, r1, r1, lsl #2
     590:	01520114 	cmpeq	r2, r4, lsl r1
     594:	c815004c 	ldmdagt	r5, {r2, r3, r6}
     598:	5d000007 	stcpl	0, cr0, [r0, #-28]	; 0xffffffe4
     59c:	14000012 	strne	r0, [r0], #-18	; 0xffffffee
     5a0:	4c015001 	stcmi	0, cr5, [r1], {1}
     5a4:	01510114 	cmpeq	r1, r4, lsl r1
     5a8:	0b000040 	bleq	6b0 <.debug_info+0x6b0>
     5ac:	000002a1 	andeq	r0, r0, r1, lsr #5
     5b0:	620a8101 	andvs	r8, sl, #1073741824	; 0x40000000
     5b4:	84000000 	strhi	r0, [r0], #-0
     5b8:	68000006 	stmdavs	r0, {r1, r2}
     5bc:	01000000 	mrseq	r0, (UNDEF: 0)
     5c0:	00065f9c 	muleq	r6, ip, pc	; <UNPREDICTABLE>
     5c4:	00de1600 	sbcseq	r1, lr, r0, lsl #12
     5c8:	81010000 	mrshi	r0, (UNDEF: 1)
     5cc:	00006227 	andeq	r6, r0, r7, lsr #4
     5d0:	00020000 	andeq	r0, r2, r0
     5d4:	0001f800 	andeq	pc, r1, r0, lsl #16
     5d8:	00750c00 	rsbseq	r0, r5, r0, lsl #24
     5dc:	431f8201 	tstmi	pc, #268435456	; 0x10000000
     5e0:	05000003 	streq	r0, [r0, #-3]
     5e4:	00001003 	andeq	r1, r0, r3
     5e8:	00d11700 	sbcseq	r1, r1, r0, lsl #14
     5ec:	066f0000 	strbteq	r0, [pc], -r0
     5f0:	03050000 	movweq	r0, #20480	; 0x5000
     5f4:	00000048 	andeq	r0, r0, r8, asr #32
     5f8:	0006ac13 	andeq	sl, r6, r3, lsl ip
     5fc:	00125100 	andseq	r5, r2, r0, lsl #2
     600:	00061100 	andeq	r1, r6, r0, lsl #2
     604:	51011400 	tstpl	r1, r0, lsl #8
     608:	01143001 	tsteq	r4, r1
     60c:	20080252 	andcs	r0, r8, r2, asr r2
     610:	06c01300 	strbeq	r1, [r0], r0, lsl #6
     614:	12390000 	eorsne	r0, r9, #0, 0
     618:	06400000 	strbeq	r0, [r0], -r0
     61c:	01140000 	tsteq	r4, r0
     620:	08030550 	stmdaeq	r3, {r4, r6, r8, sl}
     624:	14000001 	strne	r0, [r0], #-1
     628:	03055101 	movweq	r5, #20737	; 0x5101
     62c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     630:	05520114 	ldrbeq	r0, [r2, #-276]	; 0xfffffeec
     634:	00004803 	andeq	r4, r0, r3, lsl #16
     638:	53011400 	movwpl	r1, #5120	; 0x1400
     63c:	00880802 	addeq	r0, r8, r2, lsl #16
     640:	0006c412 	andeq	ip, r6, r2, lsl r4
     644:	00124500 	andseq	r4, r2, r0, lsl #10
     648:	06d01500 	ldrbeq	r1, [r0], r0, lsl #10
     64c:	125d0000 	subsne	r0, sp, #0, 0
     650:	01140000 	tsteq	r4, r0
     654:	20080250 	andcs	r0, r8, r0, asr r2
     658:	01510114 	cmpeq	r1, r4, lsl r1
     65c:	18000040 	stmdane	r0, {r6}
     660:	000000ca 	andeq	r0, r0, sl, asr #1
     664:	0000066f 	andeq	r0, r0, pc, ror #12
     668:	00002c19 	andeq	r2, r0, r9, lsl ip
     66c:	0a001300 	beq	5274 <rpi_get_revision+0x4a14>
     670:	0000065f 	andeq	r0, r0, pc, asr r6
     674:	0000af0b 	andeq	sl, r0, fp, lsl #30
     678:	0a5e0100 	beq	1780a80 <rpi_get_revision+0x1780220>
     67c:	00000062 	andeq	r0, r0, r2, rrx
     680:	000004f8 	strdeq	r0, [r0], -r8
     684:	0000018c 	andeq	r0, r0, ip, lsl #3
     688:	08ff9c01 	ldmeq	pc!, {r0, sl, fp, ip, pc}^	; <UNPREDICTABLE>
     68c:	de160000 	cdple	0, 1, cr0, cr6, cr0, {0}
     690:	01000000 	mrseq	r0, (UNDEF: 0)
     694:	0062245e 	rsbeq	r2, r2, lr, asr r4
     698:	02420000 	subeq	r0, r2, #0, 0
     69c:	023a0000 	eorseq	r0, sl, #0, 0
     6a0:	681a0000 	ldmdavs	sl, {}	; <UNPREDICTABLE>
     6a4:	5e01007a 	mcrpl	0, 0, r0, cr1, cr10, {3}
     6a8:	00006234 	andeq	r6, r0, r4, lsr r2
     6ac:	00027e00 	andeq	r7, r2, r0, lsl #28
     6b0:	00027600 	andeq	r7, r2, r0, lsl #12
     6b4:	00750c00 	rsbseq	r0, r5, r0, lsl #24
     6b8:	431f6d01 	tstmi	pc, #64	; 0x40
     6bc:	05000003 	streq	r0, [r0, #-3]
     6c0:	00000c03 	andeq	r0, r0, r3, lsl #24
     6c4:	11120d00 	tstne	r2, r0, lsl #26
     6c8:	056c0000 	strbeq	r0, [ip, #-0]!
     6cc:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
     6d0:	01000000 	mrseq	r0, (UNDEF: 0)
     6d4:	08d0057c 	ldmeq	r0, {r2, r3, r4, r5, r6, r8, sl}^
     6d8:	2f0e0000 	svccs	0x000e0000
     6dc:	b6000011 			; <UNDEFINED> instruction: 0xb6000011
     6e0:	b2000002 	andlt	r0, r0, #2, 0
     6e4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
     6e8:	00001123 	andeq	r1, r0, r3, lsr #2
     6ec:	000002d8 	ldrdeq	r0, [r0], -r8
     6f0:	000002d4 	ldrdeq	r0, [r0], -r4
     6f4:	0000d80f 	andeq	sp, r0, pc, lsl #16
     6f8:	113b1000 	teqne	fp, r0
     6fc:	02fc0000 	rscseq	r0, ip, #0, 0
     700:	02f80000 	rscseq	r0, r8, #0, 0
     704:	ae0d0000 	cdpge	0, 0, cr0, cr13, cr0, {0}
     708:	6c000011 	stcvs	0, cr0, [r0], {17}
     70c:	03000005 	movweq	r0, #5
     710:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     714:	f1056502 			; <UNDEFINED> instruction: 0xf1056502
     718:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
     71c:	000011c7 	andeq	r1, r0, r7, asr #3
     720:	0000031e 	andeq	r0, r0, lr, lsl r3
     724:	0000031a 	andeq	r0, r0, sl, lsl r3
     728:	0011bb0e 	andseq	fp, r1, lr, lsl #22
     72c:	00034000 	andeq	r4, r3, r0
     730:	00033c00 	andeq	r3, r3, r0, lsl #24
     734:	00f00f00 	rscseq	r0, r0, r0, lsl #30
     738:	f8110000 			; <UNDEFINED> instruction: 0xf8110000
     73c:	88000011 	stmdahi	r0, {r0, r4}
     740:	01000005 	tsteq	r0, r5
     744:	00000588 	andeq	r0, r0, r8, lsl #11
     748:	00000000 	andeq	r0, r0, r0
     74c:	61144802 	tstvs	r4, r2, lsl #16
     750:	0e000007 	cdpeq	0, 0, cr0, cr0, cr7, {0}
     754:	00001209 	andeq	r1, r0, r9, lsl #4
     758:	00000362 	andeq	r0, r0, r2, ror #6
     75c:	00000360 	andeq	r0, r0, r0, ror #6
     760:	05781200 	ldrbeq	r1, [r8, #-512]!	; 0xfffffe00
     764:	12150000 	andsne	r0, r5, #0, 0
     768:	80130000 	andshi	r0, r3, r0
     76c:	21000005 	tstcs	r0, r5
     770:	81000012 	tsthi	r0, r2, lsl r0
     774:	14000007 	strne	r0, [r0], #-7
     778:	0c055001 	stceq	0, cr5, [r5], {1}
     77c:	2000b898 	mulcs	r0, r8, r8
     780:	05941300 	ldreq	r1, [r4, #768]	; 0x300
     784:	122d0000 	eorne	r0, sp, #0, 0
     788:	07a40000 	streq	r0, [r4, r0]!
     78c:	01140000 	tsteq	r4, r0
     790:	a00c0550 	andge	r0, ip, r0, asr r5
     794:	142000b8 	strtne	r0, [r0], #-184	; 0xffffff48
     798:	74085101 	strvc	r5, [r8], #-257	; 0xfffffeff
     79c:	00080c00 	andeq	r0, r8, r0, lsl #24
     7a0:	00214000 	eoreq	r4, r1, r0
     7a4:	00059812 	andeq	r9, r5, r2, lsl r8
     7a8:	00121500 	andseq	r1, r2, r0, lsl #10
     7ac:	06141300 	ldreq	r1, [r4], -r0, lsl #6
     7b0:	12390000 	eorsne	r0, r9, #0, 0
     7b4:	07e60000 	strbeq	r0, [r6, r0]!
     7b8:	01140000 	tsteq	r4, r0
     7bc:	10030550 	andne	r0, r3, r0, asr r5
     7c0:	14000000 	strne	r0, [r0], #-0
     7c4:	03055101 	movweq	r5, #20737	; 0x5101
     7c8:	00000000 	andeq	r0, r0, r0
     7cc:	05520114 	ldrbeq	r0, [r2, #-276]	; 0xfffffeec
     7d0:	00000003 	andeq	r0, r0, r3
     7d4:	53011400 	movwpl	r1, #5120	; 0x1400
     7d8:	143e0802 	ldrtne	r0, [lr], #-2050	; 0xfffff7fe
     7dc:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
     7e0:	00002403 	andeq	r2, r0, r3, lsl #8
     7e4:	18120000 	ldmdane	r2, {}	; <UNPREDICTABLE>
     7e8:	45000006 	strmi	r0, [r0, #-6]
     7ec:	00000012 	andeq	r0, r0, r2, lsl r0
     7f0:	11770d00 	cmnne	r7, r0, lsl #26
     7f4:	05980000 	ldreq	r0, [r8]
     7f8:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     7fc:	02000001 	andeq	r0, r0, #1, 0
     800:	08960566 	ldmeq	r6, {r1, r2, r5, r6, r8, sl}
     804:	880e0000 	stmdahi	lr, {}	; <UNPREDICTABLE>
     808:	79000011 	stmdbvc	r0, {r0, r4}
     80c:	75000003 	strvc	r0, [r0, #-3]
     810:	0f000003 	svceq	0x00000003
     814:	00000108 	andeq	r0, r0, r8, lsl #2
     818:	0011a310 	andseq	sl, r1, r0, lsl r3
     81c:	00039b00 	andeq	r9, r3, r0, lsl #22
     820:	00039900 	andeq	r9, r3, r0, lsl #18
     824:	059c1200 	ldreq	r1, [ip, #512]	; 0x200
     828:	12150000 	andsne	r0, r5, #0, 0
     82c:	a4130000 	ldrge	r0, [r3], #-0
     830:	21000005 	tstcs	r0, r5
     834:	45000012 	strmi	r0, [r0, #-18]	; 0xffffffee
     838:	14000008 	strne	r0, [r0], #-8
     83c:	0c055001 	stceq	0, cr5, [r5], {1}
     840:	2000b898 	mulcs	r0, r8, r8
     844:	05b41300 	ldreq	r1, [r4, #768]!	; 0x300
     848:	12210000 	eorne	r0, r1, #0, 0
     84c:	085c0000 	ldmdaeq	ip, {}^	; <UNPREDICTABLE>
     850:	01140000 	tsteq	r4, r0
     854:	800c0550 	andhi	r0, ip, r0, asr r5
     858:	002000b8 	strhteq	r0, [r0], -r8
     85c:	00062c13 	andeq	r2, r6, r3, lsl ip
     860:	00123900 	andseq	r3, r2, r0, lsl #18
     864:	00088b00 	andeq	r8, r8, r0, lsl #22
     868:	50011400 	andpl	r1, r1, r0, lsl #8
     86c:	003c0305 	eorseq	r0, ip, r5, lsl #6
     870:	01140000 	tsteq	r4, r0
     874:	00030551 	andeq	r0, r3, r1, asr r5
     878:	14000000 	strne	r0, [r0], #-0
     87c:	03055201 	movweq	r5, #20993	; 0x5201
     880:	0000000c 	andeq	r0, r0, ip
     884:	02530114 	subseq	r0, r3, #5
     888:	12005d08 	andne	r5, r0, #8, 26	; 0x200
     88c:	00000630 	andeq	r0, r0, r0, lsr r6
     890:	00001245 	andeq	r1, r0, r5, asr #4
     894:	4c130000 	ldcmi	0, cr0, [r3], {-0}
     898:	39000006 	stmdbcc	r0, {r1, r2}
     89c:	c5000012 	strgt	r0, [r0, #-18]	; 0xffffffee
     8a0:	14000008 	strne	r0, [r0], #-8
     8a4:	03055001 	movweq	r5, #20481	; 0x5001
     8a8:	00000084 	andeq	r0, r0, r4, lsl #1
     8ac:	05510114 	ldrbeq	r0, [r1, #-276]	; 0xfffffeec
     8b0:	00000003 	andeq	r0, r0, r3
     8b4:	52011400 	andpl	r1, r1, #0, 8
     8b8:	00180305 	andseq	r0, r8, r5, lsl #6
     8bc:	01140000 	tsteq	r4, r0
     8c0:	6a080253 	bvs	201214 <rpi_get_revision+0x2009b4>
     8c4:	06501200 	ldrbeq	r1, [r0], -r0, lsl #4
     8c8:	12450000 	subne	r0, r5, #0, 0
     8cc:	00000000 	andeq	r0, r0, r0
     8d0:	00052c13 	andeq	r2, r5, r3, lsl ip
     8d4:	00125100 	andseq	r5, r2, r0, lsl #2
     8d8:	0008e900 	andeq	lr, r8, r0, lsl #18
     8dc:	51011400 	tstpl	r1, r0, lsl #8
     8e0:	01143001 	tsteq	r4, r1
     8e4:	24080252 	strcs	r0, [r8], #-594	; 0xfffffdae
     8e8:	05ec1500 	strbeq	r1, [ip, #1280]!	; 0x500
     8ec:	125d0000 	subsne	r0, sp, #0, 0
     8f0:	01140000 	tsteq	r4, r0
     8f4:	24080250 	strcs	r0, [r8], #-592	; 0xfffffdb0
     8f8:	01510114 	cmpeq	r1, r4, lsl r1
     8fc:	0b000040 	bleq	a04 <.debug_info+0xa04>
     900:	00000026 	andeq	r0, r0, r6, lsr #32
     904:	620a3c01 	andvs	r3, sl, #256	; 0x100
     908:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     90c:	80000003 	andhi	r0, r0, r3
     910:	01000001 	tsteq	r0, r1
     914:	000b779c 	muleq	fp, ip, r7
     918:	00de1600 	sbcseq	r1, lr, r0, lsl #12
     91c:	3c010000 	stccc	0, cr0, [r1], {-0}
     920:	00006227 	andeq	r6, r0, r7, lsr #4
     924:	0003b600 	andeq	fp, r3, r0, lsl #12
     928:	0003ae00 	andeq	sl, r3, r0, lsl #28
     92c:	00750c00 	rsbseq	r0, r5, r0, lsl #24
     930:	431f4a01 	tstmi	pc, #4096	; 0x1000
     934:	05000003 	streq	r0, [r0, #-3]
     938:	00000803 	andeq	r0, r0, r3, lsl #16
     93c:	11120d00 	tstne	r2, r0, lsl #26
     940:	03e00000 	mvneq	r0, #0, 0
     944:	90010000 	andls	r0, r1, r0
     948:	01000000 	mrseq	r0, (UNDEF: 0)
     94c:	0b48055a 	bleq	1201ebc <rpi_get_revision+0x120165c>
     950:	2f0e0000 	svccs	0x000e0000
     954:	ee000011 	mcr	0, 0, r0, cr0, cr1, {0}
     958:	ea000003 	b	14 <.debug_info+0x14>
     95c:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
     960:	00001123 	andeq	r1, r0, r3, lsr #2
     964:	00000410 	andeq	r0, r0, r0, lsl r4
     968:	0000040c 	andeq	r0, r0, ip, lsl #8
     96c:	0000900f 	andeq	r9, r0, pc
     970:	113b1000 	teqne	fp, r0
     974:	04340000 	ldrteq	r0, [r4], #-0
     978:	04300000 	ldrteq	r0, [r0], #-0
     97c:	ae0d0000 	cdpge	0, 0, cr0, cr13, cr0, {0}
     980:	e0000011 	and	r0, r0, r1, lsl r0
     984:	03000003 	movweq	r0, #3
     988:	000000a8 	andeq	r0, r0, r8, lsr #1
     98c:	69056502 	stmdbvs	r5, {r1, r8, sl, sp, lr}
     990:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
     994:	000011c7 	andeq	r1, r0, r7, asr #3
     998:	00000456 	andeq	r0, r0, r6, asr r4
     99c:	00000452 	andeq	r0, r0, r2, asr r4
     9a0:	0011bb0e 	andseq	fp, r1, lr, lsl #22
     9a4:	00047800 	andeq	r7, r4, r0, lsl #16
     9a8:	00047400 	andeq	r7, r4, r0, lsl #8
     9ac:	00a80f00 	adceq	r0, r8, r0, lsl #30
     9b0:	f8110000 			; <UNDEFINED> instruction: 0xf8110000
     9b4:	fc000011 	stc2	0, cr0, [r0], {17}
     9b8:	01000003 	tsteq	r0, r3
     9bc:	000003fc 	strdeq	r0, [r0], -ip
     9c0:	00000000 	andeq	r0, r0, r0
     9c4:	d9144802 	ldmdble	r4, {r1, fp, lr}
     9c8:	0e000009 	cdpeq	0, 0, cr0, cr0, cr9, {0}
     9cc:	00001209 	andeq	r1, r0, r9, lsl #4
     9d0:	0000049a 	muleq	r0, sl, r4
     9d4:	00000498 	muleq	r0, r8, r4
     9d8:	03ec1200 	mvneq	r1, #0, 4
     9dc:	12150000 	andsne	r0, r5, #0, 0
     9e0:	f4130000 			; <UNDEFINED> instruction: 0xf4130000
     9e4:	21000003 	tstcs	r0, r3
     9e8:	f9000012 			; <UNDEFINED> instruction: 0xf9000012
     9ec:	14000009 	strne	r0, [r0], #-9
     9f0:	0c055001 	stceq	0, cr5, [r5], {1}
     9f4:	2000b898 	mulcs	r0, r8, r8
     9f8:	04081300 	streq	r1, [r8], #-768	; 0xfffffd00
     9fc:	122d0000 	eorne	r0, sp, #0, 0
     a00:	0a1c0000 	beq	700a08 <rpi_get_revision+0x7001a8>
     a04:	01140000 	tsteq	r4, r0
     a08:	a00c0550 	andge	r0, ip, r0, asr r5
     a0c:	142000b8 	strtne	r0, [r0], #-184	; 0xffffff48
     a10:	74085101 	strvc	r5, [r8], #-257	; 0xfffffeff
     a14:	00080c00 	andeq	r0, r8, r0, lsl #24
     a18:	00214000 	eoreq	r4, r1, r0
     a1c:	00040c12 	andeq	r0, r4, r2, lsl ip
     a20:	00121500 	andseq	r1, r2, r0, lsl #10
     a24:	04881300 	streq	r1, [r8], #768	; 0x300
     a28:	12390000 	eorsne	r0, r9, #0, 0
     a2c:	0a5e0000 	beq	1780a34 <rpi_get_revision+0x17801d4>
     a30:	01140000 	tsteq	r4, r0
     a34:	10030550 	andne	r0, r3, r0, asr r5
     a38:	14000000 	strne	r0, [r0], #-0
     a3c:	03055101 	movweq	r5, #20737	; 0x5101
     a40:	00000000 	andeq	r0, r0, r0
     a44:	05520114 	ldrbeq	r0, [r2, #-276]	; 0xfffffeec
     a48:	00000003 	andeq	r0, r0, r3
     a4c:	53011400 	movwpl	r1, #5120	; 0x1400
     a50:	143e0802 	ldrtne	r0, [lr], #-2050	; 0xfffff7fe
     a54:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
     a58:	00002403 	andeq	r2, r0, r3, lsl #8
     a5c:	8c120000 	ldchi	0, cr0, [r2], {-0}
     a60:	45000004 	strmi	r0, [r0, #-4]
     a64:	00000012 	andeq	r0, r0, r2, lsl r0
     a68:	11770d00 	cmnne	r7, r0, lsl #26
     a6c:	040c0000 	streq	r0, [ip], #-0
     a70:	c0020000 	andgt	r0, r2, r0
     a74:	02000000 	andeq	r0, r0, #0, 0
     a78:	0b0e0566 	bleq	382018 <rpi_get_revision+0x3817b8>
     a7c:	880e0000 	stmdahi	lr, {}	; <UNPREDICTABLE>
     a80:	b1000011 	tstlt	r0, r1, lsl r0
     a84:	ad000004 	stcge	0, cr0, [r0, #-16]
     a88:	0f000004 	svceq	0x00000004
     a8c:	000000c0 	andeq	r0, r0, r0, asr #1
     a90:	0011a310 	andseq	sl, r1, r0, lsl r3
     a94:	0004d300 	andeq	sp, r4, r0, lsl #6
     a98:	0004d100 	andeq	sp, r4, r0, lsl #2
     a9c:	04101200 	ldreq	r1, [r0], #-512	; 0xfffffe00
     aa0:	12150000 	andsne	r0, r5, #0, 0
     aa4:	18130000 	ldmdane	r3, {}	; <UNPREDICTABLE>
     aa8:	21000004 	tstcs	r0, r4
     aac:	bd000012 	stclt	0, cr0, [r0, #-72]	; 0xffffffb8
     ab0:	1400000a 	strne	r0, [r0], #-10
     ab4:	0c055001 	stceq	0, cr5, [r5], {1}
     ab8:	2000b898 	mulcs	r0, r8, r8
     abc:	04281300 	strteq	r1, [r8], #-768	; 0xfffffd00
     ac0:	12210000 	eorne	r0, r1, #0, 0
     ac4:	0ad40000 	beq	ff500acc <rpi_get_revision+0xff50026c>
     ac8:	01140000 	tsteq	r4, r0
     acc:	800c0550 	andhi	r0, ip, r0, asr r5
     ad0:	002000b8 	strhteq	r0, [r0], -r8
     ad4:	0004a013 	andeq	sl, r4, r3, lsl r0
     ad8:	00123900 	andseq	r3, r2, r0, lsl #18
     adc:	000b0300 	andeq	r0, fp, r0, lsl #6
     ae0:	50011400 	andpl	r1, r1, r0, lsl #8
     ae4:	003c0305 	eorseq	r0, ip, r5, lsl #6
     ae8:	01140000 	tsteq	r4, r0
     aec:	00030551 	andeq	r0, r3, r1, asr r5
     af0:	14000000 	strne	r0, [r0], #-0
     af4:	03055201 	movweq	r5, #20993	; 0x5201
     af8:	0000000c 	andeq	r0, r0, ip
     afc:	02530114 	subseq	r0, r3, #5
     b00:	12005d08 	andne	r5, r0, #8, 26	; 0x200
     b04:	000004a4 	andeq	r0, r0, r4, lsr #9
     b08:	00001245 	andeq	r1, r0, r5, asr #4
     b0c:	c0130000 	andsgt	r0, r3, r0
     b10:	39000004 	stmdbcc	r0, {r2}
     b14:	3d000012 	stccc	0, cr0, [r0, #-72]	; 0xffffffb8
     b18:	1400000b 	strne	r0, [r0], #-11
     b1c:	03055001 	movweq	r5, #20481	; 0x5001
     b20:	00000084 	andeq	r0, r0, r4, lsl #1
     b24:	05510114 	ldrbeq	r0, [r1, #-276]	; 0xfffffeec
     b28:	00000003 	andeq	r0, r0, r3
     b2c:	52011400 	andpl	r1, r1, #0, 8
     b30:	00180305 	andseq	r0, r8, r5, lsl #6
     b34:	01140000 	tsteq	r4, r0
     b38:	6a080253 	bvs	20148c <rpi_get_revision+0x200c2c>
     b3c:	04c41200 	strbeq	r1, [r4], #512	; 0x200
     b40:	12450000 	subne	r0, r5, #0, 0
     b44:	00000000 	andeq	r0, r0, r0
     b48:	0003a813 	andeq	sl, r3, r3, lsl r8
     b4c:	00125100 	andseq	r5, r2, r0, lsl #2
     b50:	000b6100 	andeq	r6, fp, r0, lsl #2
     b54:	51011400 	tstpl	r1, r0, lsl #8
     b58:	01143001 	tsteq	r4, r1
     b5c:	20080252 	andcs	r0, r8, r2, asr r2
     b60:	04601500 	strbteq	r1, [r0], #-1280	; 0xfffffb00
     b64:	125d0000 	subsne	r0, sp, #0, 0
     b68:	01140000 	tsteq	r4, r0
     b6c:	20080250 	andcs	r0, r8, r0, asr r2
     b70:	01510114 	cmpeq	r1, r4, lsl r1
     b74:	0b000040 	bleq	c7c <.debug_info+0xc7c>
     b78:	00000282 	andeq	r0, r0, r2, lsl #5
     b7c:	620a2601 	andvs	r2, sl, #1048576	; 0x100000
     b80:	b0000000 	andlt	r0, r0, r0
     b84:	c8000001 	stmdagt	r0, {r0}
     b88:	01000001 	tsteq	r0, r1
     b8c:	000e399c 	muleq	lr, ip, r9
     b90:	00750c00 	rsbseq	r0, r5, r0, lsl #24
     b94:	431f2701 	tstmi	pc, #262144	; 0x40000
     b98:	05000003 	streq	r0, [r0, #-3]
     b9c:	00000403 	andeq	r0, r0, r3, lsl #8
     ba0:	00d11700 	sbcseq	r1, r1, r0, lsl #14
     ba4:	0e490000 	cdpeq	0, 4, cr0, cr9, cr0, {0}
     ba8:	03050000 	movweq	r0, #20480	; 0x5000
     bac:	00000038 	andeq	r0, r0, r8, lsr r0
     bb0:	0011120d 	andseq	r1, r1, sp, lsl #4
     bb4:	00021000 	andeq	r1, r2, r0
     bb8:	00480100 	subeq	r0, r8, r0, lsl #2
     bbc:	36010000 	strcc	r0, [r1], -r0
     bc0:	000dbb05 	andeq	fp, sp, r5, lsl #22
     bc4:	112f0e00 			; <UNDEFINED> instruction: 0x112f0e00
     bc8:	04ea0000 	strbteq	r0, [sl], #0
     bcc:	04e60000 	strbteq	r0, [r6], #0
     bd0:	230e0000 	movwcs	r0, #57344	; 0xe000
     bd4:	0c000011 	stceq	0, cr0, [r0], {17}
     bd8:	08000005 	stmdaeq	r0, {r0, r2}
     bdc:	0f000005 	svceq	0x00000005
     be0:	00000048 	andeq	r0, r0, r8, asr #32
     be4:	00113b10 	andseq	r3, r1, r0, lsl fp
     be8:	00053000 	andeq	r3, r5, r0
     bec:	00052c00 	andeq	r2, r5, r0, lsl #24
     bf0:	11ae0d00 			; <UNDEFINED> instruction: 0x11ae0d00
     bf4:	02100000 	andseq	r0, r0, #0, 0
     bf8:	60030000 	andvs	r0, r3, r0
     bfc:	02000000 	andeq	r0, r0, #0, 0
     c00:	0cdc0565 	cfldr64eq	mvdx0, [ip], {101}	; 0x65
     c04:	c70e0000 	strgt	r0, [lr, -r0]
     c08:	52000011 	andpl	r0, r0, #17, 0
     c0c:	4e000005 	cdpmi	0, 0, cr0, cr0, cr5, {0}
     c10:	0e000005 	cdpeq	0, 0, cr0, cr0, cr5, {0}
     c14:	000011bb 			; <UNDEFINED> instruction: 0x000011bb
     c18:	00000574 	andeq	r0, r0, r4, ror r5
     c1c:	00000570 	andeq	r0, r0, r0, ror r5
     c20:	0000600f 	andeq	r6, r0, pc
     c24:	11f81100 	mvnsne	r1, r0, lsl #2
     c28:	022c0000 	eoreq	r0, ip, #0, 0
     c2c:	2c010000 	stccs	0, cr0, [r1], {-0}
     c30:	00000002 	andeq	r0, r0, r2
     c34:	02000000 	andeq	r0, r0, #0, 0
     c38:	0c4c1448 	cfstrdeq	mvd1, [ip], {72}	; 0x48
     c3c:	090e0000 	stmdbeq	lr, {}	; <UNPREDICTABLE>
     c40:	96000012 			; <UNDEFINED> instruction: 0x96000012
     c44:	94000005 	strls	r0, [r0], #-5
     c48:	00000005 	andeq	r0, r0, r5
     c4c:	00021c12 	andeq	r1, r2, r2, lsl ip
     c50:	00121500 	andseq	r1, r2, r0, lsl #10
     c54:	02241300 	eoreq	r1, r4, #0, 6
     c58:	12210000 	eorne	r0, r1, #0, 0
     c5c:	0c6c0000 	stcleq	0, cr0, [ip], #-0
     c60:	01140000 	tsteq	r4, r0
     c64:	980c0550 	stmdals	ip, {r4, r6, r8, sl}
     c68:	002000b8 	strhteq	r0, [r0], -r8
     c6c:	00023813 	andeq	r3, r2, r3, lsl r8
     c70:	00122d00 	andseq	r2, r2, r0, lsl #26
     c74:	000c8f00 	andeq	r8, ip, r0, lsl #30
     c78:	50011400 	andpl	r1, r1, r0, lsl #8
     c7c:	b8a00c05 	stmialt	r0!, {r0, r2, sl, fp}
     c80:	01142000 	tsteq	r4, r0
     c84:	00740851 	rsbseq	r0, r4, r1, asr r8
     c88:	0000080c 	andeq	r0, r0, ip, lsl #16
     c8c:	12002140 	andne	r2, r0, #16
     c90:	0000023c 	andeq	r0, r0, ip, lsr r2
     c94:	00001215 	andeq	r1, r0, r5, lsl r2
     c98:	0002c413 	andeq	ip, r2, r3, lsl r4
     c9c:	00123900 	andseq	r3, r2, r0, lsl #18
     ca0:	000cd100 	andeq	sp, ip, r0, lsl #2
     ca4:	50011400 	andpl	r1, r1, r0, lsl #8
     ca8:	00100305 	andseq	r0, r0, r5, lsl #6
     cac:	01140000 	tsteq	r4, r0
     cb0:	00030551 	andeq	r0, r3, r1, asr r5
     cb4:	14000000 	strne	r0, [r0], #-0
     cb8:	03055201 	movweq	r5, #20993	; 0x5201
     cbc:	00000000 	andeq	r0, r0, r0
     cc0:	02530114 	subseq	r0, r3, #5
     cc4:	02143e08 	andseq	r3, r4, #8, 28	; 0x80
     cc8:	0305007d 	movweq	r0, #20605	; 0x507d
     ccc:	00000024 	andeq	r0, r0, r4, lsr #32
     cd0:	02c81200 	sbceq	r1, r8, #0, 4
     cd4:	12450000 	subne	r0, r5, #0, 0
     cd8:	00000000 	andeq	r0, r0, r0
     cdc:	0011770d 	andseq	r7, r1, sp, lsl #14
     ce0:	00023c00 	andeq	r3, r2, r0, lsl #24
     ce4:	00780200 	rsbseq	r0, r8, r0, lsl #4
     ce8:	66020000 	strvs	r0, [r2], -r0
     cec:	000d8105 	andeq	r8, sp, r5, lsl #2
     cf0:	11880e00 	orrne	r0, r8, r0, lsl #28
     cf4:	05ad0000 	streq	r0, [sp, #0]!
     cf8:	05a90000 	streq	r0, [r9, #0]!
     cfc:	780f0000 	stmdavc	pc, {}	; <UNPREDICTABLE>
     d00:	10000000 	andne	r0, r0, r0
     d04:	000011a3 	andeq	r1, r0, r3, lsr #3
     d08:	000005cf 	andeq	r0, r0, pc, asr #11
     d0c:	000005cd 	andeq	r0, r0, sp, asr #11
     d10:	00024012 	andeq	r4, r2, r2, lsl r0
     d14:	00121500 	andseq	r1, r2, r0, lsl #10
     d18:	02481300 	subeq	r1, r8, #0, 6
     d1c:	12210000 	eorne	r0, r1, #0, 0
     d20:	0d300000 	ldceq	0, cr0, [r0, #-0]
     d24:	01140000 	tsteq	r4, r0
     d28:	980c0550 	stmdals	ip, {r4, r6, r8, sl}
     d2c:	002000b8 	strhteq	r0, [r0], -r8
     d30:	00025813 	andeq	r5, r2, r3, lsl r8
     d34:	00122100 	andseq	r2, r2, r0, lsl #2
     d38:	000d4700 	andeq	r4, sp, r0, lsl #14
     d3c:	50011400 	andpl	r1, r1, r0, lsl #8
     d40:	b8800c05 	stmlt	r0, {r0, r2, sl, fp}
     d44:	13002000 	movwne	r2, #0
     d48:	000002dc 	ldrdeq	r0, [r0], -ip
     d4c:	00001239 	andeq	r1, r0, r9, lsr r2
     d50:	00000d76 	andeq	r0, r0, r6, ror sp
     d54:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
     d58:	00003c03 	andeq	r3, r0, r3, lsl #24
     d5c:	51011400 	tstpl	r1, r0, lsl #8
     d60:	00000305 	andeq	r0, r0, r5, lsl #6
     d64:	01140000 	tsteq	r4, r0
     d68:	0c030552 	cfstr32eq	mvfx0, [r3], {82}	; 0x52
     d6c:	14000000 	strne	r0, [r0], #-0
     d70:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     d74:	e012005d 	ands	r0, r2, sp, asr r0
     d78:	45000002 	strmi	r0, [r0, #-2]
     d7c:	00000012 	andeq	r0, r0, r2, lsl r0
     d80:	02fc1300 	rscseq	r1, ip, #0, 6
     d84:	12390000 	eorsne	r0, r9, #0, 0
     d88:	0db00000 	ldceq	0, cr0, [r0]
     d8c:	01140000 	tsteq	r4, r0
     d90:	84030550 	strhi	r0, [r3], #-1360	; 0xfffffab0
     d94:	14000000 	strne	r0, [r0], #-0
     d98:	03055101 	movweq	r5, #20737	; 0x5101
     d9c:	00000000 	andeq	r0, r0, r0
     da0:	05520114 	ldrbeq	r0, [r2, #-276]	; 0xfffffeec
     da4:	00001803 	andeq	r1, r0, r3, lsl #16
     da8:	53011400 	movwpl	r1, #5120	; 0x1400
     dac:	006a0802 	rsbeq	r0, sl, r2, lsl #16
     db0:	00030012 	andeq	r0, r3, r2, lsl r0
     db4:	00124500 	andseq	r4, r2, r0, lsl #10
     db8:	13000000 	movwne	r0, #0
     dbc:	000001dc 	ldrdeq	r0, [r0], -ip
     dc0:	00001251 	andeq	r1, r0, r1, asr r2
     dc4:	00000dd4 	ldrdeq	r0, [r0], -r4
     dc8:	01510114 	cmpeq	r1, r4, lsl r1
     dcc:	52011430 	andpl	r1, r1, #48, 8	; 0x30000000
     dd0:	00200802 	eoreq	r0, r0, r2, lsl #16
     dd4:	00029c13 	andeq	r9, r2, r3, lsl ip
     dd8:	00125d00 	andseq	r5, r2, r0, lsl #26
     ddc:	000ded00 	andeq	lr, sp, r0, lsl #26
     de0:	50011400 	andpl	r1, r1, r0, lsl #8
     de4:	14200802 	strtne	r0, [r0], #-2050	; 0xfffff7fe
     de8:	40015101 	andmi	r5, r1, r1, lsl #2
     dec:	03041200 	movweq	r1, #16896	; 0x4200
     df0:	12690000 	rsbne	r0, r9, #0, 0
     df4:	30130000 	andscc	r0, r3, r0
     df8:	39000003 	stmdbcc	r0, {r0, r1}
     dfc:	2f000012 	svccs	0x00000012
     e00:	1400000e 	strne	r0, [r0], #-14
     e04:	03055001 	movweq	r5, #20481	; 0x5001
     e08:	000000c0 	andeq	r0, r0, r0, asr #1
     e0c:	05510114 	ldrbeq	r0, [r1, #-276]	; 0xfffffeec
     e10:	0000b003 	andeq	fp, r0, r3
     e14:	52011400 	andpl	r1, r1, #0, 8
     e18:	00380305 	eorseq	r0, r8, r5, lsl #6
     e1c:	01140000 	tsteq	r4, r0
     e20:	37080253 	smlsdcc	r8, r3, r2, r0
     e24:	007d0214 	rsbseq	r0, sp, r4, lsl r2
     e28:	00fc0305 	rscseq	r0, ip, r5, lsl #6
     e2c:	12000000 	andne	r0, r0, #0, 0
     e30:	00000334 	andeq	r0, r0, r4, lsr r3
     e34:	00001245 	andeq	r1, r0, r5, asr #4
     e38:	00ca1800 	sbceq	r1, sl, r0, lsl #16
     e3c:	0e490000 	cdpeq	0, 4, cr0, cr9, cr0, {0}
     e40:	2c190000 	ldccs	0, cr0, [r9], {-0}
     e44:	0f000000 	svceq	0x00000000
     e48:	0e390a00 	vaddeq.f32	s0, s18, s0
     e4c:	b50b0000 	strlt	r0, [fp, #-0]
     e50:	01000002 	tsteq	r0, r2
     e54:	007a0a0b 	rsbseq	r0, sl, fp, lsl #20
     e58:	00000000 	andeq	r0, r0, r0
     e5c:	01b00000 	movseq	r0, r0
     e60:	9c010000 	stcls	0, cr0, [r1], {-0}
     e64:	000010fd 	strdeq	r1, [r0], -sp
     e68:	0100750c 	tsteq	r0, ip, lsl #10
     e6c:	03431f0c 	movteq	r1, #16140	; 0x3f0c
     e70:	03050000 	movweq	r0, #20480	; 0x5000
     e74:	00000000 	andeq	r0, r0, r0
     e78:	0000d117 	andeq	sp, r0, r7, lsl r1
     e7c:	00110d00 	andseq	r0, r1, r0, lsl #26
     e80:	24030500 	strcs	r0, [r3], #-1280	; 0xfffffb00
     e84:	0d000000 	stceq	0, cr0, [r0, #-0]
     e88:	00001112 	andeq	r1, r0, r2, lsl r1
     e8c:	00000060 	andeq	r0, r0, r0, rrx
     e90:	00000001 	andeq	r0, r0, r1
     e94:	051e0100 	ldreq	r0, [lr, #-256]	; 0xffffff00
     e98:	00001092 	muleq	r0, r2, r0
     e9c:	00112f0e 	andseq	r2, r1, lr, lsl #30
     ea0:	0005e600 	andeq	lr, r5, r0, lsl #12
     ea4:	0005e200 	andeq	lr, r5, r0, lsl #4
     ea8:	11230e00 			; <UNDEFINED> instruction: 0x11230e00
     eac:	06080000 	streq	r0, [r8], -r0
     eb0:	06040000 	streq	r0, [r4], -r0
     eb4:	000f0000 	andeq	r0, pc, r0
     eb8:	10000000 	andne	r0, r0, r0
     ebc:	0000113b 	andeq	r1, r0, fp, lsr r1
     ec0:	0000062c 	andeq	r0, r0, ip, lsr #12
     ec4:	00000628 	andeq	r0, r0, r8, lsr #12
     ec8:	0011ae0d 	andseq	sl, r1, sp, lsl #28
     ecc:	00006000 	andeq	r6, r0, r0
     ed0:	00180300 	andseq	r0, r8, r0, lsl #6
     ed4:	65020000 	strvs	r0, [r2, #-0]
     ed8:	000fb305 	andeq	fp, pc, r5, lsl #6
     edc:	11c70e00 	bicne	r0, r7, r0, lsl #28
     ee0:	064e0000 	strbeq	r0, [lr], -r0
     ee4:	064a0000 	strbeq	r0, [sl], -r0
     ee8:	bb0e0000 	bllt	380ef0 <rpi_get_revision+0x380690>
     eec:	70000011 	andvc	r0, r0, r1, lsl r0
     ef0:	6c000006 	stcvs	0, cr0, [r0], {6}
     ef4:	0f000006 	svceq	0x00000006
     ef8:	00000018 	andeq	r0, r0, r8, lsl r0
     efc:	0011f811 	andseq	pc, r1, r1, lsl r8	; <UNPREDICTABLE>
     f00:	00007c00 	andeq	r7, r0, r0, lsl #24
     f04:	007c0100 	rsbseq	r0, ip, r0, lsl #2
     f08:	00000000 	andeq	r0, r0, r0
     f0c:	48020000 	stmdami	r2, {}	; <UNPREDICTABLE>
     f10:	000f2314 	andeq	r2, pc, r4, lsl r3	; <UNPREDICTABLE>
     f14:	12090e00 	andne	r0, r9, #0, 28
     f18:	06920000 	ldreq	r0, [r2], r0
     f1c:	06900000 	ldreq	r0, [r0], r0
     f20:	12000000 	andne	r0, r0, #0, 0
     f24:	0000006c 	andeq	r0, r0, ip, rrx
     f28:	00001215 	andeq	r1, r0, r5, lsl r2
     f2c:	00007413 	andeq	r7, r0, r3, lsl r4
     f30:	00122100 	andseq	r2, r2, r0, lsl #2
     f34:	000f4300 	andeq	r4, pc, r0, lsl #6
     f38:	50011400 	andpl	r1, r1, r0, lsl #8
     f3c:	b8980c05 	ldmlt	r8, {r0, r2, sl, fp}
     f40:	13002000 	movwne	r2, #0
     f44:	00000088 	andeq	r0, r0, r8, lsl #1
     f48:	0000122d 	andeq	r1, r0, sp, lsr #4
     f4c:	00000f66 	andeq	r0, r0, r6, ror #30
     f50:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
     f54:	00b8a00c 	adcseq	sl, r8, ip
     f58:	51011420 	tstpl	r1, r0, lsr #8
     f5c:	0c007408 	cfstrseq	mvf7, [r0], {8}
     f60:	40000008 	andmi	r0, r0, r8
     f64:	8c120021 	ldchi	0, cr0, [r2], {33}	; 0x21
     f68:	15000000 	strne	r0, [r0, #-0]
     f6c:	13000012 	movwne	r0, #18
     f70:	00000118 	andeq	r0, r0, r8, lsl r1
     f74:	00001239 	andeq	r1, r0, r9, lsr r2
     f78:	00000fa8 	andeq	r0, r0, r8, lsr #31
     f7c:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
     f80:	00001003 	andeq	r1, r0, r3
     f84:	51011400 	tstpl	r1, r0, lsl #8
     f88:	00000305 	andeq	r0, r0, r5, lsl #6
     f8c:	01140000 	tsteq	r4, r0
     f90:	00030552 	andeq	r0, r3, r2, asr r5
     f94:	14000000 	strne	r0, [r0], #-0
     f98:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
     f9c:	7d02143e 	cfstrsvc	mvf1, [r2, #-248]	; 0xffffff08
     fa0:	24030500 	strcs	r0, [r3], #-1280	; 0xfffffb00
     fa4:	00000000 	andeq	r0, r0, r0
     fa8:	00011c12 	andeq	r1, r1, r2, lsl ip
     fac:	00124500 	andseq	r4, r2, r0, lsl #10
     fb0:	0d000000 	stceq	0, cr0, [r0, #-0]
     fb4:	00001177 	andeq	r1, r0, r7, ror r1
     fb8:	0000008c 	andeq	r0, r0, ip, lsl #1
     fbc:	00003002 	andeq	r3, r0, r2
     fc0:	05660200 	strbeq	r0, [r6, #-512]!	; 0xfffffe00
     fc4:	00001058 	andeq	r1, r0, r8, asr r0
     fc8:	0011880e 	andseq	r8, r1, lr, lsl #16
     fcc:	0006a900 	andeq	sl, r6, r0, lsl #18
     fd0:	0006a500 	andeq	sl, r6, r0, lsl #10
     fd4:	00300f00 	eorseq	r0, r0, r0, lsl #30
     fd8:	a3100000 	tstge	r0, #0, 0
     fdc:	cb000011 	blgt	4c <.debug_info+0x4c>
     fe0:	c9000006 	stmdbgt	r0, {r1, r2}
     fe4:	12000006 	andne	r0, r0, #6, 0
     fe8:	00000090 	muleq	r0, r0, r0
     fec:	00001215 	andeq	r1, r0, r5, lsl r2
     ff0:	00009813 	andeq	r9, r0, r3, lsl r8
     ff4:	00122100 	andseq	r2, r2, r0, lsl #2
     ff8:	00100700 	andseq	r0, r0, r0, lsl #14
     ffc:	50011400 	andpl	r1, r1, r0, lsl #8
    1000:	b8980c05 	ldmlt	r8, {r0, r2, sl, fp}
    1004:	13002000 	movwne	r2, #0
    1008:	000000a8 	andeq	r0, r0, r8, lsr #1
    100c:	00001221 	andeq	r1, r0, r1, lsr #4
    1010:	0000101e 	andeq	r1, r0, lr, lsl r0
    1014:	05500114 	ldrbeq	r0, [r0, #-276]	; 0xfffffeec
    1018:	00b8800c 	adcseq	r8, r8, ip
    101c:	30130020 	andscc	r0, r3, r0, lsr #32
    1020:	39000001 	stmdbcc	r0, {r0}
    1024:	4d000012 	stcmi	0, cr0, [r0, #-72]	; 0xffffffb8
    1028:	14000010 	strne	r0, [r0], #-16
    102c:	03055001 	movweq	r5, #20481	; 0x5001
    1030:	0000003c 	andeq	r0, r0, ip, lsr r0
    1034:	05510114 	ldrbeq	r0, [r1, #-276]	; 0xfffffeec
    1038:	00000003 	andeq	r0, r0, r3
    103c:	52011400 	andpl	r1, r1, #0, 8
    1040:	000c0305 	andeq	r0, ip, r5, lsl #6
    1044:	01140000 	tsteq	r4, r0
    1048:	5d080253 	sfmpl	f0, 4, [r8, #-332]	; 0xfffffeb4
    104c:	01341200 	teqeq	r4, r0, lsl #4
    1050:	12450000 	subne	r0, r5, #0, 0
    1054:	00000000 	andeq	r0, r0, r0
    1058:	00015013 	andeq	r5, r1, r3, lsl r0
    105c:	00123900 	andseq	r3, r2, r0, lsl #18
    1060:	00108700 	andseq	r8, r0, r0, lsl #14
    1064:	50011400 	andpl	r1, r1, r0, lsl #8
    1068:	00840305 	addeq	r0, r4, r5, lsl #6
    106c:	01140000 	tsteq	r4, r0
    1070:	00030551 	andeq	r0, r3, r1, asr r5
    1074:	14000000 	strne	r0, [r0], #-0
    1078:	03055201 	movweq	r5, #20993	; 0x5201
    107c:	00000018 	andeq	r0, r0, r8, lsl r0
    1080:	02530114 	subseq	r0, r3, #5
    1084:	12006a08 	andne	r6, r0, #8, 20	; 0x8000
    1088:	00000154 	andeq	r0, r0, r4, asr r1
    108c:	00001245 	andeq	r1, r0, r5, asr #4
    1090:	2c130000 	ldccs	0, cr0, [r3], {-0}
    1094:	51000000 	mrspl	r0, (UNDEF: 0)
    1098:	ab000012 	blge	10e8 <.debug_info+0x10e8>
    109c:	14000010 	strne	r0, [r0], #-16
    10a0:	30015101 	andcc	r5, r1, r1, lsl #2
    10a4:	02520114 	subseq	r0, r2, #5
    10a8:	13002008 	movwne	r2, #8
    10ac:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    10b0:	0000125d 	andeq	r1, r0, sp, asr r2
    10b4:	000010c4 	andeq	r1, r0, r4, asr #1
    10b8:	02500114 	subseq	r0, r0, #5
    10bc:	01142008 	tsteq	r4, r8
    10c0:	00400151 	subeq	r0, r0, r1, asr r1
    10c4:	00017013 	andeq	r7, r1, r3, lsl r0
    10c8:	00123900 	andseq	r3, r2, r0, lsl #18
    10cc:	0010f300 	andseq	pc, r0, r0, lsl #6
    10d0:	50011400 	andpl	r1, r1, r0, lsl #8
    10d4:	00840305 	addeq	r0, r4, r5, lsl #6
    10d8:	01140000 	tsteq	r4, r0
    10dc:	b0030551 	andlt	r0, r3, r1, asr r5
    10e0:	14000000 	strne	r0, [r0], #-0
    10e4:	03055201 	movweq	r5, #20993	; 0x5201
    10e8:	00000024 	andeq	r0, r0, r4, lsr #32
    10ec:	02530114 	subseq	r0, r3, #5
    10f0:	12002108 	andne	r2, r0, #2
    10f4:	00000174 	andeq	r0, r0, r4, ror r1
    10f8:	00001245 	andeq	r1, r0, r5, asr #4
    10fc:	00ca1800 	sbceq	r1, sl, r0, lsl #16
    1100:	110d0000 	mrsne	r0, (UNDEF: 13)
    1104:	2c190000 	ldccs	0, cr0, [r9], {-0}
    1108:	11000000 	mrsne	r0, (UNDEF: 0)
    110c:	10fd0a00 	rscsne	r0, sp, r0, lsl #20
    1110:	ea1b0000 	b	6c0008 <rpi_get_revision+0x6bf7a8>
    1114:	02000000 	andeq	r0, r0, #0, 0
    1118:	00620164 	rsbeq	r0, r2, r4, ror #2
    111c:	55030000 	strpl	r0, [r3, #-0]
    1120:	1c000011 	stcne	0, cr0, [r0], {17}
    1124:	0000000e 	andeq	r0, r0, lr
    1128:	2c146402 	cfldrscs	mvf6, [r4], {2}
    112c:	1c000000 	stcne	0, cr0, [r0], {-0}
    1130:	0000005d 	andeq	r0, r0, sp, asr r0
    1134:	552c6402 	strpl	r6, [ip, #-1026]!	; 0xfffffbfe
    1138:	1d000011 	stcne	0, cr0, [r0, #-68]	; 0xffffffbc
    113c:	68020075 	stmdavs	r2, {r0, r2, r4, r5, r6}
    1140:	00115c18 	andseq	r5, r1, r8, lsl ip
    1144:	00d11700 	sbcseq	r1, r1, r0, lsl #14
    1148:	11720000 	cmnne	r2, r0
    114c:	03050000 	movweq	r0, #20480	; 0x5000
    1150:	00000018 	andeq	r0, r0, r8, lsl r0
    1154:	5b040900 	blpl	10355c <rpi_get_revision+0x102cfc>
    1158:	1e000011 	mcrne	0, 0, r0, cr0, cr1, {0}
    115c:	006e0409 	rsbeq	r0, lr, r9, lsl #8
    1160:	ca180000 	bgt	601168 <rpi_get_revision+0x600908>
    1164:	72000000 	andvc	r0, r0, #0, 0
    1168:	19000011 	stmdbne	r0, {r0, r4}
    116c:	0000002c 	andeq	r0, r0, ip, lsr #32
    1170:	620a0009 	andvs	r0, sl, #9, 0
    1174:	1b000011 	blne	11c0 <.debug_info+0x11c0>
    1178:	000000c7 	andeq	r0, r0, r7, asr #1
    117c:	2c014f02 	stccs	15, cr4, [r1], {2}
    1180:	03000000 	movweq	r0, #0
    1184:	000011ae 	andeq	r1, r0, lr, lsr #3
    1188:	00000e1c 	andeq	r0, r0, ip, lsl lr
    118c:	144f0200 	strbne	r0, [pc], #-512	; 1194 <.debug_info+0x1194>
    1190:	0000002c 	andeq	r0, r0, ip, lsr #32
    1194:	0000d117 	andeq	sp, r0, r7, lsl r1
    1198:	00117200 	andseq	r7, r1, r0, lsl #4
    119c:	0c030500 	cfstr32eq	mvfx0, [r3], {-0}
    11a0:	1d000000 	stcne	0, cr0, [r0, #-0]
    11a4:	59020076 	stmdbpl	r2, {r1, r2, r4, r5, r6}
    11a8:	0000620e 	andeq	r6, r0, lr, lsl #4
    11ac:	431f0000 	tstmi	pc, #0, 0
    11b0:	02000000 	andeq	r0, r0, #0, 0
    11b4:	e303013b 	movw	r0, #12603	; 0x313b
    11b8:	1c000011 	stcne	0, cr0, [r0], {17}
    11bc:	0000000e 	andeq	r0, r0, lr
    11c0:	2c153b02 			; <UNDEFINED> instruction: 0x2c153b02
    11c4:	1c000000 	stcne	0, cr0, [r0], {-0}
    11c8:	0000005d 	andeq	r0, r0, sp, asr r0
    11cc:	552d3b02 	strpl	r3, [sp, #-2818]!	; 0xfffff4fe
    11d0:	17000011 	smladne	r0, r1, r0, r0
    11d4:	000000d1 	ldrdeq	r0, [r0], -r1
    11d8:	000011f3 	strdeq	r1, [r0], -r3
    11dc:	00000305 	andeq	r0, r0, r5, lsl #6
    11e0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    11e4:	000000ca 	andeq	r0, r0, sl, asr #1
    11e8:	000011f3 	strdeq	r1, [r0], -r3
    11ec:	00002c19 	andeq	r2, r0, r9, lsl ip
    11f0:	0a000a00 	beq	39f8 <rpi_get_revision+0x3198>
    11f4:	000011e3 	andeq	r1, r0, r3, ror #3
    11f8:	00004e1b 	andeq	r4, r0, fp, lsl lr
    11fc:	18340200 	ldmdane	r4!, {r9}
    1200:	00000062 	andeq	r0, r0, r2, rrx
    1204:	00121503 	andseq	r1, r2, r3, lsl #10
    1208:	70632000 	rsbvc	r2, r3, r0
    120c:	30340200 	eorscc	r0, r4, r0, lsl #4
    1210:	00001155 	andeq	r1, r0, r5, asr r1
    1214:	019e2100 	orrseq	r2, lr, r0, lsl #2
    1218:	019e0000 	orrseq	r0, lr, r0
    121c:	9e040000 	cdpls	0, 0, cr0, cr4, cr0, {0}
    1220:	00572106 	subseq	r2, r7, r6, lsl #2
    1224:	00570000 	subseq	r0, r7, r0
    1228:	c4040000 	strgt	r0, [r4], #-0
    122c:	00e4210a 	rsceq	r2, r4, sl, lsl #2
    1230:	00e40000 	rsceq	r0, r4, r0
    1234:	af040000 	svcge	0x00040000
    1238:	01972106 	orrseq	r2, r7, r6, lsl #2
    123c:	01970000 	orrseq	r0, r7, r0
    1240:	28040000 	stmdacs	r4, {}	; <UNPREDICTABLE>
    1244:	00702106 	rsbseq	r2, r0, r6, lsl #2
    1248:	00700000 	rsbseq	r0, r0, r0
    124c:	6e040000 	cdpvs	0, 0, cr0, cr4, cr0, {0}
    1250:	00c02106 	sbceq	r2, r0, r6, lsl #2
    1254:	00c00000 	sbceq	r0, r0, r0
    1258:	f4040000 	vst4.8	{d0-d3}, [r4], r0
    125c:	00162107 	andseq	r2, r6, r7, lsl #2
    1260:	00160000 	andseq	r0, r6, r0
    1264:	7c040000 	stcvc	0, cr0, [r4], {-0}
    1268:	02922107 	addseq	r2, r2, #-1073741823	; 0xc0000001
    126c:	02920000 	addseq	r0, r2, #0, 0
    1270:	1d040000 	stcne	0, cr0, [r4, #-0]
    1274:	Address 0x0000000000001274 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <rpi_get_revision+0x2bf84c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00350400 	eorseq	r0, r5, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <rpi_get_revision+0x2ce014>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <rpi_get_revision+0xe83008>
  58:	0b390b3b 	bleq	e42d4c <rpi_get_revision+0xe424ec>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <rpi_get_revision+0x3430>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	00260a00 	eoreq	r0, r6, r0, lsl #20
  70:	00001349 	andeq	r1, r0, r9, asr #6
  74:	3f012e0b 	svccc	0x00012e0b
  78:	3a0e0319 	bcc	380ce4 <rpi_get_revision+0x380484>
  7c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  80:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  84:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  88:	97184006 	ldrls	r4, [r8, -r6]
  8c:	13011942 	movwne	r1, #6466	; 0x1942
  90:	340c0000 	strcc	r0, [ip], #-0
  94:	3a080300 	bcc	200c9c <rpi_get_revision+0x20043c>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a0:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
  a4:	1331011d 	teqne	r1, #1073741831	; 0x40000007
  a8:	42b80152 	adcsmi	r0, r8, #-2147483628	; 0x80000014
  ac:	5817550b 	ldmdapl	r7, {r0, r1, r3, r8, sl, ip, lr}
  b0:	570b590b 	strpl	r5, [fp, -fp, lsl #18]
  b4:	0013010b 	andseq	r0, r3, fp, lsl #2
  b8:	00050e00 	andeq	r0, r5, r0, lsl #28
  bc:	17021331 	smladxne	r2, r1, r3, r1
  c0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  c4:	010b0f00 	tsteq	fp, r0, lsl #30
  c8:	00001755 	andeq	r1, r0, r5, asr r7
  cc:	31003410 	tstcc	r0, r0, lsl r4
  d0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  d4:	00001742 	andeq	r1, r0, r2, asr #14
  d8:	31011d11 	tstcc	r1, r1, lsl sp
  dc:	b8015213 	stmdalt	r1, {r0, r1, r4, r9, ip, lr}
  e0:	01110b42 	tsteq	r1, r2, asr #22
  e4:	0b580612 	bleq	1601934 <rpi_get_revision+0x16010d4>
  e8:	0b570b59 	bleq	15c2e54 <rpi_get_revision+0x15c25f4>
  ec:	00001301 	andeq	r1, r0, r1, lsl #6
  f0:	01828912 	orreq	r8, r2, r2, lsl r9
  f4:	31011100 	mrscc	r1, (UNDEF: 17)
  f8:	13000013 	movwne	r0, #19
  fc:	01018289 	smlabbeq	r1, r9, r2, r8
 100:	13310111 	teqne	r1, #1073741828	; 0x40000004
 104:	00001301 	andeq	r1, r0, r1, lsl #6
 108:	01828a14 	orreq	r8, r2, r4, lsl sl
 10c:	91180200 	tstls	r8, r0, lsl #4
 110:	00001842 	andeq	r1, r0, r2, asr #16
 114:	01828915 	orreq	r8, r2, r5, lsl r9
 118:	31011101 	tstcc	r1, r1, lsl #2
 11c:	16000013 			; <UNDEFINED> instruction: 0x16000013
 120:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 124:	0b3b0b3a 	bleq	ec2e14 <rpi_get_revision+0xec25b4>
 128:	13490b39 	movtne	r0, #39737	; 0x9b39
 12c:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 130:	17000017 	smladne	r0, r7, r0, r0
 134:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 138:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
 13c:	00001802 	andeq	r1, r0, r2, lsl #16
 140:	49010118 	stmdbmi	r1, {r3, r4, r8}
 144:	00130113 	andseq	r0, r3, r3, lsl r1
 148:	00211900 	eoreq	r1, r1, r0, lsl #18
 14c:	0b2f1349 	bleq	bc4e78 <rpi_get_revision+0xbc4618>
 150:	051a0000 	ldreq	r0, [sl, #-0]
 154:	3a080300 	bcc	200d5c <rpi_get_revision+0x2004fc>
 158:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 15c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 160:	1742b717 	smlaldne	fp, r2, r7, r7
 164:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
 168:	3a0e0301 	bcc	380d74 <rpi_get_revision+0x380514>
 16c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 170:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 174:	010b2013 	tsteq	fp, r3, lsl r0
 178:	1c000013 	stcne	0, cr0, [r0], {19}
 17c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 180:	0b3b0b3a 	bleq	ec2e70 <rpi_get_revision+0xec2610>
 184:	13490b39 	movtne	r0, #39737	; 0x9b39
 188:	341d0000 	ldrcc	r0, [sp], #-0
 18c:	3a080300 	bcc	200d94 <rpi_get_revision+0x200534>
 190:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 194:	0013490b 	andseq	r4, r3, fp, lsl #18
 198:	00351e00 	eorseq	r1, r5, r0, lsl #28
 19c:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
 1a0:	3a0e0301 	bcc	380dac <rpi_get_revision+0x38054c>
 1a4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1a8:	2019270b 	andscs	r2, r9, fp, lsl #14
 1ac:	0013010b 	andseq	r0, r3, fp, lsl #2
 1b0:	00052000 	andeq	r2, r5, r0
 1b4:	0b3a0803 	bleq	e821c8 <rpi_get_revision+0xe81968>
 1b8:	0b390b3b 	bleq	e42eac <rpi_get_revision+0xe4264c>
 1bc:	00001349 	andeq	r1, r0, r9, asr #6
 1c0:	3f002e21 	svccc	0x00002e21
 1c4:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 1c8:	3a0e030e 	bcc	380e08 <rpi_get_revision+0x3805a8>
 1cc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1d0:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000201 	andeq	r0, r0, r1, lsl #4
   4:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
   8:	0000091c 	andeq	r0, r0, ip, lsl r9
   c:	48540001 	ldmdami	r4, {r0}^
  10:	d4000009 	strle	r0, [r0], #-9
  14:	01000009 	tsteq	r0, r9
  18:	00005400 	andeq	r5, r0, r0, lsl #8
  1c:	00000000 	andeq	r0, r0, r0
  20:	02010000 	andeq	r0, r1, #0, 0
  24:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
  28:	091c0000 	ldmdbeq	ip, {}	; <UNPREDICTABLE>
  2c:	00020000 	andeq	r0, r2, r0
  30:	09489f38 	stmdbeq	r8, {r3, r4, r5, r8, r9, sl, fp, ip, pc}^
  34:	09d40000 	ldmibeq	r4, {}^	; <UNPREDICTABLE>
  38:	00020000 	andeq	r0, r2, r0
  3c:	00009f38 	andeq	r9, r0, r8, lsr pc
  40:	00000000 	andeq	r0, r0, r0
  44:	00040000 	andeq	r0, r4, r0
  48:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
  4c:	09300000 	ldmdbeq	r0!, {}	; <UNPREDICTABLE>
  50:	00010000 	andeq	r0, r1, r0
  54:	00098054 	andeq	r8, r9, r4, asr r0
  58:	0009d400 	andeq	sp, r9, r0, lsl #8
  5c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
  68:	00000003 	andeq	r0, r0, r3
  6c:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
  70:	000008e8 	andeq	r0, r0, r8, ror #17
  74:	48540001 	ldmdami	r4, {r0}^
  78:	68000009 	stmdavs	r0, {r0, r3}
  7c:	01000009 	tsteq	r0, r9
  80:	00005400 	andeq	r5, r0, r0, lsl #8
  84:	00000000 	andeq	r0, r0, r0
  88:	00030000 	andeq	r0, r3, r0
  8c:	08bc0000 	ldmeq	ip!, {}	; <UNPREDICTABLE>
  90:	08e80000 	stmiaeq	r8!, {}^	; <UNPREDICTABLE>
  94:	00020000 	andeq	r0, r2, r0
  98:	09489f38 	stmdbeq	r8, {r3, r4, r5, r8, r9, sl, fp, ip, pc}^
  9c:	09680000 	stmdbeq	r8!, {}^	; <UNPREDICTABLE>
  a0:	00020000 	andeq	r0, r2, r0
  a4:	00009f38 	andeq	r9, r0, r8, lsr pc
  a8:	00000000 	andeq	r0, r0, r0
  ac:	03010000 	movweq	r0, #4096	; 0x1000
  b0:	000008d8 	ldrdeq	r0, [r0], -r8
  b4:	000008d8 	ldrdeq	r0, [r0], -r8
  b8:	00540001 	subseq	r0, r4, r1
  bc:	00000000 	andeq	r0, r0, r0
  c0:	02000000 	andeq	r0, r0, #0, 0
  c4:	e8000002 	stmda	r0, {r1}
  c8:	10000008 	andne	r0, r0, r8
  cc:	02000009 	andeq	r0, r0, #9, 0
  d0:	689f3800 	ldmvs	pc, {fp, ip, sp}	; <UNPREDICTABLE>
  d4:	80000009 	andhi	r0, r0, r9
  d8:	02000009 	andeq	r0, r0, #9, 0
  dc:	009f3800 	addseq	r3, pc, r0, lsl #16
	...
  e8:	00090400 	andeq	r0, r9, r0, lsl #8
  ec:	00090800 	andeq	r0, r9, r0, lsl #16
  f0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
  fc:	00000201 	andeq	r0, r0, r1, lsl #4
 100:	00000748 	andeq	r0, r0, r8, asr #14
 104:	000007a8 	andeq	r0, r0, r8, lsr #15
 108:	d4540001 	ldrble	r0, [r4], #-1
 10c:	60000007 	andvs	r0, r0, r7
 110:	01000008 	tsteq	r0, r8
 114:	00005400 	andeq	r5, r0, r0, lsl #8
 118:	00000000 	andeq	r0, r0, r0
 11c:	02010000 	andeq	r0, r1, #0, 0
 120:	07480000 	strbeq	r0, [r8, -r0]
 124:	07a80000 	streq	r0, [r8, r0]!
 128:	00020000 	andeq	r0, r2, r0
 12c:	07d49f38 			; <UNDEFINED> instruction: 0x07d49f38
 130:	08600000 	stmdaeq	r0!, {}^	; <UNPREDICTABLE>
 134:	00020000 	andeq	r0, r2, r0
 138:	00009f38 	andeq	r9, r0, r8, lsr pc
 13c:	00000000 	andeq	r0, r0, r0
 140:	00040000 	andeq	r0, r4, r0
 144:	079c0000 	ldreq	r0, [ip, r0]
 148:	07bc0000 	ldreq	r0, [ip, r0]!
 14c:	00010000 	andeq	r0, r1, r0
 150:	00080c54 	andeq	r0, r8, r4, asr ip
 154:	00086000 	andeq	r6, r8, r0
 158:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 164:	00000003 	andeq	r0, r0, r3
 168:	00000748 	andeq	r0, r0, r8, asr #14
 16c:	00000774 	andeq	r0, r0, r4, ror r7
 170:	d4540001 	ldrble	r0, [r4], #-1
 174:	f4000007 	vst4.8	{d0-d3}, [r0], r7
 178:	01000007 	tsteq	r0, r7
 17c:	00005400 	andeq	r5, r0, r0, lsl #8
 180:	00000000 	andeq	r0, r0, r0
 184:	00030000 	andeq	r0, r3, r0
 188:	07480000 	strbeq	r0, [r8, -r0]
 18c:	07740000 	ldrbeq	r0, [r4, -r0]!
 190:	00020000 	andeq	r0, r2, r0
 194:	07d49f38 			; <UNDEFINED> instruction: 0x07d49f38
 198:	07f40000 	ldrbeq	r0, [r4, r0]!
 19c:	00020000 	andeq	r0, r2, r0
 1a0:	00009f38 	andeq	r9, r0, r8, lsr pc
 1a4:	00000000 	andeq	r0, r0, r0
 1a8:	03010000 	movweq	r0, #4096	; 0x1000
 1ac:	00000764 	andeq	r0, r0, r4, ror #14
 1b0:	00000764 	andeq	r0, r0, r4, ror #14
 1b4:	00540001 	subseq	r0, r4, r1
 1b8:	00000000 	andeq	r0, r0, r0
 1bc:	02000000 	andeq	r0, r0, #0, 0
 1c0:	74000002 	strvc	r0, [r0], #-2
 1c4:	9c000007 	stcls	0, cr0, [r0], {7}
 1c8:	02000007 	andeq	r0, r0, #7, 0
 1cc:	f49f3800 			; <UNDEFINED> instruction: 0xf49f3800
 1d0:	0c000007 	stceq	0, cr0, [r0], {7}
 1d4:	02000008 	andeq	r0, r0, #8, 0
 1d8:	009f3800 	addseq	r3, pc, r0, lsl #16
	...
 1e4:	00079000 	andeq	r9, r7, r0
 1e8:	00079400 	andeq	r9, r7, r0, lsl #8
 1ec:	50000100 	andpl	r0, r0, r0, lsl #2
	...
 200:	00000684 	andeq	r0, r0, r4, lsl #13
 204:	00000698 	muleq	r0, r8, r6
 208:	98500001 	ldmdals	r0, {r0}^
 20c:	c4000006 	strgt	r0, [r0], #-6
 210:	04000006 	streq	r0, [r0], #-6
 214:	5001f300 	andpl	pc, r1, r0, lsl #6
 218:	0006c49f 	muleq	r6, pc, r4	; <UNPREDICTABLE>
 21c:	0006cc00 	andeq	ip, r6, r0, lsl #24
 220:	50000100 	andpl	r0, r0, r0, lsl #2
 224:	000006cc 	andeq	r0, r0, ip, asr #13
 228:	000006ec 	andeq	r0, r0, ip, ror #13
 22c:	01f30004 	mvnseq	r0, r4
 230:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 240:	04f80000 	ldrbteq	r0, [r8], #0
 244:	05180000 	ldreq	r0, [r8, #-0]
 248:	00010000 	andeq	r0, r1, r0
 24c:	00051850 	andeq	r1, r5, r0, asr r8
 250:	0005e000 	andeq	lr, r5, r0
 254:	56000100 	strpl	r0, [r0], -r0, lsl #2
 258:	000005e0 	andeq	r0, r0, r0, ror #11
 25c:	000005e8 	andeq	r0, r0, r8, ror #11
 260:	e8500001 	ldmda	r0, {r0}^
 264:	84000005 	strhi	r0, [r0], #-5
 268:	01000006 	tsteq	r0, r6
 26c:	00005600 	andeq	r5, r0, r0, lsl #12
	...
 27c:	04f80000 	ldrbteq	r0, [r8], #0
 280:	05180000 	ldreq	r0, [r8, #-0]
 284:	00010000 	andeq	r0, r1, r0
 288:	00051851 	andeq	r1, r5, r1, asr r8
 28c:	0005e000 	andeq	lr, r5, r0
 290:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 294:	000005e0 	andeq	r0, r0, r0, ror #11
 298:	000005e4 	andeq	r0, r0, r4, ror #11
 29c:	e4510001 	ldrb	r0, [r1], #-1
 2a0:	84000005 	strhi	r0, [r0], #-5
 2a4:	01000006 	tsteq	r0, r6
 2a8:	00005500 	andeq	r5, r0, r0, lsl #10
 2ac:	00000000 	andeq	r0, r0, r0
 2b0:	02010000 	andeq	r0, r1, #0, 0
 2b4:	056c0000 	strbeq	r0, [ip, #-0]!
 2b8:	05cc0000 	strbeq	r0, [ip]
 2bc:	00010000 	andeq	r0, r1, r0
 2c0:	0005f854 	andeq	pc, r5, r4, asr r8	; <UNPREDICTABLE>
 2c4:	00068400 	andeq	r8, r6, r0, lsl #8
 2c8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 2d4:	00000201 	andeq	r0, r0, r1, lsl #4
 2d8:	0000056c 	andeq	r0, r0, ip, ror #10
 2dc:	000005cc 	andeq	r0, r0, ip, asr #11
 2e0:	9f380002 	svcls	0x00380002
 2e4:	000005f8 	strdeq	r0, [r0], -r8
 2e8:	00000684 	andeq	r0, r0, r4, lsl #13
 2ec:	9f380002 	svcls	0x00380002
	...
 2f8:	00000004 	andeq	r0, r0, r4
 2fc:	000005c0 	andeq	r0, r0, r0, asr #11
 300:	000005e0 	andeq	r0, r0, r0, ror #11
 304:	30540001 	subscc	r0, r4, r1
 308:	84000006 	strhi	r0, [r0], #-6
 30c:	01000006 	tsteq	r0, r6
 310:	00005400 	andeq	r5, r0, r0, lsl #8
 314:	00000000 	andeq	r0, r0, r0
 318:	00030000 	andeq	r0, r3, r0
 31c:	056c0000 	strbeq	r0, [ip, #-0]!
 320:	05980000 	ldreq	r0, [r8]
 324:	00010000 	andeq	r0, r1, r0
 328:	0005f854 	andeq	pc, r5, r4, asr r8	; <UNPREDICTABLE>
 32c:	00061800 	andeq	r1, r6, r0, lsl #16
 330:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 33c:	00000003 	andeq	r0, r0, r3
 340:	0000056c 	andeq	r0, r0, ip, ror #10
 344:	00000598 	muleq	r0, r8, r5
 348:	9f380002 	svcls	0x00380002
 34c:	000005f8 	strdeq	r0, [r0], -r8
 350:	00000618 	andeq	r0, r0, r8, lsl r6
 354:	9f380002 	svcls	0x00380002
	...
 360:	05880301 	streq	r0, [r8, #769]	; 0x301
 364:	05880000 	streq	r0, [r8]
 368:	00010000 	andeq	r0, r1, r0
 36c:	00000054 	andeq	r0, r0, r4, asr r0
 370:	00000000 	andeq	r0, r0, r0
 374:	00020200 	andeq	r0, r2, r0, lsl #4
 378:	00059800 	andeq	r9, r5, r0, lsl #16
 37c:	0005c000 	andeq	ip, r5, r0
 380:	38000200 	stmdacc	r0, {r9}
 384:	0006189f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
 388:	00063000 	andeq	r3, r6, r0
 38c:	38000200 	stmdacc	r0, {r9}
 390:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 394:	00000000 	andeq	r0, r0, r0
 398:	b4000000 	strlt	r0, [r0], #-0
 39c:	b8000005 	stmdalt	r0, {r0, r2}
 3a0:	01000005 	tsteq	r0, r5
 3a4:	00005000 	andeq	r5, r0, r0
	...
 3b4:	03780000 	cmneq	r8, #0, 0
 3b8:	03940000 	orrseq	r0, r4, #0, 0
 3bc:	00010000 	andeq	r0, r1, r0
 3c0:	00039450 	andeq	r9, r3, r0, asr r4
 3c4:	00045400 	andeq	r5, r4, r0, lsl #8
 3c8:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 3cc:	00000454 	andeq	r0, r0, r4, asr r4
 3d0:	0000045c 	andeq	r0, r0, ip, asr r4
 3d4:	5c500001 	mrrcpl	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 3d8:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
 3dc:	01000004 	tsteq	r0, r4
 3e0:	00005500 	andeq	r5, r0, r0, lsl #10
 3e4:	00000000 	andeq	r0, r0, r0
 3e8:	02010000 	andeq	r0, r1, #0, 0
 3ec:	03e00000 	mvneq	r0, #0, 0
 3f0:	04400000 	strbeq	r0, [r0], #-0
 3f4:	00010000 	andeq	r0, r1, r0
 3f8:	00046c54 	andeq	r6, r4, r4, asr ip
 3fc:	0004f800 	andeq	pc, r4, r0, lsl #16
 400:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 40c:	00000201 	andeq	r0, r0, r1, lsl #4
 410:	000003e0 	andeq	r0, r0, r0, ror #7
 414:	00000440 	andeq	r0, r0, r0, asr #8
 418:	9f380002 	svcls	0x00380002
 41c:	0000046c 	andeq	r0, r0, ip, ror #8
 420:	000004f8 	strdeq	r0, [r0], -r8
 424:	9f380002 	svcls	0x00380002
	...
 430:	00000004 	andeq	r0, r0, r4
 434:	00000434 	andeq	r0, r0, r4, lsr r4
 438:	00000454 	andeq	r0, r0, r4, asr r4
 43c:	a4540001 	ldrbge	r0, [r4], #-1
 440:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
 444:	01000004 	tsteq	r0, r4
 448:	00005400 	andeq	r5, r0, r0, lsl #8
 44c:	00000000 	andeq	r0, r0, r0
 450:	00030000 	andeq	r0, r3, r0
 454:	03e00000 	mvneq	r0, #0, 0
 458:	040c0000 	streq	r0, [ip], #-0
 45c:	00010000 	andeq	r0, r1, r0
 460:	00046c54 	andeq	r6, r4, r4, asr ip
 464:	00048c00 	andeq	r8, r4, r0, lsl #24
 468:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 474:	00000003 	andeq	r0, r0, r3
 478:	000003e0 	andeq	r0, r0, r0, ror #7
 47c:	0000040c 	andeq	r0, r0, ip, lsl #8
 480:	9f380002 	svcls	0x00380002
 484:	0000046c 	andeq	r0, r0, ip, ror #8
 488:	0000048c 	andeq	r0, r0, ip, lsl #9
 48c:	9f380002 	svcls	0x00380002
	...
 498:	03fc0301 	mvnseq	r0, #67108864	; 0x4000000
 49c:	03fc0000 	mvnseq	r0, #0, 0
 4a0:	00010000 	andeq	r0, r1, r0
 4a4:	00000054 	andeq	r0, r0, r4, asr r0
 4a8:	00000000 	andeq	r0, r0, r0
 4ac:	00020200 	andeq	r0, r2, r0, lsl #4
 4b0:	00040c00 	andeq	r0, r4, r0, lsl #24
 4b4:	00043400 	andeq	r3, r4, r0, lsl #8
 4b8:	38000200 	stmdacc	r0, {r9}
 4bc:	00048c9f 	muleq	r4, pc, ip	; <UNPREDICTABLE>
 4c0:	0004a400 	andeq	sl, r4, r0, lsl #8
 4c4:	38000200 	stmdacc	r0, {r9}
 4c8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 4cc:	00000000 	andeq	r0, r0, r0
 4d0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
 4d4:	2c000004 	stccs	0, cr0, [r0], {4}
 4d8:	01000004 	tsteq	r0, r4
 4dc:	00005000 	andeq	r5, r0, r0
 4e0:	00000000 	andeq	r0, r0, r0
 4e4:	02010000 	andeq	r0, r1, #0, 0
 4e8:	02100000 	andseq	r0, r0, #0, 0
 4ec:	02700000 	rsbseq	r0, r0, #0, 0
 4f0:	00010000 	andeq	r0, r1, r0
 4f4:	0002a854 	andeq	sl, r2, r4, asr r8
 4f8:	00030000 	andeq	r0, r3, r0
 4fc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 508:	00000201 	andeq	r0, r0, r1, lsl #4
 50c:	00000210 	andeq	r0, r0, r0, lsl r2
 510:	00000270 	andeq	r0, r0, r0, ror r2
 514:	9f380002 	svcls	0x00380002
 518:	000002a8 	andeq	r0, r0, r8, lsr #5
 51c:	00000300 	andeq	r0, r0, r0, lsl #6
 520:	9f380002 	svcls	0x00380002
	...
 52c:	00000004 	andeq	r0, r0, r4
 530:	00000264 	andeq	r0, r0, r4, ror #4
 534:	00000290 	muleq	r0, r0, r2
 538:	e0540001 	subs	r0, r4, r1
 53c:	78000002 	stmdavc	r0, {r1}
 540:	01000003 	tsteq	r0, r3
 544:	00005400 	andeq	r5, r0, r0, lsl #8
 548:	00000000 	andeq	r0, r0, r0
 54c:	00030000 	andeq	r0, r3, r0
 550:	02100000 	andseq	r0, r0, #0, 0
 554:	023c0000 	eorseq	r0, ip, #0, 0
 558:	00010000 	andeq	r0, r1, r0
 55c:	0002a854 	andeq	sl, r2, r4, asr r8
 560:	0002c800 	andeq	ip, r2, r0, lsl #16
 564:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 570:	00000003 	andeq	r0, r0, r3
 574:	00000210 	andeq	r0, r0, r0, lsl r2
 578:	0000023c 	andeq	r0, r0, ip, lsr r2
 57c:	9f380002 	svcls	0x00380002
 580:	000002a8 	andeq	r0, r0, r8, lsr #5
 584:	000002c8 	andeq	r0, r0, r8, asr #5
 588:	9f380002 	svcls	0x00380002
	...
 594:	022c0301 	eoreq	r0, ip, #67108864	; 0x4000000
 598:	022c0000 	eoreq	r0, ip, #0, 0
 59c:	00010000 	andeq	r0, r1, r0
 5a0:	00000054 	andeq	r0, r0, r4, asr r0
 5a4:	00000000 	andeq	r0, r0, r0
 5a8:	00020200 	andeq	r0, r2, r0, lsl #4
 5ac:	00023c00 	andeq	r3, r2, r0, lsl #24
 5b0:	00026400 	andeq	r6, r2, r0, lsl #8
 5b4:	38000200 	stmdacc	r0, {r9}
 5b8:	0002c89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
 5bc:	0002e000 	andeq	lr, r2, r0
 5c0:	38000200 	stmdacc	r0, {r9}
 5c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 5c8:	00000000 	andeq	r0, r0, r0
 5cc:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 5d0:	5c000002 	stcpl	0, cr0, [r0], {2}
 5d4:	01000002 	tsteq	r0, r2
 5d8:	00005000 	andeq	r5, r0, r0
 5dc:	00000000 	andeq	r0, r0, r0
 5e0:	02010000 	andeq	r0, r1, #0, 0
 5e4:	00600000 	rsbeq	r0, r0, r0
 5e8:	00c00000 	sbceq	r0, r0, r0
 5ec:	00010000 	andeq	r0, r1, r0
 5f0:	0000fc54 	andeq	pc, r0, r4, asr ip	; <UNPREDICTABLE>
 5f4:	00015400 	andeq	r5, r1, r0, lsl #8
 5f8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 604:	00000201 	andeq	r0, r0, r1, lsl #4
 608:	00000060 	andeq	r0, r0, r0, rrx
 60c:	000000c0 	andeq	r0, r0, r0, asr #1
 610:	9f380002 	svcls	0x00380002
 614:	000000fc 	strdeq	r0, [r0], -ip
 618:	00000154 	andeq	r0, r0, r4, asr r1
 61c:	9f380002 	svcls	0x00380002
	...
 628:	00000004 	andeq	r0, r0, r4
 62c:	000000b4 	strheq	r0, [r0], -r4
 630:	000000e4 	andeq	r0, r0, r4, ror #1
 634:	34540001 	ldrbcc	r0, [r4], #-1
 638:	b0000001 	andlt	r0, r0, r1
 63c:	01000001 	tsteq	r0, r1
 640:	00005400 	andeq	r5, r0, r0, lsl #8
 644:	00000000 	andeq	r0, r0, r0
 648:	00030000 	andeq	r0, r3, r0
 64c:	00600000 	rsbeq	r0, r0, r0
 650:	008c0000 	addeq	r0, ip, r0
 654:	00010000 	andeq	r0, r1, r0
 658:	0000fc54 	andeq	pc, r0, r4, asr ip	; <UNPREDICTABLE>
 65c:	00011c00 	andeq	r1, r1, r0, lsl #24
 660:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 66c:	00000003 	andeq	r0, r0, r3
 670:	00000060 	andeq	r0, r0, r0, rrx
 674:	0000008c 	andeq	r0, r0, ip, lsl #1
 678:	9f380002 	svcls	0x00380002
 67c:	000000fc 	strdeq	r0, [r0], -ip
 680:	0000011c 	andeq	r0, r0, ip, lsl r1
 684:	9f380002 	svcls	0x00380002
	...
 690:	007c0301 	rsbseq	r0, ip, r1, lsl #6
 694:	007c0000 	rsbseq	r0, ip, r0
 698:	00010000 	andeq	r0, r1, r0
 69c:	00000054 	andeq	r0, r0, r4, asr r0
 6a0:	00000000 	andeq	r0, r0, r0
 6a4:	00020200 	andeq	r0, r2, r0, lsl #4
 6a8:	00008c00 	andeq	r8, r0, r0, lsl #24
 6ac:	0000b400 	andeq	fp, r0, r0, lsl #8
 6b0:	38000200 	stmdacc	r0, {r9}
 6b4:	00011c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
 6b8:	00013400 	andeq	r3, r1, r0, lsl #8
 6bc:	38000200 	stmdacc	r0, {r9}
 6c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 6c4:	00000000 	andeq	r0, r0, r0
 6c8:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
 6cc:	ac000000 	stcge	0, cr0, [r0], {-0}
 6d0:	01000000 	mrseq	r0, (UNDEF: 0)
 6d4:	00005000 	andeq	r5, r0, r0
 6d8:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000009d4 	ldrdeq	r0, [r0], -r4
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000060 	andeq	r0, r0, r0, rrx
   4:	000000c0 	andeq	r0, r0, r0, asr #1
   8:	000000fc 	strdeq	r0, [r0], -ip
   c:	00000154 	andeq	r0, r0, r4, asr r1
	...
  18:	00000060 	andeq	r0, r0, r0, rrx
  1c:	0000008c 	andeq	r0, r0, ip, lsl #1
  20:	000000fc 	strdeq	r0, [r0], -ip
  24:	0000011c 	andeq	r0, r0, ip, lsl r1
	...
  30:	0000008c 	andeq	r0, r0, ip, lsl #1
  34:	000000b4 	strheq	r0, [r0], -r4
  38:	0000011c 	andeq	r0, r0, ip, lsl r1
  3c:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  48:	00000210 	andeq	r0, r0, r0, lsl r2
  4c:	00000270 	andeq	r0, r0, r0, ror r2
  50:	000002a8 	andeq	r0, r0, r8, lsr #5
  54:	00000300 	andeq	r0, r0, r0, lsl #6
	...
  60:	00000210 	andeq	r0, r0, r0, lsl r2
  64:	0000023c 	andeq	r0, r0, ip, lsr r2
  68:	000002a8 	andeq	r0, r0, r8, lsr #5
  6c:	000002c8 	andeq	r0, r0, r8, asr #5
	...
  78:	0000023c 	andeq	r0, r0, ip, lsr r2
  7c:	00000264 	andeq	r0, r0, r4, ror #4
  80:	000002c8 	andeq	r0, r0, r8, asr #5
  84:	000002e0 	andeq	r0, r0, r0, ror #5
	...
  90:	000003e0 	andeq	r0, r0, r0, ror #7
  94:	00000440 	andeq	r0, r0, r0, asr #8
  98:	0000046c 	andeq	r0, r0, ip, ror #8
  9c:	000004f8 	strdeq	r0, [r0], -r8
	...
  a8:	000003e0 	andeq	r0, r0, r0, ror #7
  ac:	0000040c 	andeq	r0, r0, ip, lsl #8
  b0:	0000046c 	andeq	r0, r0, ip, ror #8
  b4:	0000048c 	andeq	r0, r0, ip, lsl #9
	...
  c0:	0000040c 	andeq	r0, r0, ip, lsl #8
  c4:	00000434 	andeq	r0, r0, r4, lsr r4
  c8:	0000048c 	andeq	r0, r0, ip, lsl #9
  cc:	000004a4 	andeq	r0, r0, r4, lsr #9
	...
  d8:	0000056c 	andeq	r0, r0, ip, ror #10
  dc:	000005cc 	andeq	r0, r0, ip, asr #11
  e0:	000005f8 	strdeq	r0, [r0], -r8
  e4:	00000684 	andeq	r0, r0, r4, lsl #13
	...
  f0:	0000056c 	andeq	r0, r0, ip, ror #10
  f4:	00000598 	muleq	r0, r8, r5
  f8:	000005f8 	strdeq	r0, [r0], -r8
  fc:	00000618 	andeq	r0, r0, r8, lsl r6
	...
 108:	00000598 	muleq	r0, r8, r5
 10c:	000005c0 	andeq	r0, r0, r0, asr #11
 110:	00000618 	andeq	r0, r0, r8, lsl r6
 114:	00000630 	andeq	r0, r0, r0, lsr r6
	...
 120:	00000748 	andeq	r0, r0, r8, asr #14
 124:	000007a8 	andeq	r0, r0, r8, lsr #15
 128:	000007d4 	ldrdeq	r0, [r0], -r4
 12c:	00000860 	andeq	r0, r0, r0, ror #16
	...
 138:	00000748 	andeq	r0, r0, r8, asr #14
 13c:	00000774 	andeq	r0, r0, r4, ror r7
 140:	000007d4 	ldrdeq	r0, [r0], -r4
 144:	000007f4 	strdeq	r0, [r0], -r4
	...
 150:	00000774 	andeq	r0, r0, r4, ror r7
 154:	0000079c 	muleq	r0, ip, r7
 158:	000007f4 	strdeq	r0, [r0], -r4
 15c:	0000080c 	andeq	r0, r0, ip, lsl #16
	...
 168:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 16c:	0000091c 	andeq	r0, r0, ip, lsl r9
 170:	00000948 	andeq	r0, r0, r8, asr #18
 174:	000009d4 	ldrdeq	r0, [r0], -r4
	...
 180:	000008bc 			; <UNDEFINED> instruction: 0x000008bc
 184:	000008e8 	andeq	r0, r0, r8, ror #17
 188:	00000948 	andeq	r0, r0, r8, asr #18
 18c:	00000968 	andeq	r0, r0, r8, ror #18
	...
 198:	000008e8 	andeq	r0, r0, r8, ror #17
 19c:	00000910 	andeq	r0, r0, r0, lsl r9
 1a0:	00000968 	andeq	r0, r0, r8, ror #18
 1a4:	00000980 	andeq	r0, r0, r0, lsl #19
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000083e 	andeq	r0, r0, lr, lsr r8
   4:	00e90003 	rsceq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	73752f00 	cmnvc	r5, #0, 30
  24:	6f6c2f72 	svcvs	0x006c2f72
  28:	2f6c6163 	svccs	0x006c6163
  2c:	6c6c6543 	cfstr64vs	mvdx6, [ip], #-268	; 0xfffffef4
  30:	612f7261 			; <UNDEFINED> instruction: 0x612f7261
  34:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  38:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  3c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  40:	392f392d 	stmdbcc	pc!, {r0, r2, r3, r5, r8, fp, ip, sp}	; <UNPREDICTABLE>
  44:	3130322d 	teqcc	r0, sp, lsr #4
  48:	2d347139 	ldfcss	f7, [r4, #-228]!	; 0xffffff1c
  4c:	30317363 	eorscc	r7, r1, r3, ror #6
  50:	6c2f6537 	cfstr32vs	mvfx6, [pc], #-220	; ffffff7c <rpi_get_revision+0xfffff71c>
  54:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
  58:	612f6363 			; <UNDEFINED> instruction: 0x612f6363
  5c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  60:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
  64:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  68:	322e392f 	eorcc	r3, lr, #770048	; 0xbc000
  6c:	692f312e 	stmdbvs	pc!, {r1, r2, r3, r5, r8, ip, sp}	; <UNPREDICTABLE>
  70:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  74:	2f006564 	svccs	0x00006564
  78:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  7c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  80:	442f616e 	strtmi	r6, [pc], #-366	; 88 <.debug_line+0x88>
  84:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  88:	73746e65 	cmnvc	r4, #1616	; 0x650
  8c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  90:	2f6c6f6f 	svccs	0x006c6f6f
  94:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  98:	2f656765 	svccs	0x00656765
  9c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  a0:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  a4:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  a8:	30343253 	eorscc	r3, r4, r3, asr r2
  ac:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff84 <rpi_get_revision+0xfffff724>
  b0:	646f6379 	strbtvs	r6, [pc], #-889	; b8 <.debug_line+0xb8>
  b4:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  b8:	2f697062 	svccs	0x00697062
  bc:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  c0:	00656475 	rsbeq	r6, r5, r5, ror r4
  c4:	6f626d00 	svcvs	0x00626d00
  c8:	00632e78 	rsbeq	r2, r3, r8, ror lr
  cc:	6d000001 	stcvs	0, cr0, [r0, #-4]
  d0:	2e786f62 	cdpcs	15, 7, cr6, cr8, cr2, {3}
  d4:	00010068 	andeq	r0, r1, r8, rrx
  d8:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  dc:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  e0:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  e4:	00020068 	andeq	r0, r2, r8, rrx
  e8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  ec:	0300682e 	movweq	r6, #2094	; 0x82e
  f0:	05000000 	streq	r0, [r0, #-0]
  f4:	02050022 	andeq	r0, r5, #34, 0	; 0x22
  f8:	00000000 	andeq	r0, r0, r0
  fc:	05010a03 	streq	r0, [r1, #-2563]	; 0xfffff5fd
 100:	05154b05 	ldreq	r4, [r5, #-2821]	; 0xfffff4fb
 104:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
 108:	05054a07 	streq	r4, [r5, #-2567]	; 0xfffff5f9
 10c:	05a14c06 	streq	r4, [r1, #3078]!	; 0xc06
 110:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 114:	05052e0a 	streq	r2, [r5, #-3594]	; 0xfffff1f6
 118:	0a054b06 	beq	152d38 <rpi_get_revision+0x1524d8>
 11c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 120:	0a054c06 	beq	153140 <rpi_get_revision+0x1528e0>
 124:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 128:	0a054b06 	beq	152d48 <rpi_get_revision+0x1524e8>
 12c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 130:	0a054b06 	beq	152d50 <rpi_get_revision+0x1524f0>
 134:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 138:	0a052f06 	beq	14bd58 <rpi_get_revision+0x14b4f8>
 13c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 140:	0a052f06 	beq	14bd60 <rpi_get_revision+0x14b500>
 144:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 148:	0a052f06 	beq	14bd68 <rpi_get_revision+0x14b508>
 14c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 150:	02043006 	andeq	r3, r4, #6, 0
 154:	c6030105 	strgt	r0, [r3], -r5, lsl #2
 158:	05050100 	streq	r0, [r5, #-256]	; 0xffffff00
 15c:	03010513 	movweq	r0, #5395	; 0x1513
 160:	05050156 	streq	r0, [r5, #-342]	; 0xfffffeaa
 164:	01010113 	tsteq	r1, r3, lsl r1
 168:	01140205 	tsteq	r4, r5, lsl #4
 16c:	0505014a 	streq	r0, [r5, #-330]	; 0xfffffeb6
 170:	2f053116 	svccs	0x00053116
 174:	010a0501 	tsteq	sl, r1, lsl #10
 178:	01060b05 	tsteq	r6, r5, lsl #22
 17c:	054a0a05 	strbeq	r0, [sl, #-2565]	; 0xfffff5fb
 180:	054d0602 	strbeq	r0, [sp, #-1538]	; 0xfffff9fe
 184:	016c0318 	cmneq	ip, r8, lsl r3
 188:	06150205 	ldreq	r0, [r5], -r5, lsl #4
 18c:	01110301 	tsteq	r1, r1, lsl #6
 190:	69060505 	stmdbvs	r6, {r0, r2, r8, sl}
 194:	03062e06 	movweq	r2, #28166	; 0x6e06
 198:	0105011b 	tsteq	r5, fp, lsl r1
 19c:	05016903 	streq	r6, [r1, #-2307]	; 0xfffff6fd
 1a0:	01011305 	tsteq	r1, r5, lsl #6
 1a4:	05311501 	ldreq	r1, [r1, #-1281]!	; 0xfffffaff
 1a8:	0a05012f 	beq	14066c <rpi_get_revision+0x13fe0c>
 1ac:	060b0501 	streq	r0, [fp], -r1, lsl #10
 1b0:	4a0a0501 	bmi	2815bc <rpi_get_revision+0x280d5c>
 1b4:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
 1b8:	01061205 	tsteq	r6, r5, lsl #4
 1bc:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
 1c0:	01060b05 	tsteq	r6, r5, lsl #22
 1c4:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
 1c8:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
 1cc:	01061505 	tsteq	r6, r5, lsl #10
 1d0:	05131a06 	ldreq	r1, [r3, #-2566]	; 0xfffff5fa
 1d4:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 1d8:	03052e07 	movweq	r2, #24071	; 0x5e07
 1dc:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 1e0:	04010613 	streq	r0, [r1], #-1555	; 0xfffff9ed
 1e4:	b5030601 	strlt	r0, [r3, #-1537]	; 0xfffff9ff
 1e8:	0905017f 	stmdbeq	r5, {r0, r1, r2, r3, r4, r5, r6, r8}
 1ec:	07050106 	streq	r0, [r5, -r6, lsl #2]
 1f0:	06030566 	streq	r0, [r3], -r6, ror #10
 1f4:	1405054b 	strne	r0, [r5], #-1355	; 0xfffffab5
 1f8:	01061705 	tsteq	r6, r5, lsl #14
 1fc:	052e2405 	streq	r2, [lr, #-1029]!	; 0xfffffbfb
 200:	09052f01 	stmdbeq	r5, {r0, r8, r9, sl, fp, sp}
 204:	4a6c0306 	bmi	1b00e24 <rpi_get_revision+0x1b005c4>
 208:	01060d05 	tsteq	r6, r5, lsl #26
 20c:	04660b05 	strbteq	r0, [r6], #-2821	; 0xfffff4fb
 210:	06020502 	streq	r0, [r2], -r2, lsl #10
 214:	01662e03 	cmneq	r6, r3, lsl #28
 218:	052e06d6 	streq	r0, [lr, #-1750]!	; 0xfffff92a
 21c:	1f030609 	svcne	0x00030609
 220:	069e0101 	ldreq	r0, [lr], r1, lsl #2
 224:	0603052e 	streq	r0, [r3], -lr, lsr #10
 228:	01010d03 	tsteq	r1, r3, lsl #26
 22c:	042e06d6 	strteq	r0, [lr], #-1750	; 0xfffff92a
 230:	b7030601 	strlt	r0, [r3, -r1, lsl #12]
 234:	d601017f 			; <UNDEFINED> instruction: 0xd601017f
 238:	e9082005 	stmdb	r8, {r0, r2, sp}
 23c:	144b0505 	strbne	r0, [fp], #-1285	; 0xfffffafb
 240:	01060805 	tsteq	r6, r5, lsl #16
 244:	054a0705 	strbeq	r0, [sl, #-1797]	; 0xfffff8fb
 248:	a04c0605 	subge	r0, ip, r5, lsl #12
 24c:	01060605 	tsteq	r6, r5, lsl #12
 250:	052e0a05 	streq	r0, [lr, #-2565]!	; 0xfffff5fb
 254:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 258:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 25c:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 260:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 264:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 268:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 26c:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 270:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 274:	052f0605 	streq	r0, [pc, #-1541]!	; fffffc77 <rpi_get_revision+0xfffff417>
 278:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 27c:	052f0605 	streq	r0, [pc, #-1541]!	; fffffc7f <rpi_get_revision+0xfffff41f>
 280:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 284:	052f0605 	streq	r0, [pc, #-1541]!	; fffffc87 <rpi_get_revision+0xfffff427>
 288:	0501060a 	streq	r0, [r1, #-1546]	; 0xfffff9f6
 28c:	04300605 	ldrteq	r0, [r0], #-1541	; 0xfffff9fb
 290:	03010502 	movweq	r0, #5378	; 0x1502
 294:	0505012e 	streq	r0, [r5, #-302]	; 0xfffffed2
 298:	03010513 	movweq	r0, #5395	; 0x1513
 29c:	05050156 	streq	r0, [r5, #-342]	; 0xfffffeaa
 2a0:	01010113 	tsteq	r1, r3, lsl r1
 2a4:	01140205 	tsteq	r4, r5, lsl #4
 2a8:	0505014a 	streq	r0, [r5, #-330]	; 0xfffffeb6
 2ac:	2f053116 	svccs	0x00053116
 2b0:	010a0501 	tsteq	sl, r1, lsl #10
 2b4:	01060b05 	tsteq	r6, r5, lsl #22
 2b8:	054a0a05 	strbeq	r0, [sl, #-2565]	; 0xfffff5fb
 2bc:	054d0602 	strbeq	r0, [sp, #-1538]	; 0xfffff9fe
 2c0:	016c0318 	cmneq	ip, r8, lsl r3
 2c4:	06150205 	ldreq	r0, [r5], -r5, lsl #4
 2c8:	01110301 	tsteq	r1, r1, lsl #6
 2cc:	69060505 	stmdbvs	r6, {r0, r2, r8, sl}
 2d0:	03062e06 	movweq	r2, #28166	; 0x6e06
 2d4:	0105011b 	tsteq	r5, fp, lsl r1
 2d8:	05016903 	streq	r6, [r1, #-2307]	; 0xfffff6fd
 2dc:	01011305 	tsteq	r1, r5, lsl #6
 2e0:	05311501 	ldreq	r1, [r1, #-1281]!	; 0xfffffaff
 2e4:	0a05012f 	beq	1407a8 <rpi_get_revision+0x13ff48>
 2e8:	060b0501 	streq	r0, [fp], -r1, lsl #10
 2ec:	4a0a0501 	bmi	2816f8 <rpi_get_revision+0x280e98>
 2f0:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
 2f4:	01061205 	tsteq	r6, r5, lsl #4
 2f8:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
 2fc:	01060b05 	tsteq	r6, r5, lsl #22
 300:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
 304:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
 308:	01061505 	tsteq	r6, r5, lsl #10
 30c:	05131a06 	ldreq	r1, [r3, #-2566]	; 0xfffff5fa
 310:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 314:	03052e07 	movweq	r2, #24071	; 0x5e07
 318:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 31c:	04010613 	streq	r0, [r1], #-1555	; 0xfffff9ed
 320:	4c030601 	stcmi	6, cr0, [r3], {1}
 324:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 328:	009e0204 	addseq	r0, lr, r4, lsl #4
 32c:	13020402 	movwne	r0, #9218	; 0x2402
 330:	02000d05 	andeq	r0, r0, #320	; 0x140
 334:	01060204 	tsteq	r6, r4, lsl #4
 338:	02000105 	andeq	r0, r0, #1073741825	; 0x40000001
 33c:	052f0204 	streq	r0, [pc, #-516]!	; 140 <.debug_line+0x140>
 340:	71030609 	tstvc	r3, r9, lsl #12
 344:	060d054a 	streq	r0, [sp], -sl, asr #10
 348:	660b0501 	strvs	r0, [fp], -r1, lsl #10
 34c:	02050204 	andeq	r0, r5, #4, 4	; 0x40000000
 350:	66140306 	ldrvs	r0, [r4], -r6, lsl #6
 354:	2e06d601 	cfmadd32cs	mvax0, mvfx13, mvfx6, mvfx1
 358:	03060905 	movweq	r0, #26885	; 0x6905
 35c:	9e01011f 	mcrls	1, 0, r0, cr1, cr15, {0}
 360:	03052e06 	movweq	r2, #24070	; 0x5e06
 364:	010d0306 	tsteq	sp, r6, lsl #6
 368:	2e06d601 	cfmadd32cs	mvax0, mvfx13, mvfx6, mvfx1
 36c:	05050104 	streq	r0, [r5, #-260]	; 0xfffffefc
 370:	01040200 	mrseq	r0, R12_usr
 374:	014d0306 	cmpeq	sp, r6, lsl #6
 378:	01040200 	mrseq	r0, R12_usr
 37c:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 380:	05580801 	ldrbeq	r0, [r8, #-2049]	; 0xfffff7ff
 384:	1724022e 	strne	r0, [r4, -lr, lsr #4]!
 388:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 38c:	660e0306 	strvs	r0, [lr], -r6, lsl #6
 390:	06080514 			; <UNDEFINED> instruction: 0x06080514
 394:	4a070501 	bmi	1c17a0 <rpi_get_revision+0x1c0f40>
 398:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 39c:	060605a0 	streq	r0, [r6], -r0, lsr #11
 3a0:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 3a4:	4b060505 	blmi	1817c0 <rpi_get_revision+0x180f60>
 3a8:	01060a05 	tsteq	r6, r5, lsl #20
 3ac:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 3b0:	01060a05 	tsteq	r6, r5, lsl #20
 3b4:	4b060505 	blmi	1817d0 <rpi_get_revision+0x180f70>
 3b8:	01060a05 	tsteq	r6, r5, lsl #20
 3bc:	4b060505 	blmi	1817d8 <rpi_get_revision+0x180f78>
 3c0:	01060a05 	tsteq	r6, r5, lsl #20
 3c4:	4b060505 	blmi	1817e0 <rpi_get_revision+0x180f80>
 3c8:	01060a05 	tsteq	r6, r5, lsl #20
 3cc:	2f060505 	svccs	0x00060505
 3d0:	01060a05 	tsteq	r6, r5, lsl #20
 3d4:	2f060505 	svccs	0x00060505
 3d8:	01060a05 	tsteq	r6, r5, lsl #20
 3dc:	30060505 	andcc	r0, r6, r5, lsl #10
 3e0:	01050204 	tsteq	r5, r4, lsl #4
 3e4:	05010a03 	streq	r0, [r1, #-2563]	; 0xfffff5fd
 3e8:	01051305 	tsteq	r5, r5, lsl #6
 3ec:	05015603 	streq	r5, [r1, #-1539]	; 0xfffff9fd
 3f0:	01011305 	tsteq	r1, r5, lsl #6
 3f4:	14020501 	strne	r0, [r2], #-1281	; 0xfffffaff
 3f8:	05014a01 	streq	r4, [r1, #-2561]	; 0xfffff5ff
 3fc:	05311605 	ldreq	r1, [r1, #-1541]!	; 0xfffff9fb
 400:	0a05012f 	beq	1408c4 <rpi_get_revision+0x140064>
 404:	060b0501 	streq	r0, [fp], -r1, lsl #10
 408:	4a0a0501 	bmi	281814 <rpi_get_revision+0x280fb4>
 40c:	4d060205 	sfmmi	f0, 4, [r6, #-20]	; 0xffffffec
 410:	6c031805 	stcvs	8, cr1, [r3], {5}
 414:	15020501 	strne	r0, [r2, #-1281]	; 0xfffffaff
 418:	11030106 	tstne	r3, r6, lsl #2
 41c:	06050501 	streq	r0, [r5], -r1, lsl #10
 420:	062e0669 	strteq	r0, [lr], -r9, ror #12
 424:	05011b03 	streq	r1, [r1, #-2819]	; 0xfffff4fd
 428:	01690301 	cmneq	r9, r1, lsl #6
 42c:	01130505 	tsteq	r3, r5, lsl #10
 430:	31150101 	tstcc	r5, r1, lsl #2
 434:	05012f05 	streq	r2, [r1, #-3845]	; 0xfffff0fb
 438:	0b05010a 	bleq	140868 <rpi_get_revision+0x140008>
 43c:	0a050106 	beq	14085c <rpi_get_revision+0x13fffc>
 440:	0605054a 	streq	r0, [r5], -sl, asr #10
 444:	0612054d 	ldreq	r0, [r2], -sp, asr #10
 448:	06050501 	streq	r0, [r5], -r1, lsl #10
 44c:	060b054d 	streq	r0, [fp], -sp, asr #10
 450:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
 454:	4b060905 	blmi	182870 <rpi_get_revision+0x182010>
 458:	06150505 	ldreq	r0, [r5], -r5, lsl #10
 45c:	131a0601 	tstne	sl, #1048576	; 0x100000
 460:	01060905 	tsteq	r6, r5, lsl #18
 464:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
 468:	054b0603 	strbeq	r0, [fp, #-1539]	; 0xfffff9fd
 46c:	01061305 	tsteq	r6, r5, lsl #6
 470:	03060104 	movweq	r0, #24836	; 0x6104
 474:	0d050170 	stfeqs	f0, [r5, #-448]	; 0xfffffe40
 478:	01050106 	tsteq	r5, r6, lsl #2
 47c:	06090567 	streq	r0, [r9], -r7, ror #10
 480:	054a7103 	strbeq	r7, [sl, #-259]	; 0xfffffefd
 484:	4a01060d 	bmi	41cc0 <rpi_get_revision+0x41460>
 488:	042e0b05 	strteq	r0, [lr], #-2821	; 0xfffff4fb
 48c:	06020502 	streq	r0, [r2], -r2, lsl #10
 490:	01667103 	cmneq	r6, r3, lsl #2
 494:	052e06d6 	streq	r0, [lr, #-1750]!	; 0xfffff92a
 498:	1f030609 	svcne	0x00030609
 49c:	069e0101 	ldreq	r0, [lr], r1, lsl #2
 4a0:	0603052e 	streq	r0, [r3], -lr, lsr #10
 4a4:	01010d03 	tsteq	r1, r3, lsl #26
 4a8:	050104d6 	streq	r0, [r1, #-1238]	; 0xfffffb2a
 4ac:	08740338 	ldmdaeq	r4!, {r3, r4, r5, r8, r9}^
 4b0:	050106ac 	streq	r0, [r1, #-1708]	; 0xfffff954
 4b4:	0f030605 	svceq	0x00030605
 4b8:	08051482 	stmdaeq	r5, {r1, r7, sl, ip}
 4bc:	07050106 	streq	r0, [r5, -r6, lsl #2]
 4c0:	0605054a 	streq	r0, [r5], -sl, asr #10
 4c4:	0605a04c 	streq	sl, [r5], -ip, asr #32
 4c8:	0a050106 	beq	1408e8 <rpi_get_revision+0x140088>
 4cc:	0605052e 	streq	r0, [r5], -lr, lsr #10
 4d0:	060a054b 	streq	r0, [sl], -fp, asr #10
 4d4:	06050501 	streq	r0, [r5], -r1, lsl #10
 4d8:	060a054b 	streq	r0, [sl], -fp, asr #10
 4dc:	06050501 	streq	r0, [r5], -r1, lsl #10
 4e0:	060a054b 	streq	r0, [sl], -fp, asr #10
 4e4:	06050501 	streq	r0, [r5], -r1, lsl #10
 4e8:	060a054b 	streq	r0, [sl], -fp, asr #10
 4ec:	06050501 	streq	r0, [r5], -r1, lsl #10
 4f0:	060a054b 	streq	r0, [sl], -fp, asr #10
 4f4:	06050501 	streq	r0, [r5], -r1, lsl #10
 4f8:	060a052f 	streq	r0, [sl], -pc, lsr #10
 4fc:	06050501 	streq	r0, [r5], -r1, lsl #10
 500:	060a052f 	streq	r0, [sl], -pc, lsr #10
 504:	06050501 	streq	r0, [r5], -r1, lsl #10
 508:	060a054b 	streq	r0, [sl], -fp, asr #10
 50c:	06050501 	streq	r0, [r5], -r1, lsl #10
 510:	0502042f 	streq	r0, [r2, #-1071]	; 0xfffffbd1
 514:	01680301 	cmneq	r8, r1, lsl #6
 518:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 51c:	01560301 	cmpeq	r6, r1, lsl #6
 520:	01130505 	tsteq	r3, r5, lsl #10
 524:	02050101 	andeq	r0, r5, #1073741824	; 0x40000000
 528:	014a0114 	cmpeq	sl, r4, lsl r1
 52c:	31160505 	tstcc	r6, r5, lsl #10
 530:	05012f05 	streq	r2, [r1, #-3845]	; 0xfffff0fb
 534:	0b05010a 	bleq	140964 <rpi_get_revision+0x140104>
 538:	0a050106 	beq	140958 <rpi_get_revision+0x1400f8>
 53c:	0602054a 	streq	r0, [r2], -sl, asr #10
 540:	0318054d 	tsteq	r8, #322961408	; 0x13400000
 544:	0205016c 	andeq	r0, r5, #27
 548:	03010615 	movweq	r0, #5653	; 0x1615
 54c:	05050111 	streq	r0, [r5, #-273]	; 0xfffffeef
 550:	2e066906 	vmlacs.f16	s12, s12, s12	; <UNPREDICTABLE>
 554:	011b0306 	tsteq	fp, r6, lsl #6
 558:	69030105 	stmdbvs	r3, {r0, r2, r8}
 55c:	13050501 	movwne	r0, #21761	; 0x5501
 560:	15010101 	strne	r0, [r1, #-257]	; 0xfffffeff
 564:	012f0531 			; <UNDEFINED> instruction: 0x012f0531
 568:	05010a05 	streq	r0, [r1, #-2565]	; 0xfffff5fb
 56c:	0501060b 	streq	r0, [r1, #-1547]	; 0xfffff9f5
 570:	05054a0a 	streq	r4, [r5, #-2570]	; 0xfffff5f6
 574:	12054d06 	andne	r4, r5, #384	; 0x180
 578:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 57c:	0b054d06 	bleq	15399c <rpi_get_revision+0x15313c>
 580:	07050106 	streq	r0, [r5, -r6, lsl #2]
 584:	0609052e 	streq	r0, [r9], -lr, lsr #10
 588:	1505054b 	strne	r0, [r5, #-1355]	; 0xfffffab5
 58c:	1a060106 	bne	1809ac <rpi_get_revision+0x18014c>
 590:	06090513 			; <UNDEFINED> instruction: 0x06090513
 594:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
 598:	4b060305 	blmi	1811b4 <rpi_get_revision+0x180954>
 59c:	06130505 	ldreq	r0, [r3], -r5, lsl #10
 5a0:	06010401 	streq	r0, [r1], -r1, lsl #8
 5a4:	05011203 	streq	r1, [r1, #-515]	; 0xfffffdfd
 5a8:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 5ac:	09056701 	stmdbeq	r5, {r0, r8, r9, sl, sp, lr}
 5b0:	4a720306 	bmi	1c811d0 <rpi_get_revision+0x1c80970>
 5b4:	01060d05 	tsteq	r6, r5, lsl #26
 5b8:	0b052e2e 	bleq	14be78 <rpi_get_revision+0x14b618>
 5bc:	0502042e 	streq	r0, [r2, #-1070]	; 0xfffffbd2
 5c0:	4e030602 	cfmadd32mi	mvax0, mvfx0, mvfx3, mvfx2
 5c4:	06d60166 	ldrbeq	r0, [r6], r6, ror #2
 5c8:	0609052e 	streq	r0, [r9], -lr, lsr #10
 5cc:	01011f03 	tsteq	r1, r3, lsl #30
 5d0:	052e069e 	streq	r0, [lr, #-1694]!	; 0xfffff962
 5d4:	0d030603 	stceq	6, cr0, [r3, #-12]
 5d8:	04d60101 	ldrbeq	r0, [r6], #257	; 0x101
 5dc:	032e0501 			; <UNDEFINED> instruction: 0x032e0501
 5e0:	06ac0817 	ssateq	r0, #13, r7, lsl #16
 5e4:	06050501 	streq	r0, [r5], -r1, lsl #10
 5e8:	0805142f 	stmdaeq	r5, {r0, r1, r2, r3, r5, sl, ip}
 5ec:	07050106 	streq	r0, [r5, -r6, lsl #2]
 5f0:	0605054a 	streq	r0, [r5], -sl, asr #10
 5f4:	9e01a04c 	cdpls	0, 0, cr10, cr1, cr12, {2}
 5f8:	052b0905 	streq	r0, [fp, #-2309]!	; 0xfffff6fb
 5fc:	4a01060d 	bmi	41e38 <rpi_get_revision+0x415d8>
 600:	052e0b05 	streq	r0, [lr, #-2821]!	; 0xfffff4fb
 604:	1303061e 	movwne	r0, #13854	; 0x361e
 608:	4b0505d6 	blmi	141d68 <rpi_get_revision+0x141508>
 60c:	06080514 			; <UNDEFINED> instruction: 0x06080514
 610:	4a070501 	bmi	1c1a1c <rpi_get_revision+0x1c11bc>
 614:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 618:	060605a0 	streq	r0, [r6], -r0, lsr #11
 61c:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 620:	4b060505 	blmi	181a3c <rpi_get_revision+0x1811dc>
 624:	01060a05 	tsteq	r6, r5, lsl #20
 628:	4b060505 	blmi	181a44 <rpi_get_revision+0x1811e4>
 62c:	01060a05 	tsteq	r6, r5, lsl #20
 630:	4b060505 	blmi	181a4c <rpi_get_revision+0x1811ec>
 634:	01060a05 	tsteq	r6, r5, lsl #20
 638:	4b060505 	blmi	181a54 <rpi_get_revision+0x1811f4>
 63c:	01060a05 	tsteq	r6, r5, lsl #20
 640:	2f060505 	svccs	0x00060505
 644:	01060a05 	tsteq	r6, r5, lsl #20
 648:	2f060505 	svccs	0x00060505
 64c:	01060a05 	tsteq	r6, r5, lsl #20
 650:	30060505 	andcc	r0, r6, r5, lsl #10
 654:	01050204 	tsteq	r5, r4, lsl #4
 658:	017fbd03 	cmneq	pc, r3, lsl #26
 65c:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 660:	01560301 	cmpeq	r6, r1, lsl #6
 664:	01130505 	tsteq	r3, r5, lsl #10
 668:	02050101 	andeq	r0, r5, #1073741824	; 0x40000000
 66c:	014a0114 	cmpeq	sl, r4, lsl r1
 670:	31160505 	tstcc	r6, r5, lsl #10
 674:	05012f05 	streq	r2, [r1, #-3845]	; 0xfffff0fb
 678:	0b05010a 	bleq	140aa8 <rpi_get_revision+0x140248>
 67c:	0a050106 	beq	140a9c <rpi_get_revision+0x14023c>
 680:	0602054a 	streq	r0, [r2], -sl, asr #10
 684:	0318054d 	tsteq	r8, #322961408	; 0x13400000
 688:	0205016c 	andeq	r0, r5, #27
 68c:	03010615 	movweq	r0, #5653	; 0x1615
 690:	05050111 	streq	r0, [r5, #-273]	; 0xfffffeef
 694:	2e066906 	vmlacs.f16	s12, s12, s12	; <UNPREDICTABLE>
 698:	011b0306 	tsteq	fp, r6, lsl #6
 69c:	69030105 	stmdbvs	r3, {r0, r2, r8}
 6a0:	13050501 	movwne	r0, #21761	; 0x5501
 6a4:	15010101 	strne	r0, [r1, #-257]	; 0xfffffeff
 6a8:	012f0531 			; <UNDEFINED> instruction: 0x012f0531
 6ac:	05010a05 	streq	r0, [r1, #-2565]	; 0xfffff5fb
 6b0:	0501060b 	streq	r0, [r1, #-1547]	; 0xfffff9f5
 6b4:	05054a0a 	streq	r4, [r5, #-2570]	; 0xfffff5f6
 6b8:	12054d06 	andne	r4, r5, #384	; 0x180
 6bc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 6c0:	0b054d06 	bleq	153ae0 <rpi_get_revision+0x153280>
 6c4:	07050106 	streq	r0, [r5, -r6, lsl #2]
 6c8:	0609052e 	streq	r0, [r9], -lr, lsr #10
 6cc:	1505054b 	strne	r0, [r5, #-1355]	; 0xfffffab5
 6d0:	1a060106 	bne	180af0 <rpi_get_revision+0x180290>
 6d4:	06090513 			; <UNDEFINED> instruction: 0x06090513
 6d8:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
 6dc:	4b060305 	blmi	1812f8 <rpi_get_revision+0x180a98>
 6e0:	06130505 	ldreq	r0, [r3], -r5, lsl #10
 6e4:	06010401 	streq	r0, [r1], -r1, lsl #8
 6e8:	05013d03 	streq	r3, [r1, #-3331]	; 0xfffff2fd
 6ec:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 6f0:	09056701 	stmdbeq	r5, {r0, r8, r9, sl, sp, lr}
 6f4:	4a730306 	bmi	1cc1314 <rpi_get_revision+0x1cc0ab4>
 6f8:	01060d05 	tsteq	r6, r5, lsl #26
 6fc:	04660b05 	strbteq	r0, [r6], #-2821	; 0xfffff4fb
 700:	06020502 	streq	r0, [r2], -r2, lsl #10
 704:	667fa203 	ldrbtvs	sl, [pc], -r3, lsl #4
 708:	2e06d601 	cfmadd32cs	mvax0, mvfx13, mvfx6, mvfx1
 70c:	03060905 	movweq	r0, #26885	; 0x6905
 710:	9e01011f 	mcrls	1, 0, r0, cr1, cr15, {0}
 714:	03052e06 	movweq	r2, #24070	; 0x5e06
 718:	010d0306 	tsteq	sp, r6, lsl #6
 71c:	0104d601 	tsteq	r4, r1, lsl #12
 720:	c1032105 	tstgt	r3, r5, lsl #2
 724:	05ac0800 	streq	r0, [ip, #2048]!	; 0x800
 728:	05144b05 	ldreq	r4, [r4, #-2821]	; 0xfffff4fb
 72c:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
 730:	05054a07 	streq	r4, [r5, #-2567]	; 0xfffff5f9
 734:	05a04c06 	streq	r4, [r0, #3078]!	; 0xc06
 738:	05010606 	streq	r0, [r1, #-1542]	; 0xfffff9fa
 73c:	05052e0a 	streq	r2, [r5, #-3594]	; 0xfffff1f6
 740:	0a054b06 	beq	153360 <rpi_get_revision+0x152b00>
 744:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 748:	0a054b06 	beq	153368 <rpi_get_revision+0x152b08>
 74c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 750:	0a054b06 	beq	153370 <rpi_get_revision+0x152b10>
 754:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 758:	0a054b06 	beq	153378 <rpi_get_revision+0x152b18>
 75c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 760:	0a052f06 	beq	14c380 <rpi_get_revision+0x14bb20>
 764:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 768:	0a052f06 	beq	14c388 <rpi_get_revision+0x14bb28>
 76c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 770:	02043006 	andeq	r3, r4, #6, 0
 774:	aa030105 	bge	c0b90 <rpi_get_revision+0xc0330>
 778:	0505017f 	streq	r0, [r5, #-383]	; 0xfffffe81
 77c:	03010513 	movweq	r0, #5395	; 0x1513
 780:	05050156 	streq	r0, [r5, #-342]	; 0xfffffeaa
 784:	01010113 	tsteq	r1, r3, lsl r1
 788:	01140205 	tsteq	r4, r5, lsl #4
 78c:	0505014a 	streq	r0, [r5, #-330]	; 0xfffffeb6
 790:	2f053116 	svccs	0x00053116
 794:	010a0501 	tsteq	sl, r1, lsl #10
 798:	01060b05 	tsteq	r6, r5, lsl #22
 79c:	054a0a05 	strbeq	r0, [sl, #-2565]	; 0xfffff5fb
 7a0:	054d0602 	strbeq	r0, [sp, #-1538]	; 0xfffff9fe
 7a4:	016c0318 	cmneq	ip, r8, lsl r3
 7a8:	06150205 	ldreq	r0, [r5], -r5, lsl #4
 7ac:	01110301 	tsteq	r1, r1, lsl #6
 7b0:	69060505 	stmdbvs	r6, {r0, r2, r8, sl}
 7b4:	03062e06 	movweq	r2, #28166	; 0x6e06
 7b8:	0105011b 	tsteq	r5, fp, lsl r1
 7bc:	05016903 	streq	r6, [r1, #-2307]	; 0xfffff6fd
 7c0:	01011305 	tsteq	r1, r5, lsl #6
 7c4:	05311501 	ldreq	r1, [r1, #-1281]!	; 0xfffffaff
 7c8:	0a05012f 	beq	140c8c <rpi_get_revision+0x14042c>
 7cc:	060b0501 	streq	r0, [fp], -r1, lsl #10
 7d0:	4a0a0501 	bmi	281bdc <rpi_get_revision+0x28137c>
 7d4:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
 7d8:	01061205 	tsteq	r6, r5, lsl #4
 7dc:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
 7e0:	01060b05 	tsteq	r6, r5, lsl #22
 7e4:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
 7e8:	054b0609 	strbeq	r0, [fp, #-1545]	; 0xfffff9f7
 7ec:	01061505 	tsteq	r6, r5, lsl #10
 7f0:	05131a06 	ldreq	r1, [r3, #-2566]	; 0xfffff5fa
 7f4:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 7f8:	03052e07 	movweq	r2, #24071	; 0x5e07
 7fc:	05054b06 	streq	r4, [r5, #-2822]	; 0xfffff4fa
 800:	04010613 	streq	r0, [r1], #-1555	; 0xfffff9ed
 804:	d0030601 	andle	r0, r3, r1, lsl #12
 808:	0d050100 	stfeqs	f0, [r5, #-0]
 80c:	01050106 	tsteq	r5, r6, lsl #2
 810:	06090567 	streq	r0, [r9], -r7, ror #10
 814:	054a7303 	strbeq	r7, [sl, #-771]	; 0xfffffcfd
 818:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 81c:	0204660b 	andeq	r6, r4, #11534336	; 0xb00000
 820:	03060205 	movweq	r0, #25093	; 0x6205
 824:	01667f8f 	cmneq	r6, pc, lsl #31
 828:	052e06d6 	streq	r0, [lr, #-1750]!	; 0xfffff92a
 82c:	1f030609 	svcne	0x00030609
 830:	069e0101 	ldreq	r0, [lr], r1, lsl #2
 834:	0603052e 	streq	r0, [r3], -lr, lsr #10
 838:	01010d03 	tsteq	r1, r3, lsl #26
 83c:	001c02d6 			; <UNDEFINED> instruction: 0x001c02d6
 840:	Address 0x0000000000000840 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	5f746567 	svcpl	0x00746567
   8:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xfffff093
   c:	6863006c 	stmdavs	r3!, {r2, r3, r5, r6}^
  10:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
  14:	6d6b006c 	stclvs	0, cr0, [fp, #-432]!	; 0xfffffe50
  18:	6f6c6c61 	svcvs	0x006c6c61
  1c:	6c615f63 	stclvs	15, cr5, [r1], #-396	; 0xfffffe74
  20:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  24:	70720064 	rsbsvc	r0, r2, r4, rrx
  28:	6c635f69 	stclvs	15, cr5, [r3], #-420	; 0xfffffe5c
  2c:	5f6b636f 	svcpl	0x006b636f
  30:	6878616d 	ldmdavs	r8!, {r0, r2, r3, r5, r6, r8, sp, lr}^
  34:	65675f7a 	strbvs	r5, [r7, #-3962]!	; 0xfffff086
  38:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  3c:	3436746e 	ldrtcc	r7, [r6], #-1134	; 0xfffffb92
  40:	6d00745f 	cfstrsvs	mvf7, [r0, #-380]	; 0xfffffe84
  44:	5f786f62 	svcpl	0x00786f62
  48:	74697277 	strbtvc	r7, [r9], #-631	; 0xfffffd89
  4c:	6e750065 	cdpvs	0, 7, cr0, cr5, cr5, {3}
  50:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
  54:	47006465 	strmi	r6, [r0, -r5, ror #8]
  58:	32335445 	eorscc	r5, r3, #1157627904	; 0x45000000
  5c:	74616400 	strbtvc	r6, [r1], #-1024	; 0xfffffc00
  60:	6e750061 	cdpvs	0, 7, cr0, cr5, cr1, {3}
  64:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  68:	63206465 			; <UNDEFINED> instruction: 0x63206465
  6c:	00726168 	rsbseq	r6, r2, r8, ror #2
  70:	61656c63 	cmnvs	r5, r3, ror #24
  74:	65725f6e 	ldrbvs	r5, [r2, #-3950]!	; 0xfffff092
  78:	746f6f62 	strbtvc	r6, [pc], #-3938	; 80 <.debug_str+0x80>
  7c:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
  80:	6d2f6372 	stcvs	3, cr6, [pc, #-456]!	; fffffec0 <rpi_get_revision+0xfffff660>
  84:	2e786f62 	cdpcs	15, 7, cr6, cr8, cr2, {3}
  88:	6f6c0063 	svcvs	0x006c0063
  8c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  90:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  94:	2064656e 	rsbcs	r6, r4, lr, ror #10
  98:	00746e69 	rsbseq	r6, r4, r9, ror #28
  9c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  a0:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  a4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  a8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  ac:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  b0:	635f6970 	cmpvs	pc, #112, 18	; 0x1c0000
  b4:	6b636f6c 	blvs	18dbe6c <rpi_get_revision+0x18db60c>
  b8:	5f7a685f 	svcpl	0x007a685f
  bc:	00746573 	rsbseq	r6, r4, r3, ror r5
  c0:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
  c4:	6d007465 	cfstrsvs	mvf7, [r0, #-404]	; 0xfffffe6c
  c8:	5f786f62 	svcpl	0x00786f62
  cc:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
  d0:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  d4:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  d8:	5f4e4f49 	svcpl	0x004e4f49
  dc:	6c63005f 	stclvs	0, cr0, [r3], #-380	; 0xfffffe84
  e0:	006b636f 	rsbeq	r6, fp, pc, ror #6
  e4:	33545550 	cmpcc	r4, #80, 10	; 0x14000000
  e8:	626d0032 	rsbvs	r0, sp, #50, 0	; 0x32
  ec:	735f786f 	cmpvc	pc, #7274496	; 0x6f0000
  f0:	00646e65 	rsbeq	r6, r4, r5, ror #28
  f4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  f8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  fc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 100:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 104:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 108:	7665725f 			; <UNDEFINED> instruction: 0x7665725f
 10c:	6f697369 	svcvs	0x00697369
 110:	6f6c006e 	svcvs	0x006c006e
 114:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 118:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 11c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 120:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 124:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 128:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 12c:	6f6c2067 	svcvs	0x006c2067
 130:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 134:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 138:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 13c:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 140:	2f007261 	svccs	0x00007261
 144:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 148:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
 14c:	442f616e 	strtmi	r6, [pc], #-366	; 154 <.debug_str+0x154>
 150:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
 154:	73746e65 	cmnvc	r4, #1616	; 0x650
 158:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
 15c:	2f6c6f6f 	svccs	0x006c6f6f
 160:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
 164:	2f656765 	svccs	0x00656765
 168:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
 16c:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
 170:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 174:	30343253 	eorscc	r3, r4, r3, asr r2
 178:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; 50 <.debug_str+0x50>
 17c:	646f6379 	strbtvs	r6, [pc], #-889	; 184 <.debug_str+0x184>
 180:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 184:	00697062 	rsbeq	r7, r9, r2, rrx
 188:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 18c:	6f687300 	svcvs	0x00687300
 190:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 194:	7000746e 	andvc	r7, r0, lr, ror #8
 198:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 19c:	6564006b 	strbvs	r0, [r4, #-107]!	; 0xffffff95
 1a0:	61625f76 	smcvs	9718	; 0x25f6
 1a4:	65697272 	strbvs	r7, [r9, #-626]!	; 0xfffffd8e
 1a8:	75700072 	ldrbvc	r0, [r0, #-114]!	; 0xffffff8e
 1ac:	75006b74 	strvc	r6, [r0, #-2932]	; 0xfffff48c
 1b0:	33746e69 	cmncc	r4, #1680	; 0x690
 1b4:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 1b8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1bc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1c0:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 1c4:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1c8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1cc:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 1d0:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 1d4:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 1d8:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 1dc:	31393130 	teqcc	r9, r0, lsr r1
 1e0:	20353230 	eorscs	r3, r5, r0, lsr r2
 1e4:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 1e8:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 1ec:	415b2029 	cmpmi	fp, r9, lsr #32
 1f0:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 1f4:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 1f8:	6172622d 	cmnvs	r2, sp, lsr #4
 1fc:	2068636e 	rsbcs	r6, r8, lr, ror #6
 200:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 204:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 208:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 20c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 210:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 214:	613d7570 	teqvs	sp, r0, ror r5
 218:	31316d72 	teqcc	r1, r2, ror sp
 21c:	7a6a3637 	bvc	1a8db00 <rpi_get_revision+0x1a8d2a0>
 220:	20732d66 	rsbscs	r2, r3, r6, ror #26
 224:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 228:	613d656e 	teqvs	sp, lr, ror #10
 22c:	31316d72 	teqcc	r1, r2, ror sp
 230:	7a6a3637 	bvc	1a8db14 <rpi_get_revision+0x1a8d2b4>
 234:	20732d66 	rsbscs	r2, r3, r6, ror #26
 238:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 23c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 240:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 244:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 248:	616d2d20 	cmnvs	sp, r0, lsr #26
 24c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 250:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 254:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 258:	6b36766d 	blvs	d9dc14 <rpi_get_revision+0xd9d3b4>
 25c:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 260:	20626467 	rsbcs	r6, r2, r7, ror #8
 264:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 268:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 26c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 270:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 274:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 278:	61747365 	cmnvs	r4, r5, ror #6
 27c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 280:	70720067 	rsbsvc	r0, r2, r7, rrx
 284:	65675f69 	strbvs	r5, [r7, #-3945]!	; 0xfffff097
 288:	656d5f74 	strbvs	r5, [sp, #-3956]!	; 0xfffff08c
 28c:	7a69736d 	bvc	1a5d048 <rpi_get_revision+0x1a5c7e8>
 290:	70720065 	rsbsvc	r0, r2, r5, rrx
 294:	65725f69 	ldrbvs	r5, [r2, #-3945]!	; 0xfffff097
 298:	5f746573 	svcpl	0x00746573
 29c:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 2a0:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 2a4:	6f6c635f 	svcvs	0x006c635f
 2a8:	635f6b63 	cmpvs	pc, #101376	; 0x18c00
 2ac:	7a687275 	bvc	1a1cc88 <rpi_get_revision+0x1a1c428>
 2b0:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 2b4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 2b8:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 2bc:	7265735f 	rsbvc	r7, r5, #2080374785	; 0x7c000001
 2c0:	6e6c6169 	powvsez	f6, f4, #1.0
 2c4:	Address 0x00000000000002c4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_get_revision+0x809d90>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  1c:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	42018e02 	andmi	r8, r1, #2, 28
  28:	6c02100e 	stcvs	0, cr1, [r2], {14}
  2c:	42080e0a 	andmi	r0, r8, #160	; 0xa0
  30:	0000000b 	andeq	r0, r0, fp
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	00000000 	andeq	r0, r0, r0
  3c:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
  40:	000001c8 	andeq	r0, r0, r8, asr #3
  44:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  48:	42018e02 	andmi	r8, r1, #2, 28
  4c:	6a02100e 	bvs	8408c <rpi_get_revision+0x8382c>
  50:	42080e0a 	andmi	r0, r8, #160	; 0xa0
  54:	0000000b 	andeq	r0, r0, fp
  58:	00000020 	andeq	r0, r0, r0, lsr #32
  5c:	00000000 	andeq	r0, r0, r0
  60:	00000378 	andeq	r0, r0, r8, ror r3
  64:	00000180 	andeq	r0, r0, r0, lsl #3
  68:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
  6c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
  70:	180e4201 	stmdane	lr, {r0, r9, lr}
  74:	0e0a6802 	cdpeq	8, 0, cr6, cr10, cr2, {0}
  78:	000b420c 	andeq	r4, fp, ip, lsl #4
  7c:	00000024 	andeq	r0, r0, r4, lsr #32
  80:	00000000 	andeq	r0, r0, r0
  84:	000004f8 	strdeq	r0, [r0], -r8
  88:	0000018c 	andeq	r0, r0, ip, lsl #3
  8c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  90:	86038504 	strhi	r8, [r3], -r4, lsl #10
  94:	42018e02 	andmi	r8, r1, #2, 28
  98:	6e02180e 	cdpvs	8, 0, cr1, cr2, cr14, {0}
  9c:	42100e0a 	andsmi	r0, r0, #160	; 0xa0
  a0:	0000000b 	andeq	r0, r0, fp
  a4:	00000014 	andeq	r0, r0, r4, lsl r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00000684 	andeq	r0, r0, r4, lsl #13
  b0:	00000068 	andeq	r0, r0, r8, rrx
  b4:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  b8:	00018e02 	andeq	r8, r1, r2, lsl #28
  bc:	00000020 	andeq	r0, r0, r0, lsr #32
  c0:	00000000 	andeq	r0, r0, r0
  c4:	000006ec 	andeq	r0, r0, ip, ror #13
  c8:	00000174 	andeq	r0, r0, r4, ror r1
  cc:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  d0:	42018e02 	andmi	r8, r1, #2, 28
  d4:	6202100e 	andvs	r1, r2, #14, 0
  d8:	42080e0a 	andmi	r0, r8, #160	; 0xa0
  dc:	0000000b 	andeq	r0, r0, fp
  e0:	00000020 	andeq	r0, r0, r0, lsr #32
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00000860 	andeq	r0, r0, r0, ror #16
  ec:	00000174 	andeq	r0, r0, r4, ror r1
  f0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  f4:	42018e02 	andmi	r8, r1, #2, 28
  f8:	6202100e 	andvs	r1, r2, #14, 0
  fc:	42080e0a 	andmi	r0, r8, #160	; 0xa0
 100:	0000000b 	andeq	r0, r0, fp

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_get_revision+0x12ccfcc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_get_revision+0x45bd0>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <and_in32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <get32>
  10:	e0001005 	and	r1, r0, r5
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000020 <or_in32>:
  20:	e92d4070 	push	{r4, r5, r6, lr}
  24:	e1a04000 	mov	r4, r0
  28:	e1a05001 	mov	r5, r1
  2c:	ebfffffe 	bl	0 <get32>
  30:	e1801005 	orr	r1, r0, r5
  34:	e1a00004 	mov	r0, r4
  38:	ebfffffe 	bl	0 <put32>
  3c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000040 <uart_init>:
  40:	e92d4010 	push	{r4, lr}
  44:	e3a01002 	mov	r1, #2, 0
  48:	e3a0000e 	mov	r0, #14, 0
  4c:	ebfffffe 	bl	0 <gpio_set_function>
  50:	e3a01002 	mov	r1, #2, 0
  54:	e3a0000f 	mov	r0, #15, 0
  58:	ebfffffe 	bl	0 <gpio_set_function>
  5c:	ebfffffe 	bl	0 <dev_barrier>
  60:	e3a01001 	mov	r1, #1, 0
  64:	e59f0064 	ldr	r0, [pc, #100]	; d0 <uart_init+0x90>
  68:	ebffffec 	bl	20 <or_in32>
  6c:	ebfffffe 	bl	0 <dev_barrier>
  70:	e59f405c 	ldr	r4, [pc, #92]	; d4 <uart_init+0x94>
  74:	e3a01000 	mov	r1, #0, 0
  78:	e1a00004 	mov	r0, r4
  7c:	ebfffffe 	bl	0 <put32>
  80:	e3a01000 	mov	r1, #0, 0
  84:	e59f004c 	ldr	r0, [pc, #76]	; d8 <uart_init+0x98>
  88:	ebfffffe 	bl	0 <put32>
  8c:	e3a01003 	mov	r1, #3, 0
  90:	e59f0044 	ldr	r0, [pc, #68]	; dc <uart_init+0x9c>
  94:	ebfffffe 	bl	0 <put32>
  98:	e3a01000 	mov	r1, #0, 0
  9c:	e59f003c 	ldr	r0, [pc, #60]	; e0 <uart_init+0xa0>
  a0:	ebfffffe 	bl	0 <put32>
  a4:	e3a010c7 	mov	r1, #199, 0	; 0xc7
  a8:	e59f0034 	ldr	r0, [pc, #52]	; e4 <uart_init+0xa4>
  ac:	ebfffffe 	bl	0 <put32>
  b0:	e59f1030 	ldr	r1, [pc, #48]	; e8 <uart_init+0xa8>
  b4:	e59f0030 	ldr	r0, [pc, #48]	; ec <uart_init+0xac>
  b8:	ebfffffe 	bl	0 <put32>
  bc:	e3a01003 	mov	r1, #3, 0
  c0:	e1a00004 	mov	r0, r4
  c4:	ebfffffe 	bl	0 <put32>
  c8:	ebfffffe 	bl	0 <dev_barrier>
  cc:	e8bd8010 	pop	{r4, pc}
  d0:	20215004 	eorcs	r5, r1, r4
  d4:	20215060 	eorcs	r5, r1, r0, rrx
  d8:	20215044 	eorcs	r5, r1, r4, asr #32
  dc:	2021504c 	eorcs	r5, r1, ip, asr #32
  e0:	20215050 	eorcs	r5, r1, r0, asr r0
  e4:	20215048 	eorcs	r5, r1, r8, asr #32
  e8:	0000010e 	andeq	r0, r0, lr, lsl #2
  ec:	20215068 	eorcs	r5, r1, r8, rrx

000000f0 <uart_can_getc>:
  f0:	e92d4010 	push	{r4, lr}
  f4:	e59f0008 	ldr	r0, [pc, #8]	; 104 <uart_can_getc+0x14>
  f8:	ebfffffe 	bl	0 <get32>
  fc:	e2000001 	and	r0, r0, #1, 0
 100:	e8bd8010 	pop	{r4, pc}
 104:	20215064 	eorcs	r5, r1, r4, rrx

00000108 <uart_can_putc>:
 108:	e92d4010 	push	{r4, lr}
 10c:	e59f0010 	ldr	r0, [pc, #16]	; 124 <uart_can_putc+0x1c>
 110:	ebfffffe 	bl	0 <get32>
 114:	e3100002 	tst	r0, #2, 0
 118:	13a00001 	movne	r0, #1, 0
 11c:	03a00000 	moveq	r0, #0, 0
 120:	e8bd8010 	pop	{r4, pc}
 124:	20215064 	eorcs	r5, r1, r4, rrx

00000128 <uart_getc>:
 128:	e92d4010 	push	{r4, lr}
 12c:	ebfffffe 	bl	0 <dev_barrier>
 130:	ebfffffe 	bl	f0 <uart_can_getc>
 134:	e3500000 	cmp	r0, #0, 0
 138:	0afffffc 	beq	130 <uart_getc+0x8>
 13c:	e59f0010 	ldr	r0, [pc, #16]	; 154 <uart_getc+0x2c>
 140:	ebfffffe 	bl	0 <get32>
 144:	e6ef4070 	uxtb	r4, r0
 148:	ebfffffe 	bl	0 <dev_barrier>
 14c:	e1a00004 	mov	r0, r4
 150:	e8bd8010 	pop	{r4, pc}
 154:	20215040 	eorcs	r5, r1, r0, asr #32

00000158 <uart_putc>:
 158:	e92d4010 	push	{r4, lr}
 15c:	e1a04000 	mov	r4, r0
 160:	ebfffffe 	bl	0 <dev_barrier>
 164:	ebfffffe 	bl	108 <uart_can_putc>
 168:	e3500000 	cmp	r0, #0, 0
 16c:	0afffffc 	beq	164 <uart_putc+0xc>
 170:	e6ef1074 	uxtb	r1, r4
 174:	e59f0008 	ldr	r0, [pc, #8]	; 184 <uart_putc+0x2c>
 178:	ebfffffe 	bl	0 <put32>
 17c:	ebfffffe 	bl	0 <dev_barrier>
 180:	e8bd8010 	pop	{r4, pc}
 184:	20215040 	eorcs	r5, r1, r0, asr #32

00000188 <uart_has_data>:
 188:	e92d4010 	push	{r4, lr}
 18c:	ebfffffe 	bl	0 <dev_barrier>
 190:	ebfffffe 	bl	f0 <uart_can_getc>
 194:	e8bd8010 	pop	{r4, pc}

00000198 <uart_tx_is_empty>:
 198:	e92d4010 	push	{r4, lr}
 19c:	ebfffffe 	bl	0 <dev_barrier>
 1a0:	e59f000c 	ldr	r0, [pc, #12]	; 1b4 <uart_tx_is_empty+0x1c>
 1a4:	ebfffffe 	bl	0 <get32>
 1a8:	e1a004a0 	lsr	r0, r0, #9
 1ac:	e2000001 	and	r0, r0, #1, 0
 1b0:	e8bd8010 	pop	{r4, pc}
 1b4:	20215064 	eorcs	r5, r1, r4, rrx

000001b8 <uart_flush_tx>:
 1b8:	e92d4010 	push	{r4, lr}
 1bc:	ebfffffe 	bl	198 <uart_tx_is_empty>
 1c0:	e3500000 	cmp	r0, #0, 0
 1c4:	0afffffc 	beq	1bc <uart_flush_tx+0x4>
 1c8:	e8bd8010 	pop	{r4, pc}

000001cc <uart_disable>:
 1cc:	e92d4010 	push	{r4, lr}
 1d0:	ebfffffe 	bl	1b8 <uart_flush_tx>
 1d4:	ebfffffe 	bl	0 <dev_barrier>
 1d8:	e3e01001 	mvn	r1, #1, 0
 1dc:	e59f0008 	ldr	r0, [pc, #8]	; 1ec <uart_disable+0x20>
 1e0:	ebffff86 	bl	0 <and_in32>
 1e4:	ebfffffe 	bl	0 <dev_barrier>
 1e8:	e8bd8010 	pop	{r4, pc}
 1ec:	20215004 	eorcs	r5, r1, r4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000061a 	andeq	r0, r0, sl, lsl r6
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000239 	andeq	r0, r0, r9, lsr r2
  10:	0001dd0c 	andeq	sp, r1, ip, lsl #26
  14:	00019300 	andeq	r9, r1, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	0001f000 	andeq	pc, r1, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	2c070403 	cfstrscs	mvf0, [r7], {3}
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	2d060103 	stfcss	f0, [r6, #-12]
  3c:	03000002 	movweq	r0, #2
  40:	01220502 			; <UNDEFINED> instruction: 0x01220502
  44:	04030000 	streq	r0, [r3], #-0
  48:	00020d05 	andeq	r0, r2, r5, lsl #26
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	00000179 	andeq	r0, r0, r9, ror r1
  54:	bf080103 	svclt	0x00080103
  58:	03000000 	movweq	r0, #0
  5c:	00ee0702 	rsceq	r0, lr, r2, lsl #14
  60:	04050000 	streq	r0, [r5], #-0
  64:	05000002 	streq	r0, [r0, #-2]
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000dc07 	andeq	sp, r0, r7, lsl #24
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	00000139 	andeq	r0, r0, r9, lsr r1
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	00000187 	andeq	r0, r0, r7, lsl #3
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01030000 	mrseq	r0, (UNDEF: 3)
  b4:	0001d808 	andeq	sp, r1, r8, lsl #16
  b8:	00b20a00 	adcseq	r0, r2, r0, lsl #20
  bc:	f2080000 	vhadd.s8	d0, d8, d0
  c0:	02000001 	andeq	r0, r0, #1, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	5401070b 	strpl	r0, [r1], #-1803	; 0xfffff8f5
  d4:	04000000 	streq	r0, [r0], #-0
  d8:	010f0e0c 	tsteq	pc, ip, lsl #28
  dc:	ee0c0000 	cdp	0, 0, cr0, cr12, cr0, {0}
  e0:	00000002 	andeq	r0, r0, r2
  e4:	0000290c 	andeq	r2, r0, ip, lsl #18
  e8:	830c0100 	movwhi	r0, #49408	; 0xc100
  ec:	04000000 	streq	r0, [r0], #-0
  f0:	0000920c 	andeq	r9, r0, ip, lsl #4
  f4:	a10c0500 	tstge	ip, r0, lsl #10
  f8:	06000000 	streq	r0, [r0], -r0
  fc:	0000b00c 	andeq	fp, r0, ip
 100:	460c0700 	strmi	r0, [ip], -r0, lsl #14
 104:	03000000 	movweq	r0, #0
 108:	0000cd0c 	andeq	ip, r0, ip, lsl #26
 10c:	0d000200 	sfmeq	f0, 4, [r0, #-0]
 110:	0000003a 	andeq	r0, r0, sl, lsr r0
 114:	0806032c 	stmdaeq	r6, {r2, r3, r5, r8, r9}
 118:	000001ab 	andeq	r0, r0, fp, lsr #3
 11c:	006f690e 	rsbeq	r6, pc, lr, lsl #18
 120:	33090903 	movwcc	r0, #39171	; 0x9903
 124:	00000000 	andeq	r0, r0, r0
 128:	7265690e 	rsbvc	r6, r5, #229376	; 0x38000
 12c:	090a0300 	stmdbeq	sl, {r8, r9}
 130:	00000033 	andeq	r0, r0, r3, lsr r0
 134:	69690e04 	stmdbvs	r9!, {r2, r9, sl, fp}^
 138:	11030072 	tstne	r3, r2, ror r0
 13c:	00003309 	andeq	r3, r0, r9, lsl #6
 140:	6c0e0800 	stcvs	8, cr0, [lr], {-0}
 144:	03007263 	movweq	r7, #611	; 0x263
 148:	00330913 	eorseq	r0, r3, r3, lsl r9
 14c:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
 150:	0072636d 	rsbseq	r6, r2, sp, ror #6
 154:	33091403 	movwcc	r1, #37891	; 0x9403
 158:	10000000 	andne	r0, r0, r0
 15c:	72736c0e 	rsbsvc	r6, r3, #3584	; 0xe00
 160:	09150300 	ldmdbeq	r5, {r8, r9}
 164:	00000033 	andeq	r0, r0, r3, lsr r0
 168:	736d0e14 	cmnvc	sp, #20, 28	; 0x140
 16c:	16030072 			; <UNDEFINED> instruction: 0x16030072
 170:	00003309 	andeq	r3, r0, r9, lsl #6
 174:	f70f1800 			; <UNDEFINED> instruction: 0xf70f1800
 178:	03000001 	movweq	r0, #1
 17c:	00330917 	eorseq	r0, r3, r7, lsl r9
 180:	0f1c0000 	svceq	0x001c0000
 184:	00000159 	andeq	r0, r0, r9, asr r1
 188:	33091b03 	movwcc	r1, #39683	; 0x9b03
 18c:	20000000 	andcs	r0, r0, r0
 190:	00000a0f 	andeq	r0, r0, pc, lsl #20
 194:	091d0300 	ldmdbeq	sp, {r8, r9}
 198:	00000033 	andeq	r0, r0, r3, lsr r0
 19c:	01070f24 	tsteq	r7, r4, lsr #30
 1a0:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
 1a4:	00003309 	andeq	r3, r0, r9, lsl #6
 1a8:	10002800 	andne	r2, r0, r0, lsl #16
 1ac:	0000010c 	andeq	r0, r0, ip, lsl #2
 1b0:	c1090801 	tstgt	r9, r1, lsl #16
 1b4:	04000001 	streq	r0, [r0], #-1
 1b8:	09202150 	stmdbeq	r0!, {r4, r6, r8, sp}
 1bc:	00003304 	andeq	r3, r0, r4, lsl #6
 1c0:	01bb0a00 			; <UNDEFINED> instruction: 0x01bb0a00
 1c4:	ff100000 			; <UNDEFINED> instruction: 0xff100000
 1c8:	01000001 	tsteq	r0, r1
 1cc:	01dc2329 	bicseq	r2, ip, r9, lsr #6
 1d0:	50400000 	subpl	r0, r0, r0
 1d4:	04092021 	streq	r2, [r9], #-33	; 0xffffffdf
 1d8:	0000010f 	andeq	r0, r0, pc, lsl #2
 1dc:	0001d60a 	andeq	sp, r1, sl, lsl #12
 1e0:	02161100 	andseq	r1, r6, #0
 1e4:	cc010000 	stcgt	0, cr0, [r1], {-0}
 1e8:	0001b806 	andeq	fp, r1, r6, lsl #16
 1ec:	00001400 	andeq	r1, r0, r0, lsl #8
 1f0:	019c0100 	orrseq	r0, ip, r0, lsl #2
 1f4:	12000002 	andne	r0, r0, #2, 0
 1f8:	000001c0 	andeq	r0, r0, r0, asr #3
 1fc:	00000201 	andeq	r0, r0, r1, lsl #4
 200:	00681300 	rsbeq	r1, r8, r0, lsl #6
 204:	b6010000 	strlt	r0, [r1], -r0
 208:	00002505 	andeq	r2, r0, r5, lsl #10
 20c:	00019800 	andeq	r9, r1, r0, lsl #16
 210:	00002000 	andeq	r2, r0, r0
 214:	389c0100 	ldmcc	ip, {r8}
 218:	12000002 	andne	r0, r0, #2, 0
 21c:	000001a0 	andeq	r0, r0, r0, lsr #3
 220:	000005ed 	andeq	r0, r0, sp, ror #11
 224:	0001a814 	andeq	sl, r1, r4, lsl r8
 228:	0005f900 	andeq	pc, r5, r0, lsl #18
 22c:	50011500 	andpl	r1, r1, r0, lsl #10
 230:	50640c05 	rsbpl	r0, r4, r5, lsl #24
 234:	00002021 	andeq	r2, r0, r1, lsr #32
 238:	00016b13 	andeq	r6, r1, r3, lsl fp
 23c:	05b30100 	ldreq	r0, [r3, #256]!	; 0x100
 240:	00000025 	andeq	r0, r0, r5, lsr #32
 244:	00000188 	andeq	r0, r0, r8, lsl #3
 248:	00000010 	andeq	r0, r0, r0, lsl r0
 24c:	02659c01 	rsbeq	r9, r5, #256	; 0x100
 250:	90120000 	andsls	r0, r2, r0
 254:	ed000001 	stc	0, cr0, [r0, #-4]
 258:	12000005 	andne	r0, r0, #5, 0
 25c:	00000194 	muleq	r0, r4, r1
 260:	00000356 	andeq	r0, r0, r6, asr r3
 264:	00001100 	andeq	r1, r0, r0, lsl #2
 268:	ab010000 	blge	40270 <uart_disable+0x400a4>
 26c:	00015806 	andeq	r5, r1, r6, lsl #16
 270:	00003000 	andeq	r3, r0, r0
 274:	c99c0100 	ldmibgt	ip, {r8}
 278:	16000002 	strne	r0, [r0], -r2
 27c:	ab010063 	blge	40410 <uart_disable+0x40244>
 280:	00002c19 	andeq	r2, r0, r9, lsl ip
 284:	00000400 	andeq	r0, r0, r0, lsl #8
 288:	00000000 	andeq	r0, r0, r0
 28c:	01641200 	cmneq	r4, r0, lsl #4
 290:	05ed0000 	strbeq	r0, [sp, #0]!
 294:	68120000 	ldmdavs	r2, {}	; <UNPREDICTABLE>
 298:	28000001 	stmdacs	r0, {r0}
 29c:	17000003 	strne	r0, [r0, -r3]
 2a0:	0000017c 	andeq	r0, r0, ip, ror r1
 2a4:	00000605 	andeq	r0, r0, r5, lsl #12
 2a8:	000002bf 			; <UNDEFINED> instruction: 0x000002bf
 2ac:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 2b0:	2150400c 	cmpcs	r0, ip
 2b4:	51011520 	tstpl	r1, r0, lsr #10
 2b8:	08007405 	stmdaeq	r0, {r0, r2, sl, ip, sp, lr}
 2bc:	12001aff 	andne	r1, r0, #1044480	; 0xff000
 2c0:	00000180 	andeq	r0, r0, r0, lsl #3
 2c4:	000005ed 	andeq	r0, r0, sp, ror #11
 2c8:	01181300 	tsteq	r8, r0, lsl #6
 2cc:	a3010000 	movwge	r0, #4096	; 0x1000
 2d0:	00002505 	andeq	r2, r0, r5, lsl #10
 2d4:	00012800 	andeq	r2, r1, r0, lsl #16
 2d8:	00003000 	andeq	r3, r0, r0
 2dc:	289c0100 	ldmcs	ip, {r8}
 2e0:	18000003 	stmdane	r0, {r0, r1}
 2e4:	a7010063 	strge	r0, [r1, -r3, rrx]
 2e8:	00002509 	andeq	r2, r0, r9, lsl #10
 2ec:	00002400 	andeq	r2, r0, r0, lsl #8
 2f0:	00002200 	andeq	r2, r0, r0, lsl #4
 2f4:	01301200 	teqeq	r0, r0, lsl #4
 2f8:	05ed0000 	strbeq	r0, [sp, #0]!
 2fc:	34120000 	ldrcc	r0, [r2], #-0
 300:	56000001 	strpl	r0, [r0], -r1
 304:	17000003 	strne	r0, [r0, -r3]
 308:	00000144 	andeq	r0, r0, r4, asr #2
 30c:	000005f9 	strdeq	r0, [r0], -r9
 310:	0000031e 	andeq	r0, r0, lr, lsl r3
 314:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 318:	2150400c 	cmpcs	r0, ip
 31c:	4c120020 	ldcmi	0, cr0, [r2], {32}
 320:	ed000001 	stc	0, cr0, [r0, #-4]
 324:	00000005 	andeq	r0, r0, r5
 328:	00005513 	andeq	r5, r0, r3, lsl r5
 32c:	05940100 	ldreq	r0, [r4, #256]	; 0x100
 330:	00000025 	andeq	r0, r0, r5, lsr #32
 334:	00000108 	andeq	r0, r0, r8, lsl #2
 338:	00000020 	andeq	r0, r0, r0, lsr #32
 33c:	03569c01 	cmpeq	r6, #256	; 0x100
 340:	14140000 	ldrne	r0, [r4], #-0
 344:	f9000001 			; <UNDEFINED> instruction: 0xf9000001
 348:	15000005 	strne	r0, [r0, #-5]
 34c:	0c055001 	stceq	0, cr5, [r5], {1}
 350:	20215064 	eorcs	r5, r1, r4, rrx
 354:	0f130000 	svceq	0x00130000
 358:	01000000 	mrseq	r0, (UNDEF: 0)
 35c:	0025058b 	eoreq	r0, r5, fp, lsl #11
 360:	00f00000 	rscseq	r0, r0, r0
 364:	00180000 	andseq	r0, r8, r0
 368:	9c010000 	stcls	0, cr0, [r1], {-0}
 36c:	00000384 	andeq	r0, r0, r4, lsl #7
 370:	0000fc14 	andeq	pc, r0, r4, lsl ip	; <UNPREDICTABLE>
 374:	0005f900 	andeq	pc, r5, r0, lsl #18
 378:	50011500 	andpl	r1, r1, r0, lsl #10
 37c:	50640c05 	rsbpl	r0, r4, r5, lsl #24
 380:	00002021 	andeq	r2, r0, r1, lsr #32
 384:	00007911 	andeq	r7, r0, r1, lsl r9
 388:	06450100 	strbeq	r0, [r5], -r0, lsl #2
 38c:	00000040 	andeq	r0, r0, r0, asr #32
 390:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 394:	04d19c01 	ldrbeq	r9, [r1], #3073	; 0xc01
 398:	50190000 	andspl	r0, r9, r0
 39c:	01000001 	tsteq	r0, r1
 3a0:	00620e7e 	rsbeq	r0, r2, lr, ror lr
 3a4:	010e0000 	mrseq	r0, (UNDEF: 14)
 3a8:	00005017 	andeq	r5, r0, r7, lsl r0
 3ac:	00061100 	andeq	r1, r6, r0, lsl #2
 3b0:	0003c000 	andeq	ip, r3, r0
 3b4:	50011500 	andpl	r1, r1, r0, lsl #10
 3b8:	01153e01 	tsteq	r5, r1, lsl #28
 3bc:	00320151 	eorseq	r0, r2, r1, asr r1
 3c0:	00005c17 	andeq	r5, r0, r7, lsl ip
 3c4:	00061100 	andeq	r1, r6, r0, lsl #2
 3c8:	0003d800 	andeq	sp, r3, r0, lsl #16
 3cc:	50011500 	andpl	r1, r1, r0, lsl #10
 3d0:	01153f01 	tsteq	r5, r1, lsl #30
 3d4:	00320151 	eorseq	r0, r2, r1, asr r1
 3d8:	00006012 	andeq	r6, r0, r2, lsl r0
 3dc:	0005ed00 	andeq	lr, r5, r0, lsl #26
 3e0:	006c1700 	rsbeq	r1, ip, r0, lsl #14
 3e4:	058a0000 	streq	r0, [sl]
 3e8:	03fd0000 	mvnseq	r0, #0, 0
 3ec:	01150000 	tsteq	r5, r0
 3f0:	040c0550 	streq	r0, [ip], #-1360	; 0xfffffab0
 3f4:	15202150 	strne	r2, [r0, #-336]!	; 0xfffffeb0
 3f8:	31015101 	tstcc	r1, r1, lsl #2
 3fc:	00701200 	rsbseq	r1, r0, r0, lsl #4
 400:	05ed0000 	strbeq	r0, [sp, #0]!
 404:	80170000 	andshi	r0, r7, r0
 408:	05000000 	streq	r0, [r0, #-0]
 40c:	1f000006 	svcne	0x00000006
 410:	15000004 	strne	r0, [r0, #-4]
 414:	74025001 	strvc	r5, [r2], #-1
 418:	51011500 	tstpl	r1, r0, lsl #10
 41c:	17003001 	strne	r3, [r0, -r1]
 420:	0000008c 	andeq	r0, r0, ip, lsl #1
 424:	00000605 	andeq	r0, r0, r5, lsl #12
 428:	0000043b 	andeq	r0, r0, fp, lsr r4
 42c:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 430:	2150440c 	cmpcs	r0, ip, lsl #8
 434:	51011520 	tstpl	r1, r0, lsr #10
 438:	17003001 	strne	r3, [r0, -r1]
 43c:	00000098 	muleq	r0, r8, r0
 440:	00000605 	andeq	r0, r0, r5, lsl #12
 444:	00000457 	andeq	r0, r0, r7, asr r4
 448:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 44c:	21504c0c 	cmpcs	r0, ip, lsl #24
 450:	51011520 	tstpl	r1, r0, lsr #10
 454:	17003301 	strne	r3, [r0, -r1, lsl #6]
 458:	000000a4 	andeq	r0, r0, r4, lsr #1
 45c:	00000605 	andeq	r0, r0, r5, lsl #12
 460:	00000473 	andeq	r0, r0, r3, ror r4
 464:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 468:	2150500c 	cmpcs	r0, ip
 46c:	51011520 	tstpl	r1, r0, lsr #10
 470:	17003001 	strne	r3, [r0, -r1]
 474:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 478:	00000605 	andeq	r0, r0, r5, lsl #12
 47c:	00000490 	muleq	r0, r0, r4
 480:	05500115 	ldrbeq	r0, [r0, #-277]	; 0xfffffeeb
 484:	2150480c 	cmpcs	r0, ip, lsl #16
 488:	51011520 	tstpl	r1, r0, lsr #10
 48c:	00c70802 	sbceq	r0, r7, r2, lsl #16
 490:	0000bc17 	andeq	fp, r0, r7, lsl ip
 494:	00060500 	andeq	r0, r6, r0, lsl #10
 498:	0004ae00 	andeq	sl, r4, r0, lsl #28
 49c:	50011500 	andpl	r1, r1, r0, lsl #10
 4a0:	50680c05 	rsbpl	r0, r8, r5, lsl #24
 4a4:	01152021 	tsteq	r5, r1, lsr #32
 4a8:	0e0a0351 	mcreq	3, 0, r0, cr10, cr1, {2}
 4ac:	c8170001 	ldmdagt	r7, {r0}
 4b0:	05000000 	streq	r0, [r0, #-0]
 4b4:	c7000006 	strgt	r0, [r0, -r6]
 4b8:	15000004 	strne	r0, [r0, #-4]
 4bc:	74025001 	strvc	r5, [r2], #-1
 4c0:	51011500 	tstpl	r1, r0, lsl #10
 4c4:	12003301 	andne	r3, r0, #67108864	; 0x4000000
 4c8:	000000cc 	andeq	r0, r0, ip, asr #1
 4cc:	000005ed 	andeq	r0, r0, sp, ror #11
 4d0:	015e1100 	cmpeq	lr, r0, lsl #2
 4d4:	35010000 	strcc	r0, [r1, #-0]
 4d8:	0001cc06 	andeq	ip, r1, r6, lsl #24
 4dc:	00002400 	andeq	r2, r0, r0, lsl #8
 4e0:	209c0100 	addscs	r0, ip, r0, lsl #2
 4e4:	12000005 	andne	r0, r0, #5, 0
 4e8:	000001d4 	ldrdeq	r0, [r0], -r4
 4ec:	000001e1 	andeq	r0, r0, r1, ror #3
 4f0:	0001d812 	andeq	sp, r1, r2, lsl r8
 4f4:	0005ed00 	andeq	lr, r5, r0, lsl #26
 4f8:	01e41700 	mvneq	r1, r0, lsl #14
 4fc:	05200000 	streq	r0, [r0, #-0]!
 500:	05160000 	ldreq	r0, [r6, #-0]
 504:	01150000 	tsteq	r5, r0
 508:	040c0550 	streq	r0, [ip], #-1360	; 0xfffffab0
 50c:	15202150 	strne	r2, [r0, #-336]!	; 0xfffffeb0
 510:	09025101 	stmdbeq	r2, {r0, r8, ip, lr}
 514:	e81200fe 	ldmda	r2, {r1, r2, r3, r4, r5, r6, r7}
 518:	ed000001 	stc	0, cr0, [r0, #-4]
 51c:	00000005 	andeq	r0, r0, r5
 520:	0002241a 	andeq	r2, r2, sl, lsl r4
 524:	0d310100 	ldfeqs	f0, [r1, #-0]
 528:	00000000 	andeq	r0, r0, r0
 52c:	00000020 	andeq	r0, r0, r0, lsr #32
 530:	05839c01 	streq	r9, [r3, #3073]	; 0xc01
 534:	631b0000 	tstvs	fp, #0, 0
 538:	01000000 	mrseq	r0, (UNDEF: 0)
 53c:	05832531 	streq	r2, [r3, #1329]	; 0x531
 540:	003b0000 	eorseq	r0, fp, r0
 544:	00370000 	eorseq	r0, r7, r0
 548:	76160000 	ldrvc	r0, [r6], -r0
 54c:	01006c61 	tsteq	r0, r1, ror #24
 550:	002c3431 	eoreq	r3, ip, r1, lsr r4
 554:	005d0000 	subseq	r0, sp, r0
 558:	00590000 	subseq	r0, r9, r0
 55c:	10170000 	andsne	r0, r7, r0
 560:	f9000000 			; <UNDEFINED> instruction: 0xf9000000
 564:	72000005 	andvc	r0, r0, #5, 0
 568:	15000005 	strne	r0, [r0, #-5]
 56c:	74025001 	strvc	r5, [r2], #-1
 570:	1c140000 	ldcne	0, cr0, [r4], {-0}
 574:	05000000 	streq	r0, [r0, #-0]
 578:	15000006 	strne	r0, [r0, #-6]
 57c:	74025001 	strvc	r5, [r2], #-1
 580:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 584:	00058904 	andeq	r8, r5, r4, lsl #18
 588:	ea1a1c00 	b	687008 <uart_disable+0x686e3c>
 58c:	01000001 	tsteq	r0, r1
 590:	00200d2e 	eoreq	r0, r0, lr, lsr #26
 594:	00200000 	eoreq	r0, r0, r0
 598:	9c010000 	stcls	0, cr0, [r1], {-0}
 59c:	000005ed 	andeq	r0, r0, sp, ror #11
 5a0:	0000631b 	andeq	r6, r0, fp, lsl r3
 5a4:	242e0100 	strtcs	r0, [lr], #-256	; 0xffffff00
 5a8:	00000583 	andeq	r0, r0, r3, lsl #11
 5ac:	0000007f 	andeq	r0, r0, pc, ror r0
 5b0:	0000007b 	andeq	r0, r0, fp, ror r0
 5b4:	6c617616 	stclvs	6, cr7, [r1], #-88	; 0xffffffa8
 5b8:	332e0100 			; <UNDEFINED> instruction: 0x332e0100
 5bc:	0000002c 	andeq	r0, r0, ip, lsr #32
 5c0:	000000a1 	andeq	r0, r0, r1, lsr #1
 5c4:	0000009d 	muleq	r0, sp, r0
 5c8:	00003017 	andeq	r3, r0, r7, lsl r0
 5cc:	0005f900 	andeq	pc, r5, r0, lsl #18
 5d0:	0005dc00 	andeq	sp, r5, r0, lsl #24
 5d4:	50011500 	andpl	r1, r1, r0, lsl #10
 5d8:	00007402 	andeq	r7, r0, r2, lsl #8
 5dc:	00003c14 	andeq	r3, r0, r4, lsl ip
 5e0:	00060500 	andeq	r0, r6, r0, lsl #10
 5e4:	50011500 	andpl	r1, r1, r0, lsl #10
 5e8:	00007402 	andeq	r7, r0, r2, lsl #8
 5ec:	001d1d00 	andseq	r1, sp, r0, lsl #26
 5f0:	001d0000 	andseq	r0, sp, r0
 5f4:	9e020000 	cdpls	0, 0, cr0, cr2, cr0, {0}
 5f8:	03101d06 	tsteq	r0, #384	; 0x180
 5fc:	03100000 	tsteq	r0, #0, 0
 600:	c5020000 	strgt	r0, [r2, #-0]
 604:	01011d0b 	tsteq	r1, fp, lsl #26
 608:	01010000 	mrseq	r0, (UNDEF: 1)
 60c:	b0020000 	andlt	r0, r2, r0
 610:	02fe1d06 	rscseq	r1, lr, #384	; 0x180
 614:	02fe0000 	rscseq	r0, lr, #0, 0
 618:	19040000 	stmdbne	r4, {}	; <UNPREDICTABLE>
 61c:	Address 0x000000000000061c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <uart_disable+0x2bfee0>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00350400 	eorseq	r0, r5, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <uart_disable+0x2ce6a8>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <uart_disable+0xe8369c>
  58:	0b390b3b 	bleq	e42d4c <uart_disable+0xe42b80>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <uart_disable+0x3ac4>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	00260a00 	eoreq	r0, r6, r0, lsl #20
  70:	00001349 	andeq	r1, r0, r9, asr #6
  74:	3e01040b 	cdpcc	4, 0, cr0, cr1, cr11, {0}
  78:	490b0b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp}
  7c:	3b0b3a13 	blcc	2ce8d0 <uart_disable+0x2ce704>
  80:	010b390b 	tsteq	fp, fp, lsl #18
  84:	0c000013 	stceq	0, cr0, [r0], {19}
  88:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
  8c:	00000b1c 	andeq	r0, r0, ip, lsl fp
  90:	0301130d 	movweq	r1, #4877	; 0x130d
  94:	3a0b0b0e 	bcc	2c2cd4 <uart_disable+0x2c2b08>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	0013010b 	andseq	r0, r3, fp, lsl #2
  a0:	000d0e00 	andeq	r0, sp, r0, lsl #28
  a4:	0b3a0803 	bleq	e820b8 <uart_disable+0xe81eec>
  a8:	0b390b3b 	bleq	e42d9c <uart_disable+0xe42bd0>
  ac:	0b381349 	bleq	e04dd8 <uart_disable+0xe04c0c>
  b0:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; b8 <.debug_abbrev+0xb8>
  b4:	3a0e0300 	bcc	380cbc <uart_disable+0x380af0>
  b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  bc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  c0:	1000000b 	andne	r0, r0, fp
  c4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  c8:	0b3b0b3a 	bleq	ec2db8 <uart_disable+0xec2bec>
  cc:	13490b39 	movtne	r0, #39737	; 0x9b39
  d0:	0000061c 	andeq	r0, r0, ip, lsl r6
  d4:	3f012e11 	svccc	0x00012e11
  d8:	3a0e0319 	bcc	380d44 <uart_disable+0x380b78>
  dc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e0:	1119270b 	tstne	r9, fp, lsl #14
  e4:	40061201 	andmi	r1, r6, r1, lsl #4
  e8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  ec:	00001301 	andeq	r1, r0, r1, lsl #6
  f0:	01828912 	orreq	r8, r2, r2, lsl r9
  f4:	31011100 	mrscc	r1, (UNDEF: 17)
  f8:	13000013 	movwne	r0, #19
  fc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 100:	0b3a0e03 	bleq	e83914 <uart_disable+0xe83748>
 104:	0b390b3b 	bleq	e42df8 <uart_disable+0xe42c2c>
 108:	13491927 	movtne	r1, #39207	; 0x9927
 10c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 110:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 114:	00130119 	andseq	r0, r3, r9, lsl r1
 118:	82891400 	addhi	r1, r9, #0, 8
 11c:	01110101 	tsteq	r1, r1, lsl #2
 120:	00001331 	andeq	r1, r0, r1, lsr r3
 124:	01828a15 	orreq	r8, r2, r5, lsl sl
 128:	91180200 	tstls	r8, r0, lsl #4
 12c:	00001842 	andeq	r1, r0, r2, asr #16
 130:	03000516 	movweq	r0, #1302	; 0x516
 134:	3b0b3a08 	blcc	2ce95c <uart_disable+0x2ce790>
 138:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 13c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 140:	00001742 	andeq	r1, r0, r2, asr #14
 144:	01828917 	orreq	r8, r2, r7, lsl r9
 148:	31011101 	tstcc	r1, r1, lsl #2
 14c:	00130113 	andseq	r0, r3, r3, lsl r1
 150:	00341800 	eorseq	r1, r4, r0, lsl #16
 154:	0b3a0803 	bleq	e82168 <uart_disable+0xe81f9c>
 158:	0b390b3b 	bleq	e42e4c <uart_disable+0xe42c80>
 15c:	17021349 	strne	r1, [r2, -r9, asr #6]
 160:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 164:	00341900 	eorseq	r1, r4, r0, lsl #18
 168:	0b3a0e03 	bleq	e8397c <uart_disable+0xe837b0>
 16c:	0b390b3b 	bleq	e42e60 <uart_disable+0xe42c94>
 170:	051c1349 	ldreq	r1, [ip, #-841]	; 0xfffffcb7
 174:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
 178:	3a0e0301 	bcc	380d84 <uart_disable+0x380bb8>
 17c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 180:	1119270b 	tstne	r9, fp, lsl #14
 184:	40061201 	andmi	r1, r6, r1, lsl #4
 188:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 18c:	00001301 	andeq	r1, r0, r1, lsl #6
 190:	0300051b 	movweq	r0, #1307	; 0x51b
 194:	3b0b3a0e 	blcc	2ce9d4 <uart_disable+0x2ce808>
 198:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 19c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 1a0:	00001742 	andeq	r1, r0, r2, asr #14
 1a4:	0000351c 	andeq	r3, r0, ip, lsl r5
 1a8:	002e1d00 	eoreq	r1, lr, r0, lsl #26
 1ac:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 1b0:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 1b4:	0b3b0b3a 	bleq	ec2ea4 <uart_disable+0xec2cd8>
 1b8:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000158 	andeq	r0, r0, r8, asr r1
   8:	00000163 	andeq	r0, r0, r3, ror #2
   c:	63500001 	cmpvs	r0, #1, 0
  10:	88000001 	stmdahi	r0, {r0}
  14:	01000001 	tsteq	r0, r1
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  24:	00000148 	andeq	r0, r0, r8, asr #2
  28:	00000158 	andeq	r0, r0, r8, asr r1
  2c:	00540001 	subseq	r0, r4, r1
	...
  3c:	0f000000 	svceq	0x00000000
  40:	01000000 	mrseq	r0, (UNDEF: 0)
  44:	000f5000 	andeq	r5, pc, r0
  48:	00200000 	eoreq	r0, r0, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000054 	andeq	r0, r0, r4, asr r0
	...
  60:	00000f00 	andeq	r0, r0, r0, lsl #30
  64:	51000100 	mrspl	r0, (UNDEF: 16)
  68:	0000000f 	andeq	r0, r0, pc
  6c:	00000020 	andeq	r0, r0, r0, lsr #32
  70:	00550001 	subseq	r0, r5, r1
	...
  7c:	20000000 	andcs	r0, r0, r0
  80:	2f000000 	svccs	0x00000000
  84:	01000000 	mrseq	r0, (UNDEF: 0)
  88:	002f5000 	eoreq	r5, pc, r0
  8c:	00400000 	subeq	r0, r0, r0
  90:	00010000 	andeq	r0, r1, r0
  94:	00000054 	andeq	r0, r0, r4, asr r0
	...
  a0:	00002000 	andeq	r2, r0, r0
  a4:	00002f00 	andeq	r2, r0, r0, lsl #30
  a8:	51000100 	mrspl	r0, (UNDEF: 16)
  ac:	0000002f 	andeq	r0, r0, pc, lsr #32
  b0:	00000040 	andeq	r0, r0, r0, asr #32
  b4:	00550001 	subseq	r0, r5, r1
  b8:	00000000 	andeq	r0, r0, r0
  bc:	Address 0x00000000000000bc is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000022f 	andeq	r0, r0, pc, lsr #4
   4:	00f30003 	rscseq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
  20:	73552f00 	cmpvc	r5, #0, 30
  24:	2f737265 	svccs	0x00737265
  28:	616e6e61 	cmnvs	lr, r1, ror #28
  2c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  30:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  34:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  38:	6f6f6863 	svcvs	0x006f6863
  3c:	6f432f6c 	svcvs	0x00432f6c
  40:	67656c6c 	strbvs	r6, [r5, -ip, ror #24]!
  44:	754a2f65 	strbvc	r2, [sl, #-3941]	; 0xfffff09b
  48:	726f696e 	rsbvc	r6, pc, #1802240	; 0x1b8000
  4c:	3232532f 	eorscc	r5, r2, #-1140850688	; 0xbc000000
  50:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
  54:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
  58:	63796d2f 	cmnvs	r9, #3008	; 0xbc0
  5c:	2f65646f 	svccs	0x0065646f
  60:	7062696c 	rsbvc	r6, r2, ip, ror #18
  64:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
  68:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  6c:	752f0065 	strvc	r0, [pc, #-101]!	; f <.debug_line+0xf>
  70:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffeac <uart_disable+0xfffffce0>
  74:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  78:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  7c:	2f72616c 	svccs	0x0072616c
  80:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  84:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  88:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  8c:	2f392d69 	svccs	0x00392d69
  90:	30322d39 	eorscc	r2, r2, r9, lsr sp
  94:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  98:	3173632d 	cmncc	r3, sp, lsr #6
  9c:	2f653730 	svccs	0x00653730
  a0:	2f62696c 	svccs	0x0062696c
  a4:	2f636367 	svccs	0x00636367
  a8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  ac:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  b0:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  b4:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  b8:	2f312e32 	svccs	0x00312e32
  bc:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  c0:	00656475 	rsbeq	r6, r5, r5, ror r4
  c4:	72617500 	rsbvc	r7, r1, #0, 10
  c8:	00632e74 	rsbeq	r2, r3, r4, ror lr
  cc:	72000001 	andvc	r0, r0, #1, 0
  d0:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  d4:	00000200 	andeq	r0, r0, r0, lsl #4
  d8:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  dc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  e0:	70670000 	rsbvc	r0, r7, r0
  e4:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
  e8:	00000200 	andeq	r0, r0, r0, lsl #4
  ec:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  f0:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  f4:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  f8:	00000300 	andeq	r0, r0, r0, lsl #6
  fc:	00390500 	eorseq	r0, r9, r0, lsl #10
 100:	00000205 	andeq	r0, r0, r5, lsl #4
 104:	30030000 	andcc	r0, r3, r0
 108:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 10c:	05670605 	strbeq	r0, [r7, #-1541]!	; 0xfffff9fb
 110:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
 114:	01052e05 	tsteq	r5, r5, lsl #28
 118:	06380567 	ldrteq	r0, [r8], -r7, ror #10
 11c:	05010629 	streq	r0, [r1, #-1577]	; 0xfffff9d7
 120:	05670605 	strbeq	r0, [r7, #-1541]!	; 0xfffff9fb
 124:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
 128:	01052e05 	tsteq	r5, r5, lsl #28
 12c:	06160567 	ldreq	r0, [r6], -r7, ror #10
 130:	052e1503 	streq	r1, [lr, #-1283]!	; 0xfffffafd
 134:	68673505 	stmdavs	r7!, {r0, r2, r8, sl, ip, sp}^
 138:	0c036835 	stceq	8, cr6, [r3], {53}	; 0x35
 13c:	696b852e 	stmdbvs	fp!, {r1, r2, r3, r5, r8, sl, pc}^
 140:	660c0369 	strvs	r0, [ip], -r9, ror #6
 144:	05676b13 	strbeq	r6, [r7, #-2835]!	; 0xfffff4ed
 148:	052f0601 	streq	r0, [pc, #-1537]!	; fffffb4f <uart_disable+0xfffff983>
 14c:	25080619 	strcs	r0, [r8, #-1561]	; 0xfffff9e7
 150:	05340505 	ldreq	r0, [r4, #-1285]!	; 0xfffffafb
 154:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 158:	19054c01 	stmdbne	r5, {r0, sl, fp, lr}
 15c:	05056706 	streq	r6, [r5, #-1798]	; 0xfffff8fa
 160:	060d0536 			; <UNDEFINED> instruction: 0x060d0536
 164:	4a280501 	bmi	a01570 <uart_disable+0xa013a4>
 168:	05300105 	ldreq	r0, [r0, #-261]!	; 0xfffffefb
 16c:	05870615 	streq	r0, [r7, #1557]	; 0x615
 170:	052f2f05 	streq	r2, [pc, #-3845]!	; fffff273 <uart_disable+0xfffff0a7>
 174:	04020009 	streq	r0, [r2], #-9
 178:	0a051301 	beq	144d84 <uart_disable+0x144bb8>
 17c:	01040200 	mrseq	r0, R12_usr
 180:	000c0511 	andeq	r0, ip, r1, lsl r5
 184:	06010402 	streq	r0, [r1], -r2, lsl #8
 188:	000a0501 	andeq	r0, sl, r1, lsl #10
 18c:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 190:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 194:	01060e05 	tsteq	r6, r5, lsl #28
 198:	054a0905 	strbeq	r0, [sl, #-2309]	; 0xfffff6fb
 19c:	2f2f0605 	svccs	0x002f0605
 1a0:	13060105 	movwne	r0, #24837	; 0x6105
 1a4:	67061c05 	strvs	r1, [r6, -r5, lsl #24]
 1a8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1ac:	052f4b06 	streq	r4, [pc, #-2822]!	; fffff6ae <uart_disable+0xfffff4e2>
 1b0:	04020009 	streq	r0, [r2], #-9
 1b4:	0a051301 	beq	144dc0 <uart_disable+0x144bf4>
 1b8:	01040200 	mrseq	r0, R12_usr
 1bc:	000c0511 	andeq	r0, ip, r1, lsl r5
 1c0:	06010402 	streq	r0, [r1], -r2, lsl #8
 1c4:	000a0501 	andeq	r0, sl, r1, lsl #10
 1c8:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 1cc:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
 1d0:	06010567 	streq	r0, [r1], -r7, ror #10
 1d4:	0619052f 	ldreq	r0, [r9], -pc, lsr #10
 1d8:	2e1b054c 	cfmac32cs	mvfx0, mvfx11, mvfx12
 1dc:	052e2a05 	streq	r2, [lr, #-2565]!	; 0xfffff5fb
 1e0:	05010631 	streq	r0, [r1, #-1585]	; 0xfffff9cf
 1e4:	1c052e01 	stcne	14, cr2, [r5], {1}
 1e8:	05053106 	streq	r3, [r5, #-262]	; 0xfffffefa
 1ec:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
 1f0:	01060e05 	tsteq	r6, r5, lsl #28
 1f4:	054a2105 	strbeq	r2, [sl, #-261]	; 0xfffffefb
 1f8:	2e0a0301 	cdpcs	3, 0, cr0, cr10, cr1, {0}
 1fc:	68061a05 	stmdavs	r6, {r0, r2, r9, fp, ip}
 200:	02000905 	andeq	r0, r0, #81920	; 0x14000
 204:	05300104 	ldreq	r0, [r0, #-260]!	; 0xfffffefc
 208:	0402000a 	streq	r0, [r2], #-10
 20c:	0c051101 	stfeqs	f1, [r5], {1}
 210:	01040200 	mrseq	r0, R12_usr
 214:	0a050106 	beq	140634 <uart_disable+0x140468>
 218:	01040200 	mrseq	r0, R12_usr
 21c:	0619052e 	ldreq	r0, [r9], -lr, lsr #10
 220:	667ee803 	ldrbtvs	lr, [lr], -r3, lsl #16
 224:	2f2f0505 	svccs	0x002f0505
 228:	0105672f 	tsteq	r5, pc, lsr #14
 22c:	04022f06 	streq	r2, [r2], #-3846	; 0xfffff0fa
 230:	Address 0x0000000000000230 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
   4:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
   8:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
   c:	75007461 	strvc	r7, [r0, #-1121]	; 0xfffffb9f
  10:	5f747261 	svcpl	0x00747261
  14:	5f6e6163 	svcpl	0x006e6163
  18:	63746567 	cmnvs	r4, #432013312	; 0x19c00000
  1c:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
  20:	7261625f 	rsbvc	r6, r1, #-268435451	; 0xf0000005
  24:	72656972 	rsbvc	r6, r5, #1867776	; 0x1c8000
  28:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  2c:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  30:	4f5f434e 	svcmi	0x005f434e
  34:	55505455 	ldrbpl	r5, [r0, #-1109]	; 0xfffffbab
  38:	75610054 	strbvc	r0, [r1, #-84]!	; 0xffffffac
  3c:	65705f78 	ldrbvs	r5, [r0, #-3960]!	; 0xfffff088
  40:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
  44:	50470073 	subpl	r0, r7, r3, ror r0
  48:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  4c:	5f434e55 	svcpl	0x00434e55
  50:	34544c41 	ldrbcc	r4, [r4], #-3137	; 0xfffff3bf
  54:	72617500 	rsbvc	r7, r1, #0, 10
  58:	61635f74 	smcvs	13812	; 0x35f4
  5c:	75705f6e 	ldrbvc	r5, [r0, #-3950]!	; 0xfffff092
  60:	61006374 	tstvs	r0, r4, ror r3
  64:	00726464 	rsbseq	r6, r2, r4, ror #8
  68:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  6c:	5f78745f 	svcpl	0x0078745f
  70:	655f7369 	ldrbvs	r7, [pc, #-873]	; fffffd0f <uart_disable+0xfffffb43>
  74:	7974706d 	ldmdbvc	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
  78:	72617500 	rsbvc	r7, r1, #0, 10
  7c:	6e695f74 	mcrvs	15, 3, r5, cr9, cr4, {3}
  80:	47007469 	strmi	r7, [r0, -r9, ror #8]
  84:	5f4f4950 	svcpl	0x004f4950
  88:	434e5546 	movtmi	r5, #58694	; 0xe546
  8c:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  90:	50470030 	subpl	r0, r7, r0, lsr r0
  94:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  98:	5f434e55 	svcpl	0x00434e55
  9c:	31544c41 	cmpcc	r4, r1, asr #24
  a0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  a4:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  a8:	415f434e 	cmpmi	pc, lr, asr #6
  ac:	0032544c 	eorseq	r5, r2, ip, asr #8
  b0:	4f495047 	svcmi	0x00495047
  b4:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  b8:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  bc:	75003354 	strvc	r3, [r0, #-852]	; 0xfffffcac
  c0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  c4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  c8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  cc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  d0:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  d4:	415f434e 	cmpmi	pc, lr, asr #6
  d8:	0035544c 	eorseq	r5, r5, ip, asr #8
  dc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  e0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  e4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  e8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  ec:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  f0:	2074726f 	rsbscs	r7, r4, pc, ror #4
  f4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  f8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  fc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 100:	74757000 	ldrbtvc	r7, [r5], #-0
 104:	62003233 	andvs	r3, r0, #805306371	; 0x30000003
 108:	00647561 	rsbeq	r7, r4, r1, ror #10
 10c:	5f787561 	svcpl	0x00787561
 110:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 114:	0073656c 	rsbseq	r6, r3, ip, ror #10
 118:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 11c:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 120:	68730063 	ldmdavs	r3!, {r0, r1, r5, r6}^
 124:	2074726f 	rsbscs	r7, r4, pc, ror #4
 128:	00746e69 	rsbseq	r6, r4, r9, ror #28
 12c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 130:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 134:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 138:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 13c:	6f6c2067 	svcvs	0x006c2067
 140:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 144:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 148:	2064656e 	rsbcs	r6, r4, lr, ror #10
 14c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 150:	64756162 	ldrbtvs	r6, [r5], #-354	; 0xfffffe9e
 154:	6c61765f 	stclvs	6, cr7, [r1], #-380	; 0xfffffe84
 158:	746e6300 	strbtvc	r6, [lr], #-768	; 0xfffffd00
 15c:	6175006c 	cmnvs	r5, ip, rrx
 160:	645f7472 	ldrbvs	r7, [pc], #-1138	; 168 <.debug_str+0x168>
 164:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 168:	7500656c 	strvc	r6, [r0, #-1388]	; 0xfffffa94
 16c:	5f747261 	svcpl	0x00747261
 170:	5f736168 	svcpl	0x00736168
 174:	61746164 	cmnvs	r4, r4, ror #2
 178:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 17c:	6f6c2067 	svcvs	0x006c2067
 180:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 184:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
 188:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
 18c:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
 190:	2f007261 	svccs	0x00007261
 194:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
 198:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
 19c:	442f616e 	strtmi	r6, [pc], #-366	; 1a4 <.debug_str+0x1a4>
 1a0:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
 1a4:	73746e65 	cmnvc	r4, #1616	; 0x650
 1a8:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
 1ac:	2f6c6f6f 	svccs	0x006c6f6f
 1b0:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
 1b4:	2f656765 	svccs	0x00656765
 1b8:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
 1bc:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
 1c0:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 1c4:	30343253 	eorscc	r3, r4, r3, asr r2
 1c8:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; a0 <.debug_str+0xa0>
 1cc:	646f6379 	strbtvs	r6, [pc], #-889	; 1d4 <.debug_str+0x1d4>
 1d0:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 1d4:	00697062 	rsbeq	r7, r9, r2, rrx
 1d8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1dc:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
 1e0:	752f6372 	strvc	r6, [pc, #-882]!	; fffffe76 <uart_disable+0xfffffcaa>
 1e4:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 1e8:	726f0063 	rsbvc	r0, pc, #99, 0	; 0x63
 1ec:	336e695f 	cmncc	lr, #1556480	; 0x17c000
 1f0:	75700032 	ldrbvc	r0, [r0, #-50]!	; 0xffffffce
 1f4:	73006b74 	movwvc	r6, #2932	; 0xb74
 1f8:	74617263 	strbtvc	r7, [r1], #-611	; 0xfffffd9d
 1fc:	75006863 	strvc	r6, [r0, #-2147]	; 0xfffff79d
 200:	00747261 	rsbseq	r7, r4, r1, ror #4
 204:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 208:	745f3233 	ldrbvc	r3, [pc], #-563	; 210 <.debug_str+0x210>
 20c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 210:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 214:	61750074 	cmnvs	r5, r4, ror r0
 218:	665f7472 			; <UNDEFINED> instruction: 0x665f7472
 21c:	6873756c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^
 220:	0078745f 	rsbseq	r7, r8, pc, asr r4
 224:	5f646e61 	svcpl	0x00646e61
 228:	32336e69 	eorscc	r6, r3, #1680	; 0x690
 22c:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 230:	2064656e 	rsbcs	r6, r4, lr, ror #10
 234:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 238:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 23c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 240:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 244:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 248:	31393130 	teqcc	r9, r0, lsr r1
 24c:	20353230 	eorscs	r3, r5, r0, lsr r2
 250:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 254:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 258:	415b2029 	cmpmi	fp, r9, lsr #32
 25c:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 260:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 264:	6172622d 	cmnvs	r2, sp, lsr #4
 268:	2068636e 	rsbcs	r6, r8, lr, ror #6
 26c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 270:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 274:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 278:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 27c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 280:	613d7570 	teqvs	sp, r0, ror r5
 284:	31316d72 	teqcc	r1, r2, ror sp
 288:	7a6a3637 	bvc	1a8db6c <uart_disable+0x1a8d9a0>
 28c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 290:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 294:	613d656e 	teqvs	sp, lr, ror #10
 298:	31316d72 	teqcc	r1, r2, ror sp
 29c:	7a6a3637 	bvc	1a8db80 <uart_disable+0x1a8d9b4>
 2a0:	20732d66 	rsbscs	r2, r3, r6, ror #26
 2a4:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 2a8:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 2ac:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 2b0:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 2b4:	616d2d20 	cmnvs	sp, r0, lsr #26
 2b8:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 2bc:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 2c0:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 2c4:	6b36766d 	blvs	d9dc80 <uart_disable+0xd9dab4>
 2c8:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 2cc:	20626467 	rsbcs	r6, r2, r7, ror #8
 2d0:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 2d4:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 2d8:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 2dc:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 2e0:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 2e4:	61747365 	cmnvs	r4, r5, ror #6
 2e8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 2ec:	50470067 	subpl	r0, r7, r7, rrx
 2f0:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
 2f4:	5f434e55 	svcpl	0x00434e55
 2f8:	55504e49 	ldrbpl	r4, [r0, #-3657]	; 0xfffff1b7
 2fc:	70670054 	rsbvc	r0, r7, r4, asr r0
 300:	735f6f69 	cmpvc	pc, #420	; 0x1a4
 304:	665f7465 	ldrbvs	r7, [pc], -r5, ror #8
 308:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xfffff18b
 30c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
 310:	33746567 	cmncc	r4, #432013312	; 0x19c00000
 314:	Address 0x0000000000000314 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <uart_disable+0x80a424>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	00000020 	andeq	r0, r0, r0, lsr #32
  3c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  40:	86038504 	strhi	r8, [r3], -r4, lsl #10
  44:	00018e02 	andeq	r8, r1, r2, lsl #28
  48:	00000014 	andeq	r0, r0, r4, lsl r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000040 	andeq	r0, r0, r0, asr #32
  54:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  58:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  6c:	00000018 	andeq	r0, r0, r8, lsl r0
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	00000014 	andeq	r0, r0, r4, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000108 	andeq	r0, r0, r8, lsl #2
  84:	00000020 	andeq	r0, r0, r0, lsr #32
  88:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  8c:	00018e02 	andeq	r8, r1, r2, lsl #28
  90:	00000014 	andeq	r0, r0, r4, lsl r0
  94:	00000000 	andeq	r0, r0, r0
  98:	00000128 	andeq	r0, r0, r8, lsr #2
  9c:	00000030 	andeq	r0, r0, r0, lsr r0
  a0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a4:	00018e02 	andeq	r8, r1, r2, lsl #28
  a8:	00000014 	andeq	r0, r0, r4, lsl r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	00000158 	andeq	r0, r0, r8, asr r1
  b4:	00000030 	andeq	r0, r0, r0, lsr r0
  b8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  bc:	00018e02 	andeq	r8, r1, r2, lsl #28
  c0:	00000014 	andeq	r0, r0, r4, lsl r0
  c4:	00000000 	andeq	r0, r0, r0
  c8:	00000188 	andeq	r0, r0, r8, lsl #3
  cc:	00000010 	andeq	r0, r0, r0, lsl r0
  d0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  d4:	00018e02 	andeq	r8, r1, r2, lsl #28
  d8:	00000014 	andeq	r0, r0, r4, lsl r0
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000198 	muleq	r0, r8, r1
  e4:	00000020 	andeq	r0, r0, r0, lsr #32
  e8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  ec:	00018e02 	andeq	r8, r1, r2, lsl #28
  f0:	00000014 	andeq	r0, r0, r4, lsl r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
  fc:	00000014 	andeq	r0, r0, r4, lsl r0
 100:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 104:	00018e02 	andeq	r8, r1, r2, lsl #28
 108:	00000014 	andeq	r0, r0, r4, lsl r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	000001cc 	andeq	r0, r0, ip, asr #3
 114:	00000024 	andeq	r0, r0, r4, lsr #32
 118:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 11c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_disable+0x12cd660>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <uart_disable+0x46264>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


crc.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <our_crc32_inc>:
   0:	e1e02002 	mvn	r2, r2
   4:	e241c001 	sub	ip, r1, #1, 0
   8:	e3510000 	cmp	r1, #0, 0
   c:	0a000007 	beq	30 <our_crc32_inc+0x30>
  10:	e4d03001 	ldrb	r3, [r0], #1
  14:	e0233002 	eor	r3, r3, r2
  18:	e6ef3073 	uxtb	r3, r3
  1c:	e59f1014 	ldr	r1, [pc, #20]	; 38 <our_crc32_inc+0x38>
  20:	e7913103 	ldr	r3, [r1, r3, lsl #2]
  24:	e0232422 	eor	r2, r3, r2, lsr #8
  28:	e1a0100c 	mov	r1, ip
  2c:	eafffff4 	b	4 <our_crc32_inc+0x4>
  30:	e1e00002 	mvn	r0, r2
  34:	e12fff1e 	bx	lr
  38:	00000000 	andeq	r0, r0, r0

0000003c <our_crc32>:
  3c:	e92d4010 	push	{r4, lr}
  40:	e3a02000 	mov	r2, #0, 0
  44:	ebfffffe 	bl	0 <our_crc32_inc>
  48:	e8bd8010 	pop	{r4, pc}

Disassembly of section .rodata:

00000000 <crc32_tab>:
   0:	00000000 	andeq	r0, r0, r0
   4:	77073096 			; <UNDEFINED> instruction: 0x77073096
   8:	ee0e612c 	adfep	f6, f6, #4.0
   c:	990951ba 	stmdbls	r9, {r1, r3, r4, r5, r7, r8, ip, lr}
  10:	076dc419 			; <UNDEFINED> instruction: 0x076dc419
  14:	706af48f 	rsbvc	pc, sl, pc, lsl #9
  18:	e963a535 	stmdb	r3!, {r0, r2, r4, r5, r8, sl, sp, pc}^
  1c:	9e6495a3 	cdpls	5, 6, cr9, cr4, cr3, {5}
  20:	0edb8832 	mrceq	8, 6, r8, cr11, cr2, {1}
  24:	79dcb8a4 	ldmibvc	ip, {r2, r5, r7, fp, ip, sp, pc}^
  28:	e0d5e91e 	sbcs	lr, r5, lr, lsl r9
  2c:	97d2d988 	ldrbls	sp, [r2, r8, lsl #19]
  30:	09b64c2b 	ldmibeq	r6!, {r0, r1, r3, r5, sl, fp, lr}
  34:	7eb17cbd 	mrcvc	12, 5, r7, cr1, cr13, {5}
  38:	e7b82d07 	ldr	r2, [r8, r7, lsl #26]!
  3c:	90bf1d91 	umlalsls	r1, pc, r1, sp	; <UNPREDICTABLE>
  40:	1db71064 	ldcne	0, cr1, [r7, #400]!	; 0x190
  44:	6ab020f2 	bvs	fec08414 <our_crc32+0xfec083d8>
  48:	f3b97148 	vceq.i32	<illegal reg q3.5>, q4, #0
  4c:	84be41de 	ldrthi	r4, [lr], #478	; 0x1de
  50:	1adad47d 	bne	ff6b524c <our_crc32+0xff6b5210>
  54:	6ddde4eb 	cfldrdvs	mvd14, [sp, #940]	; 0x3ac
  58:	f4d4b551 			; <UNDEFINED> instruction: 0xf4d4b551
  5c:	83d385c7 	bicshi	r8, r3, #834666496	; 0x31c00000
  60:	136c9856 	cmnne	ip, #5636096	; 0x560000
  64:	646ba8c0 	strbtvs	sl, [fp], #-2240	; 0xfffff740
  68:	fd62f97a 	stc2l	9, cr15, [r2, #-244]!	; 0xffffff0c	; <UNPREDICTABLE>
  6c:	8a65c9ec 	bhi	1972824 <our_crc32+0x19727e8>
  70:	14015c4f 	strne	r5, [r1], #-3151	; 0xfffff3b1
  74:	63066cd9 	movwvs	r6, #27865	; 0x6cd9
  78:	fa0f3d63 	blx	3cf60c <our_crc32+0x3cf5d0>
  7c:	8d080df5 	stchi	13, cr0, [r8, #-980]	; 0xfffffc2c
  80:	3b6e20c8 	blcc	1b883a8 <our_crc32+0x1b8836c>
  84:	4c69105e 	stclmi	0, cr1, [r9], #-376	; 0xfffffe88
  88:	d56041e4 	strble	r4, [r0, #-484]!	; 0xfffffe1c
  8c:	a2677172 	rsbge	r7, r7, #-2147483620	; 0x8000001c
  90:	3c03e4d1 	cfstrscc	mvf14, [r3], {209}	; 0xd1
  94:	4b04d447 	blmi	1351b8 <our_crc32+0x13517c>
  98:	d20d85fd 	andle	r8, sp, #1061158912	; 0x3f400000
  9c:	a50ab56b 	strge	fp, [sl, #-1387]	; 0xfffffa95
  a0:	35b5a8fa 	ldrcc	sl, [r5, #2298]!	; 0x8fa
  a4:	42b2986c 	adcsmi	r9, r2, #108, 16	; 0x6c0000
  a8:	dbbbc9d6 	blle	feef2808 <our_crc32+0xfeef27cc>
  ac:	acbcf940 			; <UNDEFINED> instruction: 0xacbcf940
  b0:	32d86ce3 	sbcscc	r6, r8, #58112	; 0xe300
  b4:	45df5c75 	ldrbmi	r5, [pc, #3189]	; d31 <our_crc32+0xcf5>
  b8:	dcd60dcf 	ldclle	13, cr0, [r6], {207}	; 0xcf
  bc:	abd13d59 	blge	ff44f628 <our_crc32+0xff44f5ec>
  c0:	26d930ac 	ldrbcs	r3, [r9], ip, lsr #1
  c4:	51de003a 	bicspl	r0, lr, sl, lsr r0
  c8:	c8d75180 	ldmgt	r7, {r7, r8, ip, lr}^
  cc:	bfd06116 	svclt	0x00d06116
  d0:	21b4f4b5 			; <UNDEFINED> instruction: 0x21b4f4b5
  d4:	56b3c423 	ldrtpl	ip, [r3], r3, lsr #8
  d8:	cfba9599 	svcgt	0x00ba9599
  dc:	b8bda50f 	poplt	{r0, r1, r2, r3, r8, sl, sp, pc}
  e0:	2802b89e 	stmdacs	r2, {r1, r2, r3, r4, r7, fp, ip, sp, pc}
  e4:	5f058808 	svcpl	0x00058808
  e8:	c60cd9b2 			; <UNDEFINED> instruction: 0xc60cd9b2
  ec:	b10be924 	tstlt	fp, r4, lsr #18
  f0:	2f6f7c87 	svccs	0x006f7c87
  f4:	58684c11 	stmdapl	r8!, {r0, r4, sl, fp, lr}^
  f8:	c1611dab 	cmngt	r1, fp, lsr #27
  fc:	b6662d3d 			; <UNDEFINED> instruction: 0xb6662d3d
 100:	76dc4190 			; <UNDEFINED> instruction: 0x76dc4190
 104:	01db7106 	bicseq	r7, fp, r6, lsl #2
 108:	98d220bc 	ldmls	r2, {r2, r3, r4, r5, r7, sp}^
 10c:	efd5102a 	svc	0x00d5102a
 110:	71b18589 			; <UNDEFINED> instruction: 0x71b18589
 114:	06b6b51f 	ssateq	fp, #23, pc, lsl #10	; <UNPREDICTABLE>
 118:	9fbfe4a5 	svcls	0x00bfe4a5
 11c:	e8b8d433 	ldm	r8!, {r0, r1, r4, r5, sl, ip, lr, pc}
 120:	7807c9a2 	stmdavc	r7, {r1, r5, r7, r8, fp, lr, pc}
 124:	0f00f934 	svceq	0x0000f934
 128:	9609a88e 	strls	sl, [r9], -lr, lsl #17
 12c:	e10e9818 	tst	lr, r8, lsl r8
 130:	7f6a0dbb 	svcvc	0x006a0dbb
 134:	086d3d2d 	stmdaeq	sp!, {r0, r2, r3, r5, r8, sl, fp, ip, sp}^
 138:	91646c97 			; <UNDEFINED> instruction: 0x91646c97
 13c:	e6635c01 	strbt	r5, [r3], -r1, lsl #24
 140:	6b6b51f4 	blvs	1ad4918 <our_crc32+0x1ad48dc>
 144:	1c6c6162 	stfnee	f6, [ip], #-392	; 0xfffffe78
 148:	856530d8 	strbhi	r3, [r5, #-216]!	; 0xffffff28
 14c:	f262004e 	vhadd.s32	q8, q1, q7
 150:	6c0695ed 	cfstr32vs	mvfx9, [r6], {237}	; 0xed
 154:	1b01a57b 	blne	69748 <our_crc32+0x6970c>
 158:	8208f4c1 	andhi	pc, r8, #-1056964608	; 0xc1000000
 15c:	f50fc457 			; <UNDEFINED> instruction: 0xf50fc457
 160:	65b0d9c6 	ldrvs	sp, [r0, #2502]!	; 0x9c6
 164:	12b7e950 	adcsne	lr, r7, #80, 18	; 0x140000
 168:	8bbeb8ea 	blhi	fefae518 <our_crc32+0xfefae4dc>
 16c:	fcb9887c 	ldc2	8, cr8, [r9], #496	; 0x1f0
 170:	62dd1ddf 	sbcsvs	r1, sp, #14272	; 0x37c0
 174:	15da2d49 	ldrbne	r2, [sl, #3401]	; 0xd49
 178:	8cd37cf3 	ldclhi	12, cr7, [r3], {243}	; 0xf3
 17c:	fbd44c65 	blx	ff51331a <our_crc32+0xff5132de>
 180:	4db26158 	ldfmis	f6, [r2, #352]!	; 0x160
 184:	3ab551ce 	bcc	fed548c4 <our_crc32+0xfed54888>
 188:	a3bc0074 			; <UNDEFINED> instruction: 0xa3bc0074
 18c:	d4bb30e2 	ldrtle	r3, [fp], #226	; 0xe2
 190:	4adfa541 	bmi	ff7e969c <our_crc32+0xff7e9660>
 194:	3dd895d7 	cfldr64cc	mvdx9, [r8, #860]	; 0x35c
 198:	a4d1c46d 	ldrbge	ip, [r1], #1133	; 0x46d
 19c:	d3d6f4fb 	bicsle	pc, r6, #-83886080	; 0xfb000000
 1a0:	4369e96a 	cmnmi	r9, #1736704	; 0x1a8000
 1a4:	346ed9fc 	strbtcc	sp, [lr], #-2556	; 0xfffff604
 1a8:	ad678846 	stclge	8, cr8, [r7, #-280]!	; 0xfffffee8
 1ac:	da60b8d0 	ble	182e4f4 <our_crc32+0x182e4b8>
 1b0:	44042d73 	strmi	r2, [r4], #-3443	; 0xfffff28d
 1b4:	33031de5 	movwcc	r1, #15845	; 0x3de5
 1b8:	aa0a4c5f 	bge	29333c <our_crc32+0x293300>
 1bc:	dd0d7cc9 	stcle	12, cr7, [sp, #-804]	; 0xfffffcdc
 1c0:	5005713c 	andpl	r7, r5, ip, lsr r1
 1c4:	270241aa 	strcs	r4, [r2, -sl, lsr #3]
 1c8:	be0b1010 	mcrlt	0, 0, r1, cr11, cr0, {0}
 1cc:	c90c2086 	stmdbgt	ip, {r1, r2, r7, sp}
 1d0:	5768b525 	strbpl	fp, [r8, -r5, lsr #10]!
 1d4:	206f85b3 	strhtcs	r8, [pc], #-83
 1d8:	b966d409 	stmdblt	r6!, {r0, r3, sl, ip, lr, pc}^
 1dc:	ce61e49f 	mcrgt	4, 3, lr, cr1, cr15, {4}
 1e0:	5edef90e 	vfnmspl.f16	s31, s28, s28	; <UNPREDICTABLE>
 1e4:	29d9c998 	ldmibcs	r9, {r3, r4, r7, r8, fp, lr, pc}^
 1e8:	b0d09822 	sbcslt	r9, r0, r2, lsr #16
 1ec:	c7d7a8b4 			; <UNDEFINED> instruction: 0xc7d7a8b4
 1f0:	59b33d17 	ldmibpl	r3!, {r0, r1, r2, r4, r8, sl, fp, ip, sp}
 1f4:	2eb40d81 	cdpcs	13, 11, cr0, cr4, cr1, {4}
 1f8:	b7bd5c3b 			; <UNDEFINED> instruction: 0xb7bd5c3b
 1fc:	c0ba6cad 	adcsgt	r6, sl, sp, lsr #25
 200:	edb88320 	ldc	3, cr8, [r8, #128]!	; 0x80
 204:	9abfb3b6 	bls	fefed0e4 <our_crc32+0xfefed0a8>
 208:	03b6e20c 			; <UNDEFINED> instruction: 0x03b6e20c
 20c:	74b1d29a 	ldrtvc	sp, [r1], #666	; 0x29a
 210:	ead54739 	b	ff551efc <our_crc32+0xff551ec0>
 214:	9dd277af 	ldclls	7, cr7, [r2, #700]	; 0x2bc
 218:	04db2615 	ldrbeq	r2, [fp], #1557	; 0x615
 21c:	73dc1683 	bicsvc	r1, ip, #137363456	; 0x8300000
 220:	e3630b12 	cmn	r3, #18432	; 0x4800
 224:	94643b84 	strbtls	r3, [r4], #-2948	; 0xfffff47c
 228:	0d6d6a3e 	vpusheq	{s13-s74}
 22c:	7a6a5aa8 	bvc	1a96cd4 <our_crc32+0x1a96c98>
 230:	e40ecf0b 	str	ip, [lr], #-3851	; 0xfffff0f5
 234:	9309ff9d 	movwls	pc, #40861	; 0x9f9d	; <UNPREDICTABLE>
 238:	0a00ae27 	beq	2badc <our_crc32+0x2baa0>
 23c:	7d079eb1 	stcvc	14, cr9, [r7, #-708]	; 0xfffffd3c
 240:	f00f9344 			; <UNDEFINED> instruction: 0xf00f9344
 244:	8708a3d2 			; <UNDEFINED> instruction: 0x8708a3d2
 248:	1e01f268 	cdpne	2, 0, cr15, cr1, cr8, {3}
 24c:	6906c2fe 	stmdbvs	r6, {r1, r2, r3, r4, r5, r6, r7, r9, lr, pc}
 250:	f762575d 			; <UNDEFINED> instruction: 0xf762575d
 254:	806567cb 	rsbhi	r6, r5, fp, asr #15
 258:	196c3671 	stmdbne	ip!, {r0, r4, r5, r6, r9, sl, ip, sp}^
 25c:	6e6b06e7 	cdpvs	6, 6, cr0, cr11, cr7, {7}
 260:	fed41b76 	mrc2	11, 6, r1, cr4, cr6, {3}	; <UNPREDICTABLE>
 264:	89d32be0 	ldmibhi	r3, {r5, r6, r7, r8, r9, fp, sp}^
 268:	10da7a5a 	sbcsne	r7, sl, sl, asr sl
 26c:	67dd4acc 	ldrbvs	r4, [sp, ip, asr #21]
 270:	f9b9df6f 			; <UNDEFINED> instruction: 0xf9b9df6f
 274:	8ebeeff9 	mrchi	15, 5, lr, cr14, cr9, {7}
 278:	17b7be43 	ldrne	fp, [r7, r3, asr #28]!
 27c:	60b08ed5 	ldrsbtvs	r8, [r0], r5
 280:	d6d6a3e8 	ldrble	sl, [r6], r8, ror #7
 284:	a1d1937e 	bicsge	r9, r1, lr, ror r3
 288:	38d8c2c4 	ldmcc	r8, {r2, r6, r7, r9, lr, pc}^
 28c:	4fdff252 	svcmi	0x00dff252
 290:	d1bb67f1 			; <UNDEFINED> instruction: 0xd1bb67f1
 294:	a6bc5767 	ldrtge	r5, [ip], r7, ror #14
 298:	3fb506dd 	svccc	0x00b506dd
 29c:	48b2364b 	ldmmi	r2!, {r0, r1, r3, r6, r9, sl, ip, sp}
 2a0:	d80d2bda 	stmdale	sp, {r1, r3, r4, r6, r7, r8, r9, fp, sp}
 2a4:	af0a1b4c 	svcge	0x000a1b4c
 2a8:	36034af6 			; <UNDEFINED> instruction: 0x36034af6
 2ac:	41047a60 	tstmi	r4, r0, ror #20
 2b0:	df60efc3 	svcle	0x0060efc3
 2b4:	a867df55 	stmdage	r7!, {r0, r2, r4, r6, r8, r9, sl, fp, ip, lr, pc}^
 2b8:	316e8eef 	cmncc	lr, pc, ror #29
 2bc:	4669be79 			; <UNDEFINED> instruction: 0x4669be79
 2c0:	cb61b38c 	blgt	186d0f8 <our_crc32+0x186d0bc>
 2c4:	bc66831a 	stcllt	3, cr8, [r6], #-104	; 0xffffff98
 2c8:	256fd2a0 	strbcs	sp, [pc, #-672]!	; 30 <crc32_tab+0x30>
 2cc:	5268e236 	rsbpl	lr, r8, #1610612739	; 0x60000003
 2d0:	cc0c7795 	stcgt	7, cr7, [ip], {149}	; 0x95
 2d4:	bb0b4703 	bllt	2d1ee8 <our_crc32+0x2d1eac>
 2d8:	220216b9 	andcs	r1, r2, #193986560	; 0xb900000
 2dc:	5505262f 	strpl	r2, [r5, #-1583]	; 0xfffff9d1
 2e0:	c5ba3bbe 	ldrgt	r3, [sl, #3006]!	; 0xbbe
 2e4:	b2bd0b28 	adcslt	r0, sp, #40, 22	; 0xa000
 2e8:	2bb45a92 	blcs	fed16d38 <our_crc32+0xfed16cfc>
 2ec:	5cb36a04 	vldmiapl	r3!, {s12-s15}
 2f0:	c2d7ffa7 	sbcsgt	pc, r7, #668	; 0x29c
 2f4:	b5d0cf31 	ldrblt	ip, [r0, #3889]	; 0xf31
 2f8:	2cd99e8b 	ldclcs	14, cr9, [r9], {139}	; 0x8b
 2fc:	5bdeae1d 	blpl	ff7abb78 <our_crc32+0xff7abb3c>
 300:	9b64c2b0 	blls	1930dc8 <our_crc32+0x1930d8c>
 304:	ec63f226 	sfm	f7, 3, [r3], #-152	; 0xffffff68
 308:	756aa39c 	strbvc	sl, [sl, #-924]!	; 0xfffffc64
 30c:	026d930a 	rsbeq	r9, sp, #671088640	; 0x28000000
 310:	9c0906a9 	stcls	6, cr0, [r9], {169}	; 0xa9
 314:	eb0e363f 	bl	38dc18 <our_crc32+0x38dbdc>
 318:	72076785 	andvc	r6, r7, #34865152	; 0x2140000
 31c:	05005713 	streq	r5, [r0, #-1811]	; 0xfffff8ed
 320:	95bf4a82 	ldrls	r4, [pc, #2690]!	; daa <our_crc32+0xd6e>
 324:	e2b87a14 	adcs	r7, r8, #20, 20	; 0x14000
 328:	7bb12bae 	blvc	fec4b1e8 <our_crc32+0xfec4b1ac>
 32c:	0cb61b38 	vldmiaeq	r6!, {d1-d28}
 330:	92d28e9b 	sbcsls	r8, r2, #2480	; 0x9b0
 334:	e5d5be0d 	ldrb	fp, [r5, #3597]	; 0xe0d
 338:	7cdcefb7 	ldclvc	15, cr14, [ip], {183}	; 0xb7
 33c:	0bdbdf21 	bleq	ff6f7fc8 <our_crc32+0xff6f7f8c>
 340:	86d3d2d4 			; <UNDEFINED> instruction: 0x86d3d2d4
 344:	f1d4e242 			; <UNDEFINED> instruction: 0xf1d4e242
 348:	68ddb3f8 	ldmvs	sp, {r3, r4, r5, r6, r7, r8, r9, ip, sp, pc}^
 34c:	1fda836e 	svcne	0x00da836e
 350:	81be16cd 			; <UNDEFINED> instruction: 0x81be16cd
 354:	f6b9265b 			; <UNDEFINED> instruction: 0xf6b9265b
 358:	6fb077e1 	svcvs	0x00b077e1
 35c:	18b74777 	ldmne	r7!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, lr}
 360:	88085ae6 	stmdahi	r8, {r1, r2, r5, r6, r7, r9, fp, ip, lr}
 364:	ff0f6a70 			; <UNDEFINED> instruction: 0xff0f6a70
 368:	66063bca 	strvs	r3, [r6], -sl, asr #23
 36c:	11010b5c 	tstne	r1, ip, asr fp
 370:	8f659eff 	svchi	0x00659eff
 374:	f862ae69 			; <UNDEFINED> instruction: 0xf862ae69
 378:	616bffd3 	ldrdvs	pc, [fp, #-243]!	; 0xffffff0d
 37c:	166ccf45 	strbtne	ip, [ip], -r5, asr #30
 380:	a00ae278 	andge	lr, sl, r8, ror r2
 384:	d70dd2ee 	strle	sp, [sp, -lr, ror #5]
 388:	4e048354 	mcrmi	3, 0, r8, cr4, cr4, {2}
 38c:	3903b3c2 	stmdbcc	r3, {r1, r6, r7, r8, r9, ip, sp, pc}
 390:	a7672661 	strbge	r2, [r7, -r1, ror #12]!
 394:	d06016f7 	strdle	r1, [r0], #-103	; 0xffffff99	; <UNPREDICTABLE>
 398:	4969474d 	stmdbmi	r9!, {r0, r2, r3, r6, r8, r9, sl, lr}^
 39c:	3e6e77db 	mcrcc	7, 3, r7, cr14, cr11, {6}
 3a0:	aed16a4a 	vfnmage.f32	s13, s2, s20
 3a4:	d9d65adc 	ldmible	r6, {r2, r3, r4, r6, r7, r9, fp, ip, lr}^
 3a8:	40df0b66 	sbcsmi	r0, pc, r6, ror #22
 3ac:	37d83bf0 			; <UNDEFINED> instruction: 0x37d83bf0
 3b0:	a9bcae53 	ldmibge	ip!, {r0, r1, r4, r6, r9, sl, fp, sp, pc}
 3b4:	debb9ec5 	cdple	14, 11, cr9, cr11, cr5, {6}
 3b8:	47b2cf7f 			; <UNDEFINED> instruction: 0x47b2cf7f
 3bc:	30b5ffe9 	adcscc	pc, r5, r9, ror #31
 3c0:	bdbdf21c 	lfmlt	f7, 1, [sp, #112]!	; 0x70
 3c4:	cabac28a 	bgt	feeb0df4 <our_crc32+0xfeeb0db8>
 3c8:	53b39330 			; <UNDEFINED> instruction: 0x53b39330
 3cc:	24b4a3a6 	ldrtcs	sl, [r4], #934	; 0x3a6
 3d0:	bad03605 	blt	ff40dbec <our_crc32+0xff40dbb0>
 3d4:	cdd70693 	ldclgt	6, cr0, [r7, #588]	; 0x24c
 3d8:	54de5729 	ldrbpl	r5, [lr], #1833	; 0x729
 3dc:	23d967bf 	bicscs	r6, r9, #50069504	; 0x2fc0000
 3e0:	b3667a2e 	cmnlt	r6, #188416	; 0x2e000
 3e4:	c4614ab8 	strbtgt	r4, [r1], #-2744	; 0xfffff548
 3e8:	5d681b02 	vstmdbpl	r8!, {d17}
 3ec:	2a6f2b94 	bcs	1bcb244 <our_crc32+0x1bcb208>
 3f0:	b40bbe37 	strlt	fp, [fp], #-3639	; 0xfffff1c9
 3f4:	c30c8ea1 	movwgt	r8, #52897	; 0xcea1
 3f8:	5a05df1b 	bpl	17806c <our_crc32+0x178030>
 3fc:	2d02ef8d 	stccs	15, cr14, [r2, #-564]	; 0xfffffdcc

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000017d 	andeq	r0, r0, sp, ror r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000109 	andeq	r0, r0, r9, lsl #2
  10:	00003d0c 	andeq	r3, r0, ip, lsl #26
  14:	00008400 	andeq	r8, r0, r0, lsl #8
  18:	00000000 	andeq	r0, r0, r0
  1c:	00004c00 	andeq	r4, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	06010200 	streq	r0, [r1], -r0, lsl #4
  28:	000000fd 	strdeq	r0, [r0], -sp
  2c:	e1050202 	tst	r5, r2, lsl #4
  30:	02000000 	andeq	r0, r0, #0, 0
  34:	00f40504 	rscseq	r0, r4, r4, lsl #10
  38:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
  3c:	00007605 	andeq	r7, r0, r5, lsl #12
  40:	006e0300 	rsbeq	r0, lr, r0, lsl #6
  44:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
  48:	00005218 	andeq	r5, r0, r8, lsl r2
  4c:	00410400 	subeq	r0, r1, r0, lsl #8
  50:	01020000 	mrseq	r0, (UNDEF: 2)
  54:	00000a08 	andeq	r0, r0, r8, lsl #20
  58:	07020200 	streq	r0, [r2, -r0, lsl #4]
  5c:	0000002a 	andeq	r0, r0, sl, lsr #32
  60:	0000eb03 	andeq	lr, r0, r3, lsl #22
  64:	19340200 	ldmdbne	r4!, {r9}
  68:	0000006c 	andeq	r0, r0, ip, rrx
  6c:	18070402 	stmdane	r7, {r1, sl}
  70:	02000000 	andeq	r0, r0, #0, 0
  74:	00570708 	subseq	r0, r7, r8, lsl #14
  78:	04050000 	streq	r0, [r5], #-0
  7c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  80:	07040200 	streq	r0, [r4, -r0, lsl #4]
  84:	0000004a 	andeq	r0, r0, sl, asr #32
  88:	00006006 	andeq	r6, r0, r6
  8c:	00009800 	andeq	r9, r0, r0, lsl #16
  90:	00810700 	addeq	r0, r1, r0, lsl #14
  94:	00ff0000 	rscseq	r0, pc, r0
  98:	00000008 	andeq	r0, r0, r8
  9c:	11080100 	mrsne	r0, (UNDEF: 24)
  a0:	00000088 	andeq	r0, r0, r8, lsl #1
  a4:	00000305 	andeq	r0, r0, r5, lsl #6
  a8:	c9090000 	stmdbgt	r9, {}	; <UNPREDICTABLE>
  ac:	01000000 	mrseq	r0, (UNDEF: 0)
  b0:	00600a3f 	rsbeq	r0, r0, pc, lsr sl
  b4:	003c0000 	eorseq	r0, ip, r0
  b8:	00100000 	andseq	r0, r0, r0
  bc:	9c010000 	stcls	0, cr0, [r1], {-0}
  c0:	0000010a 	andeq	r0, r0, sl, lsl #2
  c4:	6675620a 	ldrbtvs	r6, [r5], -sl, lsl #4
  c8:	203f0100 	eorscs	r0, pc, r0, lsl #2
  cc:	0000010a 	andeq	r0, r0, sl, lsl #2
  d0:	00000004 	andeq	r0, r0, r4
  d4:	00000000 	andeq	r0, r0, r0
  d8:	0001be0b 	andeq	fp, r1, fp, lsl #28
  dc:	2e3f0100 	rsfcse	f0, f7, f0
  e0:	00000081 	andeq	r0, r0, r1, lsl #1
  e4:	00000029 	andeq	r0, r0, r9, lsr #32
  e8:	00000025 	andeq	r0, r0, r5, lsr #32
  ec:	0000480c 	andeq	r4, r0, ip, lsl #16
  f0:	00011100 	andeq	r1, r1, r0, lsl #2
  f4:	50010d00 	andpl	r0, r1, r0, lsl #26
  f8:	5001f303 	andpl	pc, r1, r3, lsl #6
  fc:	0351010d 	cmpeq	r1, #1073741827	; 0x40000003
 100:	0d5101f3 	ldfeqe	f0, [r1, #-972]	; 0xfffffc34
 104:	30015201 	andcc	r5, r1, r1, lsl #4
 108:	040e0000 	streq	r0, [lr], #-0
 10c:	00000110 	andeq	r0, r0, r0, lsl r1
 110:	00d3090f 	sbcseq	r0, r3, pc, lsl #18
 114:	36010000 	strcc	r0, [r1], -r0
 118:	0000600a 	andeq	r6, r0, sl
 11c:	00000000 	andeq	r0, r0, r0
 120:	00003c00 	andeq	r3, r0, r0, lsl #24
 124:	7a9c0100 	bvc	fe70052c <our_crc32+0xfe7004f0>
 128:	0a000001 	beq	134 <.debug_info+0x134>
 12c:	00667562 	rsbeq	r7, r6, r2, ror #10
 130:	0a243601 	beq	90d93c <our_crc32+0x90d900>
 134:	4e000001 	cdpmi	0, 0, cr0, cr0, cr1, {0}
 138:	4a000000 	bmi	8 <.debug_info+0x8>
 13c:	0b000000 	bleq	144 <.debug_info+0x144>
 140:	000001be 			; <UNDEFINED> instruction: 0x000001be
 144:	81323601 	teqhi	r2, r1, lsl #12
 148:	73000000 	movwvc	r0, #0
 14c:	6f000000 	svcvs	0x00000000
 150:	0a000000 	beq	158 <.debug_info+0x158>
 154:	00637263 	rsbeq	r7, r3, r3, ror #4
 158:	60413601 	subvs	r3, r1, r1, lsl #12
 15c:	95000000 	strls	r0, [r0, #-0]
 160:	91000000 	mrsls	r0, (UNDEF: 0)
 164:	10000000 	andne	r0, r0, r0
 168:	37010070 	smlsdxcc	r1, r0, r0, r0
 16c:	00017a14 	andeq	r7, r1, r4, lsl sl
 170:	0000b900 	andeq	fp, r0, r0, lsl #18
 174:	0000b300 	andeq	fp, r0, r0, lsl #6
 178:	040e0000 	streq	r0, [lr], #-0
 17c:	0000004d 	andeq	r0, r0, sp, asr #32
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <our_crc32+0x2c0070>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <our_crc32+0x380bec>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00260400 	eoreq	r0, r6, r0, lsl #8
  30:	00001349 	andeq	r1, r0, r9, asr #6
  34:	0b002405 	bleq	9050 <our_crc32+0x9014>
  38:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  3c:	06000008 	streq	r0, [r0], -r8
  40:	13490101 	movtne	r0, #37121	; 0x9101
  44:	00001301 	andeq	r1, r0, r1, lsl #6
  48:	49002107 	stmdbmi	r0, {r0, r1, r2, r8, sp}
  4c:	000b2f13 	andeq	r2, fp, r3, lsl pc
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <our_crc32+0xe8382c>
  58:	0b390b3b 	bleq	e42d4c <our_crc32+0xe42d10>
  5c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  60:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  64:	03193f01 	tsteq	r9, #1, 30
  68:	3b0b3a0e 	blcc	2ce8a8 <our_crc32+0x2ce86c>
  6c:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  70:	11134919 	tstne	r3, r9, lsl r9
  74:	40061201 	andmi	r1, r6, r1, lsl #4
  78:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  7c:	00001301 	andeq	r1, r0, r1, lsl #6
  80:	0300050a 	movweq	r0, #1290	; 0x50a
  84:	3b0b3a08 	blcc	2ce8ac <our_crc32+0x2ce870>
  88:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  8c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  90:	00001742 	andeq	r1, r0, r2, asr #14
  94:	0300050b 	movweq	r0, #1291	; 0x50b
  98:	3b0b3a0e 	blcc	2ce8d8 <our_crc32+0x2ce89c>
  9c:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  a4:	00001742 	andeq	r1, r0, r2, asr #14
  a8:	0182890c 	orreq	r8, r2, ip, lsl #18
  ac:	31011101 	tstcc	r1, r1, lsl #2
  b0:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  b4:	0001828a 	andeq	r8, r1, sl, lsl #5
  b8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  bc:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
  c0:	0b0b000f 	bleq	2c0104 <our_crc32+0x2c00c8>
  c4:	00001349 	andeq	r1, r0, r9, asr #6
  c8:	0000260f 	andeq	r2, r0, pc, lsl #12
  cc:	00341000 	eorseq	r1, r4, r0
  d0:	0b3a0803 	bleq	e820e4 <our_crc32+0xe820a8>
  d4:	0b390b3b 	bleq	e42dc8 <our_crc32+0xe42d8c>
  d8:	17021349 	strne	r1, [r2, -r9, asr #6]
  dc:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000003c 	andeq	r0, r0, ip, lsr r0
   8:	00000047 	andeq	r0, r0, r7, asr #32
   c:	47500001 	ldrbmi	r0, [r0, -r1]
  10:	4c000000 	stcmi	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00003c00 	andeq	r3, r0, r0, lsl #24
  2c:	00004700 	andeq	r4, r0, r0, lsl #14
  30:	51000100 	mrspl	r0, (UNDEF: 16)
  34:	00000047 	andeq	r0, r0, r7, asr #32
  38:	0000004c 	andeq	r0, r0, ip, asr #32
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f51 	andeq	r9, r0, r1, asr pc
  44:	00000000 	andeq	r0, r0, r0
  48:	01000000 	mrseq	r0, (UNDEF: 0)
  4c:	00000001 	andeq	r0, r0, r1
  50:	00040000 	andeq	r0, r4, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00000450 	andeq	r0, r0, r0, asr r4
  5c:	00003c00 	andeq	r3, r0, r0, lsl #24
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  74:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	00085100 	andeq	r5, r8, r0, lsl #2
  80:	003c0000 	eorseq	r0, ip, r0
  84:	00010000 	andeq	r0, r1, r0
  88:	0000005c 	andeq	r0, r0, ip, asr r0
	...
  98:	00000400 	andeq	r0, r0, r0, lsl #8
  9c:	52000100 	andpl	r0, r0, #0
  a0:	00000004 	andeq	r0, r0, r4
  a4:	0000003c 	andeq	r0, r0, ip, lsr r0
  a8:	00520001 	subseq	r0, r2, r1
  ac:	00000000 	andeq	r0, r0, r0
  b0:	02000000 	andeq	r0, r0, #0, 0
  b4:	00000101 	andeq	r0, r0, r1, lsl #2
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00001000 	andeq	r1, r0, r0
  c0:	50000100 	andpl	r0, r0, r0, lsl #2
  c4:	00000010 	andeq	r0, r0, r0, lsl r0
  c8:	00000014 	andeq	r0, r0, r4, lsl r0
  cc:	01700003 	cmneq	r0, r3
  d0:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  d4:	00003400 	andeq	r3, r0, r0, lsl #8
  d8:	50000100 	andpl	r0, r0, r0, lsl #2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000004c 	andeq	r0, r0, ip, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000e7 	andeq	r0, r0, r7, ror #1
   4:	00890003 	addeq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <our_crc32+0xffffff89>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <our_crc32+0xfffffe24>
  28:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  2c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  30:	2f72616c 	svccs	0x0072616c
  34:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  38:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  3c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  40:	2f392d69 	svccs	0x00392d69
  44:	30322d39 	eorscc	r2, r2, r9, lsr sp
  48:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  4c:	3173632d 	cmncc	r3, sp, lsr #6
  50:	2f653730 	svccs	0x00653730
  54:	2f62696c 	svccs	0x0062696c
  58:	2f636367 	svccs	0x00636367
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  64:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  68:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  6c:	2f312e32 	svccs	0x00312e32
  70:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  74:	00656475 	rsbeq	r6, r5, r5, ror r4
  78:	63726300 	cmnvs	r2, #0, 6
  7c:	0100632e 	tsteq	r0, lr, lsr #6
  80:	74730000 	ldrbtvc	r0, [r3], #-0
  84:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  88:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  8c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  90:	05000000 	streq	r0, [r0, #-0]
  94:	02050046 	andeq	r0, r5, #70, 0	; 0x46
  98:	00000000 	andeq	r0, r0, r0
  9c:	05013503 	streq	r3, [r1, #-1283]	; 0xfffffafd
  a0:	05141305 	ldreq	r1, [r4, #-773]	; 0xfffffcfb
  a4:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
  a8:	052f0605 	streq	r0, [pc, #-1541]!	; fffffaab <our_crc32+0xfffffa6f>
  ac:	1005010b 	andne	r0, r5, fp, lsl #2
  b0:	0b050106 	bleq	1404d0 <our_crc32+0x140494>
  b4:	0609052e 	streq	r0, [r9], -lr, lsr #10
  b8:	0620054b 	strteq	r0, [r0], -fp, asr #10
  bc:	2e1e0501 	cfmul32cs	mvfx0, mvfx14, mvfx1
  c0:	052e2605 	streq	r2, [lr, #-1541]!	; 0xfffff9fb
  c4:	0d052e18 	stceq	14, cr2, [r5, #-96]	; 0xffffffa0
  c8:	2d10054a 	cfldr32cs	mvfx0, [r0, #-296]	; 0xfffffed8
  cc:	4c060505 	cfstr32mi	mvfx0, [r6], {5}
  d0:	13060105 	movwne	r0, #24837	; 0x6105
  d4:	0634052e 	ldrteq	r0, [r4], -lr, lsr #10
  d8:	0501064c 	streq	r0, [r1, #-1612]	; 0xfffff9b4
  dc:	052f0605 	streq	r0, [pc, #-1541]!	; fffffadf <our_crc32+0xfffffaa3>
  e0:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
  e4:	02024b01 	andeq	r4, r2, #1024	; 0x400
  e8:	Address 0x00000000000000e8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	33637263 	cmncc	r3, #805306374	; 0x30000006
   4:	61745f32 	cmnvs	r4, r2, lsr pc
   8:	6e750062 	cdpvs	0, 7, cr0, cr5, cr2, {3}
   c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  10:	63206465 			; <UNDEFINED> instruction: 0x63206465
  14:	00726168 	rsbseq	r6, r2, r8, ror #2
  18:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  1c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  20:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  24:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  28:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  2c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  30:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  34:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  38:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  3c:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 44 <.debug_str+0x44>
  40:	2f636269 	svccs	0x00636269
  44:	2e637263 	cdpcs	2, 6, cr7, cr3, cr3, {3}
  48:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  58:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  5c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  60:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  64:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  68:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  6c:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  70:	5f38746e 	svcpl	0x0038746e
  74:	6f6c0074 	svcvs	0x006c0074
  78:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  7c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  80:	00746e69 	rsbseq	r6, r4, r9, ror #28
  84:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  88:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  8c:	2f616e6e 	svccs	0x00616e6e
  90:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  94:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  98:	63532f73 	cmpvs	r3, #460	; 0x1cc
  9c:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; ffffff04 <our_crc32+0xfffffec8>
  a0:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; ffffffec <our_crc32+0xffffffb0>
  a4:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
  a8:	6e754a2f 	vaddvs.f32	s9, s10, s31
  ac:	2f726f69 	svccs	0x00726f69
  b0:	2f323253 	svccs	0x00323253
  b4:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
  b8:	2f584c30 	svccs	0x00584c30
  bc:	6f63796d 	svcvs	0x0063796d
  c0:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; ffffff38 <our_crc32+0xfffffefc>
  c4:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  c8:	72756f00 	rsbsvc	r6, r5, #0, 30
  cc:	6372635f 	cmnvs	r2, #2080374785	; 0x7c000001
  d0:	6f003233 	svcvs	0x00003233
  d4:	635f7275 	cmpvs	pc, #1342177287	; 0x50000007
  d8:	32336372 	eorscc	r6, r3, #-939524095	; 0xc8000001
  dc:	636e695f 	cmnvs	lr, #1556480	; 0x17c000
  e0:	6f687300 	svcvs	0x00687300
  e4:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  e8:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  ec:	33746e69 	cmncc	r4, #1680	; 0x690
  f0:	00745f32 	rsbseq	r5, r4, r2, lsr pc
  f4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  f8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  fc:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 100:	2064656e 	rsbcs	r6, r4, lr, ror #10
 104:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 108:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 10c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 110:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 114:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 118:	31393130 	teqcc	r9, r0, lsr r1
 11c:	20353230 	eorscs	r3, r5, r0, lsr r2
 120:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 124:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 128:	415b2029 	cmpmi	fp, r9, lsr #32
 12c:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 130:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 134:	6172622d 	cmnvs	r2, sp, lsr #4
 138:	2068636e 	rsbcs	r6, r8, lr, ror #6
 13c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 140:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 144:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 148:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 14c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 150:	613d7570 	teqvs	sp, r0, ror r5
 154:	31316d72 	teqcc	r1, r2, ror sp
 158:	7a6a3637 	bvc	1a8da3c <our_crc32+0x1a8da00>
 15c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 160:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 164:	613d656e 	teqvs	sp, lr, ror #10
 168:	31316d72 	teqcc	r1, r2, ror sp
 16c:	7a6a3637 	bvc	1a8da50 <our_crc32+0x1a8da14>
 170:	20732d66 	rsbscs	r2, r3, r6, ror #26
 174:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 178:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 17c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 180:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 184:	616d2d20 	cmnvs	sp, r0, lsr #26
 188:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 18c:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 190:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 194:	6b36766d 	blvs	d9db50 <our_crc32+0xd9db14>
 198:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 19c:	20626467 	rsbcs	r6, r2, r7, ror #8
 1a0:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1a4:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1a8:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1ac:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1b0:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1b4:	61747365 	cmnvs	r4, r5, ror #6
 1b8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1bc:	69730067 	ldmdbvs	r3!, {r0, r1, r2, r5, r6}^
 1c0:	Address 0x00000000000001c0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <our_crc32+0x80a5b4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	00000014 	andeq	r0, r0, r4, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	0000003c 	andeq	r0, r0, ip, lsr r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0
  30:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  34:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <our_crc32+0x12cd7f0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <our_crc32+0x463f4>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


hash.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <fast_hash_inc>:
   0:	e1a0c000 	mov	ip, r0
   4:	e16f0f10 	clz	r0, r0
   8:	e1a002a0 	lsr	r0, r0, #5
   c:	e3510000 	cmp	r1, #0, 0
  10:	03a00001 	moveq	r0, #1, 0
  14:	e3500000 	cmp	r0, #0, 0
  18:	1a000033 	bne	ec <fast_hash_inc+0xec>
  1c:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  20:	e201e003 	and	lr, r1, #3, 0
  24:	e1a01121 	lsr	r1, r1, #2
  28:	e3510000 	cmp	r1, #0, 0
  2c:	0a00000c 	beq	64 <fast_hash_inc+0x64>
  30:	e5dc0001 	ldrb	r0, [ip, #1]
  34:	e5dc3000 	ldrb	r3, [ip]
  38:	e0833400 	add	r3, r3, r0, lsl #8
  3c:	e0833002 	add	r3, r3, r2
  40:	e5dc0003 	ldrb	r0, [ip, #3]
  44:	e5dc2002 	ldrb	r2, [ip, #2]
  48:	e0822400 	add	r2, r2, r0, lsl #8
  4c:	e0232582 	eor	r2, r3, r2, lsl #11
  50:	e0222803 	eor	r2, r2, r3, lsl #16
  54:	e28cc004 	add	ip, ip, #4, 0
  58:	e08225a2 	add	r2, r2, r2, lsr #11
  5c:	e2411001 	sub	r1, r1, #1, 0
  60:	eafffff0 	b	28 <fast_hash_inc+0x28>
  64:	e35e0002 	cmp	lr, #2, 0
  68:	0a000013 	beq	bc <fast_hash_inc+0xbc>
  6c:	e35e0003 	cmp	lr, #3, 0
  70:	0a000008 	beq	98 <fast_hash_inc+0x98>
  74:	e35e0001 	cmp	lr, #1, 0
  78:	0a000016 	beq	d8 <fast_hash_inc+0xd8>
  7c:	e0222182 	eor	r2, r2, r2, lsl #3
  80:	e08202a2 	add	r0, r2, r2, lsr #5
  84:	e0200200 	eor	r0, r0, r0, lsl #4
  88:	e08008a0 	add	r0, r0, r0, lsr #17
  8c:	e0200c80 	eor	r0, r0, r0, lsl #25
  90:	e0800320 	add	r0, r0, r0, lsr #6
  94:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  98:	e5dc1001 	ldrb	r1, [ip, #1]
  9c:	e5dc3000 	ldrb	r3, [ip]
  a0:	e0833401 	add	r3, r3, r1, lsl #8
  a4:	e0832002 	add	r2, r3, r2
  a8:	e0222802 	eor	r2, r2, r2, lsl #16
  ac:	e1dc30d2 	ldrsb	r3, [ip, #2]
  b0:	e0222903 	eor	r2, r2, r3, lsl #18
  b4:	e08225a2 	add	r2, r2, r2, lsr #11
  b8:	eaffffef 	b	7c <fast_hash_inc+0x7c>
  bc:	e5dc1001 	ldrb	r1, [ip, #1]
  c0:	e5dc3000 	ldrb	r3, [ip]
  c4:	e0833401 	add	r3, r3, r1, lsl #8
  c8:	e0832002 	add	r2, r3, r2
  cc:	e0222582 	eor	r2, r2, r2, lsl #11
  d0:	e08228a2 	add	r2, r2, r2, lsr #17
  d4:	eaffffe8 	b	7c <fast_hash_inc+0x7c>
  d8:	e1dc30d0 	ldrsb	r3, [ip]
  dc:	e0832002 	add	r2, r3, r2
  e0:	e0222502 	eor	r2, r2, r2, lsl #10
  e4:	e08220a2 	add	r2, r2, r2, lsr #1
  e8:	eaffffe3 	b	7c <fast_hash_inc+0x7c>
  ec:	e3a00000 	mov	r0, #0, 0
  f0:	e12fff1e 	bx	lr

000000f4 <fast_hash>:
  f4:	e92d4010 	push	{r4, lr}
  f8:	e1a02001 	mov	r2, r1
  fc:	ebfffffe 	bl	0 <fast_hash_inc>
 100:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001cc 	andeq	r0, r0, ip, asr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000118 	andeq	r0, r0, r8, lsl r1
  10:	0000000c 	andeq	r0, r0, ip
  14:	00009b00 	andeq	r9, r0, r0, lsl #22
  18:	00000000 	andeq	r0, r0, r0
  1c:	00010400 	andeq	r0, r1, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	46070403 	strmi	r0, [r7], -r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	010c0601 	tsteq	ip, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000e505 	andeq	lr, r0, r5, lsl #10
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000fd 	strdeq	r0, [r0], -sp
  48:	81050803 	tsthi	r5, r3, lsl #16
  4c:	04000000 	streq	r0, [r0], #-0
  50:	0000006a 	andeq	r0, r0, sl, rrx
  54:	5b182e02 	blpl	60b864 <fast_hash+0x60b770>
  58:	03000000 	movweq	r0, #0
  5c:	00130801 	andseq	r0, r3, r1, lsl #16
  60:	02030000 	andeq	r0, r3, #0, 0
  64:	00003307 	andeq	r3, r0, r7, lsl #6
  68:	00f40400 	rscseq	r0, r4, r0, lsl #8
  6c:	34020000 	strcc	r0, [r2], #-0
  70:	00007519 	andeq	r7, r0, r9, lsl r5
  74:	07040300 	streq	r0, [r4, -r0, lsl #6]
  78:	00000021 	andeq	r0, r0, r1, lsr #32
  7c:	53070803 	movwpl	r0, #30723	; 0x7803
  80:	05000000 	streq	r0, [r0, #-0]
  84:	00000025 	andeq	r0, r0, r5, lsr #32
  88:	00000092 	muleq	r0, r2, r0
  8c:	00002506 	andeq	r2, r0, r6, lsl #10
  90:	8f070000 	svchi	0x00070000
  94:	03000000 	movweq	r0, #0
  98:	009e0e1c 	addseq	r0, lr, ip, lsl lr
  9c:	04080000 	streq	r0, [r8], #-0
  a0:	00000083 	andeq	r0, r0, r3, lsl #1
  a4:	00002505 	andeq	r2, r0, r5, lsl #10
  a8:	0000b300 	andeq	fp, r0, r0, lsl #6
  ac:	00b30600 	adcseq	r0, r3, r0, lsl #12
  b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  b4:	0000c004 	andeq	ip, r0, r4
  b8:	08010300 	stmdaeq	r1, {r8, r9}
  bc:	000000e0 	andeq	r0, r0, r0, ror #1
  c0:	0000b909 	andeq	fp, r0, r9, lsl #18
  c4:	00ef0700 	rsceq	r0, pc, r0, lsl #14
  c8:	21030000 	mrscs	r0, (UNDEF: 3)
  cc:	0000d10e 	andeq	sp, r0, lr, lsl #2
  d0:	a4040800 	strge	r0, [r4], #-2048	; 0xfffff800
  d4:	0a000000 	beq	dc <.debug_info+0xdc>
  d8:	000001cd 	andeq	r0, r0, sp, asr #3
  dc:	690a1301 	stmdbvs	sl, {r0, r8, r9, ip}
  e0:	00000000 	andeq	r0, r0, r0
  e4:	f4000000 	vst4.8	{d0-d3}, [r0], r0
  e8:	01000000 	mrseq	r0, (UNDEF: 0)
  ec:	00016a9c 	muleq	r1, ip, sl
  f0:	01060b00 	tsteq	r6, r0, lsl #22
  f4:	13010000 	movwne	r0, #4096	; 0x1000
  f8:	00016a25 	andeq	r6, r1, r5, lsr #20
  fc:	00000800 	andeq	r0, r0, r0, lsl #16
 100:	00000000 	andeq	r0, r0, r0
 104:	656c0c00 	strbvs	r0, [ip, #-3072]!	; 0xfffff400
 108:	1301006e 	movwne	r0, #4206	; 0x106e
 10c:	00006935 	andeq	r6, r0, r5, lsr r9
 110:	00004900 	andeq	r4, r0, r0, lsl #18
 114:	00003f00 	andeq	r3, r0, r0, lsl #30
 118:	007c0b00 	rsbseq	r0, ip, r0, lsl #22
 11c:	13010000 	movwne	r0, #4096	; 0x1000
 120:	00006943 	andeq	r6, r0, r3, asr #18
 124:	00009200 	andeq	r9, r0, r0, lsl #4
 128:	00008800 	andeq	r8, r0, r0, lsl #16
 12c:	000e0d00 	andeq	r0, lr, r0, lsl #26
 130:	14010000 	strne	r0, [r1], #-0
 134:	0000b312 	andeq	fp, r0, r2, lsl r3
 138:	0000d500 	andeq	sp, r0, r0, lsl #10
 13c:	0000d100 	andeq	sp, r0, r0, lsl #2
 140:	6d740e00 	ldclvs	14, cr0, [r4, #-0]
 144:	15010070 	strne	r0, [r1, #-112]	; 0xffffff90
 148:	0000690e 	andeq	r6, r0, lr, lsl #18
 14c:	0000f900 	andeq	pc, r0, r0, lsl #18
 150:	0000f300 	andeq	pc, r0, r0, lsl #6
 154:	65720e00 	ldrbvs	r0, [r2, #-3584]!	; 0xfffff200
 158:	1601006d 	strne	r0, [r1], -sp, rrx
 15c:	00002509 	andeq	r2, r0, r9, lsl #10
 160:	00014600 	andeq	r4, r1, r0, lsl #12
 164:	00014400 	andeq	r4, r1, r0, lsl #8
 168:	04080000 	streq	r0, [r8], #-0
 16c:	00000170 	andeq	r0, r0, r0, ror r1
 170:	0072100f 	rsbseq	r1, r2, pc
 174:	0f010000 	svceq	0x00010000
 178:	0000690a 	andeq	r6, r0, sl, lsl #18
 17c:	0000f400 	andeq	pc, r0, r0, lsl #8
 180:	00001000 	andeq	r1, r0, r0
 184:	0b9c0100 	bleq	fe70058c <fast_hash+0xfe700498>
 188:	00000106 	andeq	r0, r0, r6, lsl #2
 18c:	6a210f01 	bvs	843d98 <fast_hash+0x843ca4>
 190:	5d000001 	stcpl	0, cr0, [r0, #-4]
 194:	59000001 	stmdbpl	r0, {r0}
 198:	0c000001 	stceq	0, cr0, [r0], {1}
 19c:	006e656c 	rsbeq	r6, lr, ip, ror #10
 1a0:	69310f01 	ldmdbvs	r1!, {r0, r8, r9, sl, fp}
 1a4:	82000000 	andhi	r0, r0, #0, 0
 1a8:	7e000001 	cdpvc	0, 0, cr0, cr0, cr1, {0}
 1ac:	11000001 	tstne	r0, r1
 1b0:	00000100 	andeq	r0, r0, r0, lsl #2
 1b4:	000000d7 	ldrdeq	r0, [r0], -r7
 1b8:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
 1bc:	125001f3 	subsne	r0, r0, #-1073741764	; 0xc000003c
 1c0:	f3035101 	vrhadd.u8	d5, d3, d1
 1c4:	01125101 	tsteq	r2, r1, lsl #2
 1c8:	01f30352 	mvnseq	r0, r2, asr r3
 1cc:	00000051 	andeq	r0, r0, r1, asr r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <fast_hash+0x2bffb8>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <fast_hash+0xe8374c>
  30:	0b390b3b 	bleq	e42d24 <fast_hash+0xe42c30>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <fast_hash+0x380b60>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <fast_hash+0xec2c70>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
  90:	0b3b0b3a 	bleq	ec2d80 <fast_hash+0xec2c8c>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030005 	stmdaeq	r3, {r0, r2}
  a4:	0b3b0b3a 	bleq	ec2d94 <fast_hash+0xec2ca0>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b0:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
  b4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  b8:	0b3b0b3a 	bleq	ec2da8 <fast_hash+0xec2cb4>
  bc:	13490b39 	movtne	r0, #39737	; 0x9b39
  c0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  c4:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  c8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  cc:	0b3b0b3a 	bleq	ec2dbc <fast_hash+0xec2cc8>
  d0:	13490b39 	movtne	r0, #39737	; 0x9b39
  d4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  d8:	0f000017 	svceq	0x00000017
  dc:	00000026 	andeq	r0, r0, r6, lsr #32
  e0:	3f012e10 	svccc	0x00012e10
  e4:	3a0e0319 	bcc	380d50 <fast_hash+0x380c5c>
  e8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  ec:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  f0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  f4:	97184006 	ldrls	r4, [r8, -r6]
  f8:	00001942 	andeq	r1, r0, r2, asr #18
  fc:	01828911 	orreq	r8, r2, r1, lsl r9
 100:	31011101 	tstcc	r1, r1, lsl #2
 104:	12000013 	andne	r0, r0, #19, 0
 108:	0001828a 	andeq	r8, r1, sl, lsl #5
 10c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 110:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	01000000 	mrseq	r0, (UNDEF: 0)
   4:	00000001 	andeq	r0, r0, r1
   8:	00000000 	andeq	r0, r0, r0
   c:	00000008 	andeq	r0, r0, r8
  10:	08500001 	ldmdaeq	r0, {r0}^
  14:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  18:	01000000 	mrseq	r0, (UNDEF: 0)
  1c:	00285c00 	eoreq	r5, r8, r0, lsl #24
  20:	00ec0000 	rsceq	r0, ip, r0
  24:	00040000 	andeq	r0, r4, r0
  28:	9f5001f3 	svcls	0x005001f3
  2c:	000000ec 	andeq	r0, r0, ip, ror #1
  30:	000000f4 	strdeq	r0, [r0], -r4
  34:	005c0001 	subseq	r0, ip, r1
	...
  4c:	00002800 	andeq	r2, r0, r0, lsl #16
  50:	51000100 	mrspl	r0, (UNDEF: 16)
  54:	00000028 	andeq	r0, r0, r8, lsr #32
  58:	0000007c 	andeq	r0, r0, ip, ror r0
  5c:	98510001 	ldmdals	r1, {r0}^
  60:	9c000000 	stcls	0, cr0, [r0], {-0}
  64:	01000000 	mrseq	r0, (UNDEF: 0)
  68:	00bc5100 	adcseq	r5, ip, r0, lsl #2
  6c:	00c00000 	sbceq	r0, r0, r0
  70:	00010000 	andeq	r0, r1, r0
  74:	0000d851 	andeq	sp, r0, r1, asr r8
  78:	0000f400 	andeq	pc, r0, r0, lsl #8
  7c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
  94:	00400000 	subeq	r0, r0, r0
  98:	00010000 	andeq	r0, r1, r0
  9c:	00004052 	andeq	r4, r0, r2, asr r0
  a0:	00005400 	andeq	r5, r0, r0, lsl #8
  a4:	53000100 	movwpl	r0, #256	; 0x100
  a8:	00000054 	andeq	r0, r0, r4, asr r0
  ac:	00000084 	andeq	r0, r0, r4, lsl #1
  b0:	84520001 	ldrbhi	r0, [r2], #-1
  b4:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
  b8:	01000000 	mrseq	r0, (UNDEF: 0)
  bc:	00985000 	addseq	r5, r8, r0
  c0:	00f40000 	rscseq	r0, r4, r0
  c4:	00010000 	andeq	r0, r1, r0
  c8:	00000052 	andeq	r0, r0, r2, asr r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00000200 	andeq	r0, r0, r0, lsl #4
  d4:	00000000 	andeq	r0, r0, r0
  d8:	00000800 	andeq	r0, r0, r0, lsl #16
  dc:	50000100 	andpl	r0, r0, r0, lsl #2
  e0:	00000008 	andeq	r0, r0, r8
  e4:	000000f4 	strdeq	r0, [r0], -r4
  e8:	005c0001 	subseq	r0, ip, r1
	...
  f8:	00005000 	andeq	r5, r0, r0
  fc:	00005400 	andeq	r5, r0, r0, lsl #8
 100:	52000100 	andpl	r0, r0, #0
 104:	00000054 	andeq	r0, r0, r4, asr r0
 108:	00000058 	andeq	r0, r0, r8, asr r0
 10c:	00700012 	rsbseq	r0, r0, r2, lsl r0
 110:	027c2438 	rsbseq	r2, ip, #56, 8	; 0x38000000
 114:	ff080194 			; <UNDEFINED> instruction: 0xff080194
 118:	243b221a 	ldrtcs	r2, [fp], #-538	; 0xfffffde6
 11c:	9f270073 	svcls	0x00270073
 120:	00000058 	andeq	r0, r0, r8, asr r0
 124:	00000064 	andeq	r0, r0, r4, rrx
 128:	00700012 	rsbseq	r0, r0, r2, lsl r0
 12c:	7e7c2438 	mrcvc	4, 3, r2, cr12, cr8, {1}
 130:	ff080194 			; <UNDEFINED> instruction: 0xff080194
 134:	243b221a 	ldrtcs	r2, [fp], #-538	; 0xfffffde6
 138:	9f270073 	svcls	0x00270073
	...
 144:	00240000 	eoreq	r0, r4, r0
 148:	00ec0000 	rsceq	r0, ip, r0
 14c:	00010000 	andeq	r0, r1, r0
 150:	0000005e 	andeq	r0, r0, lr, asr r0
	...
 15c:	0000f400 	andeq	pc, r0, r0, lsl #8
 160:	0000ff00 	andeq	pc, r0, r0, lsl #30
 164:	50000100 	andpl	r0, r0, r0, lsl #2
 168:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 16c:	00000104 	andeq	r0, r0, r4, lsl #2
 170:	01f30004 	mvnseq	r0, r4
 174:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 180:	00f40000 	rscseq	r0, r4, r0
 184:	00ff0000 	rscseq	r0, pc, r0
 188:	00010000 	andeq	r0, r1, r0
 18c:	0000ff51 	andeq	pc, r0, r1, asr pc	; <UNPREDICTABLE>
 190:	00010400 	andeq	r0, r1, r0, lsl #8
 194:	f3000400 	vshl.u8	d0, d0, d0
 198:	009f5101 	addseq	r5, pc, r1, lsl #2
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	Address 0x00000000000001a0 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000104 	andeq	r0, r0, r4, lsl #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000025e 	andeq	r0, r0, lr, asr r2
   4:	00e00003 	rsceq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <fast_hash+0xfffffed1>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <fast_hash+0xfffffd6c>
  28:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  2c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  30:	2f72616c 	svccs	0x0072616c
  34:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  38:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  3c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  40:	2f392d69 	svccs	0x00392d69
  44:	30322d39 	eorscc	r2, r2, r9, lsr sp
  48:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  4c:	3173632d 	cmncc	r3, sp, lsr #6
  50:	2f653730 	svccs	0x00653730
  54:	2f62696c 	svccs	0x0062696c
  58:	2f636367 	svccs	0x00636367
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  64:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  68:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  6c:	2f312e32 	svccs	0x00312e32
  70:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  74:	00656475 	rsbeq	r6, r5, r5, ror r4
  78:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  7c:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  80:	2f616e6e 	svccs	0x00616e6e
  84:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  88:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  8c:	63532f73 	cmpvs	r3, #460	; 0x1cc
  90:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; fffffef8 <fast_hash+0xfffffe04>
  94:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; ffffffe0 <fast_hash+0xfffffeec>
  98:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
  9c:	6e754a2f 	vaddvs.f32	s9, s10, s31
  a0:	2f726f69 	svccs	0x00726f69
  a4:	2f323253 	svccs	0x00323253
  a8:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
  ac:	2f584c30 	svccs	0x00584c30
  b0:	6f63796d 	svcvs	0x0063796d
  b4:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; ffffff2c <fast_hash+0xfffffe38>
  b8:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  bc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  c0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  c4:	61680000 	cmnvs	r8, r0
  c8:	632e6873 			; <UNDEFINED> instruction: 0x632e6873
  cc:	00000100 	andeq	r0, r0, r0, lsl #2
  d0:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
  d4:	672d746e 	strvs	r7, [sp, -lr, ror #8]!
  d8:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
  dc:	00000200 	andeq	r0, r0, r0, lsl #4
  e0:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  e4:	00030068 	andeq	r0, r3, r8, rrx
  e8:	49050000 	stmdbmi	r5, {}	; <UNPREDICTABLE>
  ec:	00020500 	andeq	r0, r2, r0, lsl #10
  f0:	03000000 	movweq	r0, #0
  f4:	05050112 	streq	r0, [r5, #-274]	; 0xfffffeee
  f8:	14131313 	ldrne	r1, [r3], #-787	; 0xfffffced
  fc:	01061a05 	tsteq	r6, r5, lsl #20
 100:	2e12054a 	cfmac32cs	mvfx0, mvfx2, mvfx10
 104:	054a0805 	strbeq	r0, [sl, #-2053]	; 0xfffff7fb
 108:	05054549 	streq	r4, [r5, #-1353]	; 0xfffffab7
 10c:	09053506 	stmdbeq	r5, {r1, r2, r8, sl, ip, sp}
 110:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 114:	09052f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, sp}
 118:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 11c:	0b053106 	bleq	14c53c <fast_hash+0x14c448>
 120:	01040200 	mrseq	r0, R12_usr
 124:	00050501 	andeq	r0, r5, r1, lsl #10
 128:	06010402 	streq	r0, [r1], -r2, lsl #8
 12c:	00090501 	andeq	r0, r9, r1, lsl #10
 130:	06020402 	streq	r0, [r2], -r2, lsl #8
 134:	0012054b 	andseq	r0, r2, fp, asr #10
 138:	06020402 	streq	r0, [r2], -r2, lsl #8
 13c:	000f0501 	andeq	r0, pc, r1, lsl #10
 140:	66020402 	strvs	r0, [r2], -r2, lsl #8
 144:	02000905 	andeq	r0, r0, #81920	; 0x14000
 148:	2f060204 	svccs	0x00060204
 14c:	02001305 	andeq	r1, r0, #335544320	; 0x14000000
 150:	01060204 	tsteq	r6, r4, lsl #4
 154:	02001005 	andeq	r1, r0, #5, 0
 158:	05660204 	strbeq	r0, [r6, #-516]!	; 0xfffffdfc
 15c:	04020009 	streq	r0, [r2], #-9
 160:	052f0602 	streq	r0, [pc, #-1538]!	; fffffb66 <fast_hash+0xfffffa72>
 164:	04020010 	streq	r0, [r2], #-16
 168:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 16c:	04020009 	streq	r0, [r2], #-9
 170:	052f0602 	streq	r0, [pc, #-1538]!	; fffffb76 <fast_hash+0xfffffa82>
 174:	0402000f 	streq	r0, [r2], #-15
 178:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 17c:	04020009 	streq	r0, [r2], #-9
 180:	052f0602 	streq	r0, [pc, #-1538]!	; fffffb86 <fast_hash+0xfffffa92>
 184:	0402000f 	streq	r0, [r2], #-15
 188:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 18c:	04020014 	streq	r0, [r2], #-20	; 0xffffffec
 190:	05290602 	streq	r0, [r9, #-1538]!	; 0xfffff9fe
 194:	04020017 	streq	r0, [r2], #-23	; 0xffffffe9
 198:	00010602 	andeq	r0, r1, r2, lsl #12
 19c:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 1a0:	03060505 	movweq	r0, #25861	; 0x6505
 1a4:	10032e09 	andne	r2, r3, r9, lsl #28
 1a8:	060a05ba 			; <UNDEFINED> instruction: 0x060a05ba
 1ac:	06050501 	streq	r0, [r5], -r1, lsl #10
 1b0:	060a052f 	streq	r0, [sl], -pc, lsr #10
 1b4:	06050501 	streq	r0, [r5], -r1, lsl #10
 1b8:	060a052f 	streq	r0, [sl], -pc, lsr #10
 1bc:	06050501 	streq	r0, [r5], -r1, lsl #10
 1c0:	060a052f 	streq	r0, [sl], -pc, lsr #10
 1c4:	06050501 	streq	r0, [r5], -r1, lsl #10
 1c8:	060a052f 	streq	r0, [sl], -pc, lsr #10
 1cc:	06050501 	streq	r0, [r5], -r1, lsl #10
 1d0:	060a052f 	streq	r0, [sl], -pc, lsr #10
 1d4:	06050501 	streq	r0, [r5], -r1, lsl #10
 1d8:	06010530 			; <UNDEFINED> instruction: 0x06010530
 1dc:	06110513 			; <UNDEFINED> instruction: 0x06110513
 1e0:	052e6903 	streq	r6, [lr, #-2307]!	; 0xfffff6fd
 1e4:	2e010619 	mcrcs	6, 0, r0, cr1, cr9, {0}
 1e8:	054a1605 	strbeq	r1, [sl, #-1541]	; 0xfffff9fb
 1ec:	052f0611 	streq	r0, [pc, #-1553]!	; fffffbe3 <fast_hash+0xfffffaef>
 1f0:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
 1f4:	052f0611 	streq	r0, [pc, #-1553]!	; fffffbeb <fast_hash+0xfffffaf7>
 1f8:	0501061a 	streq	r0, [r1, #-1562]	; 0xfffff9e6
 1fc:	11052e16 	tstne	r5, r6, lsl lr
 200:	16052f06 	strne	r2, [r5], -r6, lsl #30
 204:	11050106 	tstne	r5, r6, lsl #2
 208:	052f2f06 	streq	r2, [pc, #-3846]!	; fffff30a <fast_hash+0xfffff216>
 20c:	2e010619 	mcrcs	6, 0, r0, cr1, cr9, {0}
 210:	054a1605 	strbeq	r1, [sl, #-1541]	; 0xfffff9fb
 214:	052f0611 	streq	r0, [pc, #-1553]!	; fffffc0b <fast_hash+0xfffffb17>
 218:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
 21c:	052f0611 	streq	r0, [pc, #-1553]!	; fffffc13 <fast_hash+0xfffffb1f>
 220:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
 224:	2f2f0611 	svccs	0x002f0611
 228:	01061905 	tsteq	r6, r5, lsl #18
 22c:	052e1605 	streq	r1, [lr, #-1541]!	; 0xfffff9fb
 230:	052f0611 	streq	r0, [pc, #-1553]!	; fffffc27 <fast_hash+0xfffffb33>
 234:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
 238:	052f0611 	streq	r0, [pc, #-1553]!	; fffffc2f <fast_hash+0xfffffb3b>
 23c:	2e010616 	mcrcs	6, 0, r0, cr1, cr6, {0}
 240:	65032a05 	strvs	r2, [r3, #-2565]	; 0xfffff5fb
 244:	0301052e 	movweq	r0, #5422	; 0x152e
 248:	36052e27 	strcc	r2, [r5], -r7, lsr #28
 24c:	2e500306 	cdpcs	3, 5, cr0, cr0, cr6, {0}
 250:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 254:	0c054b06 			; <UNDEFINED> instruction: 0x0c054b06
 258:	01050106 	tsteq	r5, r6, lsl #2
 25c:	0002022f 	andeq	r0, r2, pc, lsr #4
 260:	Address 0x0000000000000260 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	682f6362 	stmdavs	pc!, {r1, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
   8:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
   c:	61640063 	cmnvs	r4, r3, rrx
  10:	75006174 	strvc	r6, [r0, #-372]	; 0xfffffe8c
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  20:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  24:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	7300746e 	movwvc	r7, #1134	; 0x46e
  34:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  38:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  3c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  40:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  44:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  48:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  4c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  50:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  54:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  58:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  5c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
  6c:	5f38746e 	svcpl	0x0038746e
  70:	61660074 	smcvs	24580	; 0x6004
  74:	685f7473 	ldmdavs	pc, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  78:	00687361 	rsbeq	r7, r8, r1, ror #6
  7c:	68736168 	ldmdavs	r3!, {r3, r5, r6, r8, sp, lr}^
  80:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  84:	6f6c2067 	svcvs	0x006c2067
  88:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  8c:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  90:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  94:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  98:	2f007261 	svccs	0x00007261
  9c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  a0:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  a4:	442f616e 	strtmi	r6, [pc], #-366	; ac <.debug_str+0xac>
  a8:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  ac:	73746e65 	cmnvc	r4, #1616	; 0x650
  b0:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  b4:	2f6c6f6f 	svccs	0x006c6f6f
  b8:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  bc:	2f656765 	svccs	0x00656765
  c0:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  c4:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  c8:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  cc:	30343253 	eorscc	r3, r4, r3, asr r2
  d0:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffffa8 <fast_hash+0xfffffeb4>
  d4:	646f6379 	strbtvs	r6, [pc], #-889	; dc <.debug_str+0xdc>
  d8:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  dc:	00697062 	rsbeq	r7, r9, r2, rrx
  e0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  e4:	6f687300 	svcvs	0x00687300
  e8:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  ec:	7000746e 	andvc	r7, r0, lr, ror #8
  f0:	006b7475 	rsbeq	r7, fp, r5, ror r4
  f4:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
  f8:	745f3233 	ldrbvc	r3, [pc], #-563	; 100 <.debug_str+0x100>
  fc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 100:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 104:	645f0074 	ldrbvs	r0, [pc], #-116	; 10c <.debug_str+0x10c>
 108:	00617461 	rsbeq	r7, r1, r1, ror #8
 10c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 110:	63206465 			; <UNDEFINED> instruction: 0x63206465
 114:	00726168 	rsbseq	r6, r2, r8, ror #2
 118:	20554e47 	subscs	r4, r5, r7, asr #28
 11c:	20393943 	eorscs	r3, r9, r3, asr #18
 120:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 124:	30322031 	eorscc	r2, r2, r1, lsr r0
 128:	30313931 	eorscc	r3, r1, r1, lsr r9
 12c:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 130:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 134:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 138:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 13c:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 140:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 144:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 148:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 14c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 150:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 154:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 158:	205d3939 	subscs	r3, sp, r9, lsr r9
 15c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 160:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 164:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 168:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 16c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 170:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 174:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 178:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 17c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 180:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 184:	6f6c666d 	svcvs	0x006c666d
 188:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 18c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 190:	2074666f 	rsbscs	r6, r4, pc, ror #12
 194:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 198:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 19c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1a0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1a4:	7a6b3676 	bvc	1acdb84 <fast_hash+0x1acda90>
 1a8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1ac:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1b0:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1b4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1b8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1bc:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1c0:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1c4:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1c8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1cc:	73616600 	cmnvc	r1, #0, 12
 1d0:	61685f74 	smcvs	34292	; 0x85f4
 1d4:	695f6873 	ldmdbvs	pc, {r0, r1, r4, r5, r6, fp, sp, lr}^	; <UNPREDICTABLE>
 1d8:	Address 0x00000000000001d8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <fast_hash+0x80a4fc>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	000000f4 	strdeq	r0, [r0], -r4
  20:	8e040e50 	mcrhi	14, 0, r0, cr4, cr0, {2}
  24:	0e660201 	cdpeq	2, 6, cr0, cr6, cr1, {0}
  28:	0000ce00 	andeq	ip, r0, r0, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	000000f4 	strdeq	r0, [r0], -r4
  38:	00000010 	andeq	r0, r0, r0, lsl r0
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <fast_hash+0x12cd738>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <fast_hash+0x4633c>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memchr.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memchr>:
   0:	e1a03000 	mov	r3, r0
   4:	e3520000 	cmp	r2, #0, 0
   8:	0a000008 	beq	30 <memchr+0x30>
   c:	e1a00003 	mov	r0, r3
  10:	e2833001 	add	r3, r3, #1, 0
  14:	e5d0c000 	ldrb	ip, [r0]
  18:	e15c0001 	cmp	ip, r1
  1c:	012fff1e 	bxeq	lr
  20:	e2522001 	subs	r2, r2, #1, 0
  24:	1afffff8 	bne	c <memchr+0xc>
  28:	e3a00000 	mov	r0, #0, 0
  2c:	e12fff1e 	bx	lr
  30:	e3a00000 	mov	r0, #0, 0
  34:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000013f 	andeq	r0, r0, pc, lsr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000fd 	strdeq	r0, [r0], -sp
  10:	0000410c 	andeq	r4, r0, ip, lsl #2
  14:	00008f00 	andeq	r8, r0, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003800 	andeq	r3, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	51070404 	tstpl	r7, r4, lsl #8
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00f10601 	rscseq	r0, r1, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000d905 	andeq	sp, r0, r5, lsl #18
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000e8 	andeq	r0, r0, r8, ror #1
  54:	75050804 	strvc	r0, [r5, #-2052]	; 0xfffff7fc
  58:	04000000 	streq	r0, [r0], #-0
  5c:	00070801 	andeq	r0, r7, r1, lsl #16
  60:	5b050000 	blpl	140068 <memchr+0x140068>
  64:	04000000 	streq	r0, [r0], #-0
  68:	00270702 	eoreq	r0, r7, r2, lsl #14
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00001507 	andeq	r1, r0, r7, lsl #10
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	0000005e 	andeq	r0, r0, lr, asr r0
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	00000083 	andeq	r0, r0, r3, lsl #1
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01040000 	mrseq	r0, (UNDEF: 4)
  b4:	0000d408 	andeq	sp, r0, r8, lsl #8
  b8:	00b20500 	adcseq	r0, r2, r0, lsl #10
  bc:	e3080000 	movw	r0, #32768	; 0x8000
  c0:	02000000 	andeq	r0, r0, #0, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	00003a0a 	andeq	r3, r0, sl, lsl #20
  d4:	08260100 	stmdaeq	r6!, {r8}
  d8:	00000133 	andeq	r0, r0, r3, lsr r1
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000038 	andeq	r0, r0, r8, lsr r0
  e4:	01339c01 	teqeq	r3, r1, lsl #24
  e8:	730b0000 	movwvc	r0, #45056	; 0xb000
  ec:	1b260100 	blne	9804f4 <memchr+0x9804f4>
  f0:	00000135 	andeq	r0, r0, r5, lsr r1
  f4:	00000008 	andeq	r0, r0, r8
  f8:	00000000 	andeq	r0, r0, r0
  fc:	0100630c 	tsteq	r0, ip, lsl #6
 100:	00252226 	eoreq	r2, r5, r6, lsr #4
 104:	51010000 	mrspl	r0, (UNDEF: 1)
 108:	01006e0b 	tsteq	r0, fp, lsl #28
 10c:	002c2c26 	eoreq	r2, ip, r6, lsr #24
 110:	00450000 	subeq	r0, r5, r0
 114:	003f0000 	eorseq	r0, pc, r0
 118:	000d0000 	andeq	r0, sp, r0
 11c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 120:	28010070 	stmdacs	r1, {r4, r5, r6}
 124:	00013c18 	andeq	r3, r1, r8, lsl ip
 128:	00007200 	andeq	r7, r0, r0, lsl #4
 12c:	00007000 	andeq	r7, r0, r0
 130:	0f000000 	svceq	0x00000000
 134:	3b040904 	blcc	10254c <memchr+0x10254c>
 138:	10000001 	andne	r0, r0, r1
 13c:	00620409 	rsbeq	r0, r2, r9, lsl #8
 140:	Address 0x0000000000000140 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memchr+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memchr+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memchr+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <memchr+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memchr+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <memchr+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memchr+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <memchr+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memchr+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030005 	stmdaeq	r3, {r0, r2}
  a4:	0b3b0b3a 	bleq	ec2d94 <memchr+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	00001802 	andeq	r1, r0, r2, lsl #16
  b0:	55010b0d 	strpl	r0, [r1, #-2829]	; 0xfffff4f3
  b4:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
  b8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  bc:	0b3b0b3a 	bleq	ec2dac <memchr+0xec2dac>
  c0:	13490b39 	movtne	r0, #39737	; 0x9b39
  c4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  c8:	0f000017 	svceq	0x00000017
  cc:	0b0b000f 	bleq	2c0110 <memchr+0x2c0110>
  d0:	26100000 	ldrcs	r0, [r0], -r0
  d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	0000000c 	andeq	r0, r0, ip
  10:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  14:	30000000 	andcc	r0, r0, r0
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0000309f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  24:	00003400 	andeq	r3, r0, r0, lsl #8
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000034 	andeq	r0, r0, r4, lsr r0
  30:	00000038 	andeq	r0, r0, r8, lsr r0
  34:	00530001 	subseq	r0, r3, r1
	...
  40:	00000101 	andeq	r0, r0, r1, lsl #2
  44:	00000000 	andeq	r0, r0, r0
  48:	00002000 	andeq	r2, r0, r0
  4c:	52000100 	andpl	r0, r0, #0
  50:	00000020 	andeq	r0, r0, r0, lsr #32
  54:	00000024 	andeq	r0, r0, r4, lsr #32
  58:	7f720003 	svcvc	0x00720003
  5c:	0000249f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  60:	00003800 	andeq	r3, r0, r0, lsl #16
  64:	52000100 	andpl	r0, r0, #0
	...
  70:	000c0000 	andeq	r0, ip, r0
  74:	00300000 	eorseq	r0, r0, r0
  78:	00010000 	andeq	r0, r1, r0
  7c:	00000053 	andeq	r0, r0, r3, asr r0
  80:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000038 	andeq	r0, r0, r8, lsr r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	00000028 	andeq	r0, r0, r8, lsr #32
   8:	0000002c 	andeq	r0, r0, ip, lsr #32
   c:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000121 	andeq	r0, r0, r1, lsr #2
   4:	00de0003 	sbcseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memchr+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6e6e612f 	powvsep	f6, f6, #10.0
  2c:	6f442f61 	svcvs	0x00442f61
  30:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  34:	2f73746e 	svccs	0x0073746e
  38:	6f686353 	svcvs	0x00686353
  3c:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  40:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  44:	4a2f6567 	bmi	bd95e8 <memchr+0xbd95e8>
  48:	6f696e75 	svcvs	0x00696e75
  4c:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  50:	53432f32 	movtpl	r2, #16178	; 0x3f32
  54:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  58:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  5c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  60:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  64:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  68:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  6c:	2f006564 	svccs	0x00006564
  70:	2f727375 	svccs	0x00727375
  74:	61636f6c 	cmnvs	r3, ip, ror #30
  78:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xfffff094
  7c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  80:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  84:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  88:	61652d65 	cmnvs	r5, r5, ror #26
  8c:	392d6962 	pushcc	{r1, r5, r6, r8, fp, sp, lr}
  90:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  94:	71393130 	teqvc	r9, r0, lsr r1
  98:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  9c:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  a0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  a4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  a8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  ac:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  b0:	61652d65 	cmnvs	r5, r5, ror #26
  b4:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  b8:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  bc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  c0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  c4:	656d0000 	strbvs	r0, [sp, #-0]!
  c8:	7268636d 	rsbvc	r6, r8, #-1275068415	; 0xb4000001
  cc:	0100632e 	tsteq	r0, lr, lsr #6
  d0:	70720000 	rsbsvc	r0, r2, r0
  d4:	00682e69 	rsbeq	r2, r8, r9, ror #28
  d8:	73000002 	movwvc	r0, #2
  dc:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
  e0:	00682e66 	rsbeq	r2, r8, r6, ror #28
  e4:	00000003 	andeq	r0, r0, r3
  e8:	05002f05 	streq	r2, [r0, #-3845]	; 0xfffff0fb
  ec:	00000002 	andeq	r0, r0, r2
  f0:	01250300 			; <UNDEFINED> instruction: 0x01250300
  f4:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
  f8:	05052f06 	streq	r2, [r5, #-3846]	; 0xfffff0fa
  fc:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 100:	05310603 	ldreq	r0, [r1, #-1539]!	; 0xfffff9fd
 104:	0a051304 	beq	144d1c <memchr+0x144d1c>
 108:	08052e06 	stmdaeq	r5, {r1, r2, r9, sl, fp, sp}
 10c:	2e07052e 	cfsh32cs	mvfx0, mvfx7, #30
 110:	4c060b05 			; <UNDEFINED> instruction: 0x4c060b05
 114:	01060305 	tsteq	r6, r5, lsl #6
 118:	3009052e 	andcc	r0, r9, lr, lsr #10
 11c:	2f01054a 	svccs	0x0001054a
 120:	01000202 	tsteq	r0, r2, lsl #4
 124:	Address 0x0000000000000124 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
   8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
   c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  10:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  14:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  18:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  1c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  20:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  24:	7300746e 	movwvc	r7, #1134	; 0x46e
  28:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  2c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	656d0074 	strbvs	r0, [sp, #-116]!	; 0xffffff8c
  3c:	7268636d 	rsbvc	r6, r8, #-1275068415	; 0xb4000001
  40:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 48 <.debug_str+0x48>
  44:	2f636269 	svccs	0x00636269
  48:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  4c:	632e7268 			; <UNDEFINED> instruction: 0x632e7268
  50:	736e7500 	cmnvc	lr, #0, 10
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	6f6c0074 	svcvs	0x006c0074
  60:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  64:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  68:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  6c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  70:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  74:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  78:	6f6c2067 	svcvs	0x006c2067
  7c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  80:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  84:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  88:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  8c:	2f007261 	svccs	0x00007261
  90:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  94:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  98:	442f616e 	strtmi	r6, [pc], #-366	; a0 <.debug_str+0xa0>
  9c:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  a0:	73746e65 	cmnvc	r4, #1616	; 0x650
  a4:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  a8:	2f6c6f6f 	svccs	0x006c6f6f
  ac:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  b0:	2f656765 	svccs	0x00656765
  b4:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  b8:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  bc:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  c0:	30343253 	eorscc	r3, r4, r3, asr r2
  c4:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff9c <memchr+0xffffff9c>
  c8:	646f6379 	strbtvs	r6, [pc], #-889	; d0 <.debug_str+0xd0>
  cc:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  d0:	00697062 	rsbeq	r7, r9, r2, rrx
  d4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d8:	6f687300 	svcvs	0x00687300
  dc:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  e0:	7000746e 	andvc	r7, r0, lr, ror #8
  e4:	006b7475 	rsbeq	r7, fp, r5, ror r4
  e8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  ec:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  f0:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  f4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  f8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  fc:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 100:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 104:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 108:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 10c:	31393130 	teqcc	r9, r0, lsr r1
 110:	20353230 	eorscs	r3, r5, r0, lsr r2
 114:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 118:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 11c:	415b2029 	cmpmi	fp, r9, lsr #32
 120:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 124:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 128:	6172622d 	cmnvs	r2, sp, lsr #4
 12c:	2068636e 	rsbcs	r6, r8, lr, ror #6
 130:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 134:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 138:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 13c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 140:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 144:	613d7570 	teqvs	sp, r0, ror r5
 148:	31316d72 	teqcc	r1, r2, ror sp
 14c:	7a6a3637 	bvc	1a8da30 <memchr+0x1a8da30>
 150:	20732d66 	rsbscs	r2, r3, r6, ror #26
 154:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 158:	613d656e 	teqvs	sp, lr, ror #10
 15c:	31316d72 	teqcc	r1, r2, ror sp
 160:	7a6a3637 	bvc	1a8da44 <memchr+0x1a8da44>
 164:	20732d66 	rsbscs	r2, r3, r6, ror #26
 168:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 16c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 170:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 174:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 178:	616d2d20 	cmnvs	sp, r0, lsr #26
 17c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 180:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 184:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 188:	6b36766d 	blvs	d9db44 <memchr+0xd9db44>
 18c:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 190:	20626467 	rsbcs	r6, r2, r7, ror #8
 194:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 198:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 19c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1a0:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1a4:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1a8:	61747365 	cmnvs	r4, r5, ror #6
 1ac:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1b0:	Address 0x00000000000001b0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memchr+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000038 	andeq	r0, r0, r8, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memchr+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memchr+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcmp>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e1a0e000 	mov	lr, r0
   8:	e3a03000 	mov	r3, #0, 0
   c:	e1530002 	cmp	r3, r2
  10:	2a000005 	bcs	2c <memcmp+0x2c>
  14:	e7dec003 	ldrb	ip, [lr, r3]
  18:	e7d10003 	ldrb	r0, [r1, r3]
  1c:	e05c0000 	subs	r0, ip, r0
  20:	149df004 	popne	{pc}		; (ldrne pc, [sp], #4)
  24:	e2833001 	add	r3, r3, #1, 0
  28:	eafffff7 	b	c <memcmp+0xc>
  2c:	e3a00000 	mov	r0, #0, 0
  30:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000183 	andeq	r0, r0, r3, lsl #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000fd 	strdeq	r0, [r0], -sp
  10:	0000650c 	andeq	r6, r0, ip, lsl #10
  14:	00008f00 	andeq	r8, r0, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	41070404 	tstmi	r7, r4, lsl #8
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00f10601 	rscseq	r0, r1, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000d905 	andeq	sp, r0, r5, lsl #18
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000e8 	andeq	r0, r0, r8, ror #1
  54:	75050804 	strvc	r0, [r5, #-2052]	; 0xfffff7fc
  58:	04000000 	streq	r0, [r0], #-0
  5c:	000e0801 	andeq	r0, lr, r1, lsl #16
  60:	5b050000 	blpl	140068 <memcmp+0x140068>
  64:	04000000 	streq	r0, [r0], #-0
  68:	002e0702 	eoreq	r0, lr, r2, lsl #14
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00001c07 	andeq	r1, r0, r7, lsl #24
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	0000004e 	andeq	r0, r0, lr, asr #32
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	00000083 	andeq	r0, r0, r3, lsl #1
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01040000 	mrseq	r0, (UNDEF: 4)
  b4:	0000d408 	andeq	sp, r0, r8, lsl #8
  b8:	00b20500 	adcseq	r0, r2, r0, lsl #10
  bc:	e3080000 	movw	r0, #32768	; 0x8000
  c0:	02000000 	andeq	r0, r0, #0, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	0000070a 	andeq	r0, r0, sl, lsl #14
  d4:	05030100 	streq	r0, [r3, #-256]	; 0xffffff00
  d8:	00000025 	andeq	r0, r0, r5, lsr #32
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000034 	andeq	r0, r0, r4, lsr r0
  e4:	01799c01 	cmneq	r9, r1, lsl #24
  e8:	5f0b0000 	svcpl	0x000b0000
  ec:	01003173 	tsteq	r0, r3, ror r1
  f0:	01791803 	cmneq	r9, r3, lsl #16
  f4:	00040000 	andeq	r0, r4, r0
  f8:	00000000 	andeq	r0, r0, r0
  fc:	5f0c0000 	svcpl	0x000c0000
 100:	01003273 	tsteq	r0, r3, ror r2
 104:	01792903 	cmneq	r9, r3, lsl #18
 108:	51010000 	mrspl	r0, (UNDEF: 1)
 10c:	0001b20d 	andeq	fp, r1, sp, lsl #4
 110:	35030100 	strcc	r0, [r3, #-256]	; 0xffffff00
 114:	0000002c 	andeq	r0, r0, ip, lsr #32
 118:	730e5201 	movwvc	r5, #57857	; 0xe201
 11c:	04010031 	streq	r0, [r1], #-49	; 0xffffffcf
 120:	0001801a 	andeq	r8, r1, sl, lsl r0
 124:	00002600 	andeq	r2, r0, r0, lsl #12
 128:	00002200 	andeq	r2, r0, r0, lsl #4
 12c:	32730e00 	rsbscc	r0, r3, #0, 28
 130:	25040100 	strcs	r0, [r4, #-256]	; 0xffffff00
 134:	00000180 	andeq	r0, r0, r0, lsl #3
 138:	00000046 	andeq	r0, r0, r6, asr #32
 13c:	00000044 	andeq	r0, r0, r4, asr #32
 140:	0000080f 	andeq	r0, r0, pc, lsl #16
 144:	00002400 	andeq	r2, r0, r0, lsl #8
 148:	00690e00 	rsbeq	r0, r9, r0, lsl #28
 14c:	250d0601 	strcs	r0, [sp, #-1537]	; 0xfffff9ff
 150:	5d000000 	stcpl	0, cr0, [r0, #-0]
 154:	59000000 	stmdbpl	r0, {}	; <UNPREDICTABLE>
 158:	0f000000 	svceq	0x00000000
 15c:	00000014 	andeq	r0, r0, r4, lsl r0
 160:	00000010 	andeq	r0, r0, r0, lsl r0
 164:	0100760e 	tsteq	r0, lr, lsl #12
 168:	00250d07 	eoreq	r0, r5, r7, lsl #26
 16c:	00800000 	addeq	r0, r0, r0
 170:	007c0000 	rsbseq	r0, ip, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	7f040900 	svcvc	0x00040900
 17c:	10000001 	andne	r0, r0, r1
 180:	00620409 	rsbeq	r0, r2, r9, lsl #8
 184:	Address 0x0000000000000184 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memcmp+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memcmp+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memcmp+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <memcmp+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memcmp+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <memcmp+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memcmp+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memcmp+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030005 	stmdaeq	r3, {r0, r2}
  a4:	0b3b0b3a 	bleq	ec2d94 <memcmp+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	00001802 	andeq	r1, r0, r2, lsl #16
  b0:	0300050d 	movweq	r0, #1293	; 0x50d
  b4:	3b0b3a0e 	blcc	2ce8f4 <memcmp+0x2ce8f4>
  b8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  bc:	00180213 	andseq	r0, r8, r3, lsl r2
  c0:	00340e00 	eorseq	r0, r4, r0, lsl #28
  c4:	0b3a0803 	bleq	e820d8 <memcmp+0xe820d8>
  c8:	0b390b3b 	bleq	e42dbc <memcmp+0xe42dbc>
  cc:	17021349 	strne	r1, [r2, -r9, asr #6]
  d0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  d4:	010b0f00 	tsteq	fp, r0, lsl #30
  d8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  dc:	26100000 	ldrcs	r0, [r0], -r0
  e0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000000c 	andeq	r0, r0, ip
   c:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  10:	34000000 	strcc	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005e00 	andeq	r5, r0, r0, lsl #28
  1c:	00000000 	andeq	r0, r0, r0
  20:	00010000 	andeq	r0, r1, r0
  24:	00080000 	andeq	r0, r8, r0
  28:	000c0000 	andeq	r0, ip, r0
  2c:	00010000 	andeq	r0, r1, r0
  30:	00000c50 	andeq	r0, r0, r0, asr ip
  34:	00003400 	andeq	r3, r0, r0, lsl #8
  38:	5e000100 	adfpls	f0, f0, f0
	...
  44:	00080001 	andeq	r0, r8, r1
  48:	00340000 	eorseq	r0, r4, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000051 	andeq	r0, r0, r1, asr r0
  54:	00000000 	andeq	r0, r0, r0
  58:	00000300 	andeq	r0, r0, r0, lsl #6
  5c:	00000800 	andeq	r0, r0, r0, lsl #16
  60:	00000c00 	andeq	r0, r0, r0, lsl #24
  64:	30000200 	andcc	r0, r0, r0, lsl #4
  68:	00000c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
  6c:	00003400 	andeq	r3, r0, r0, lsl #8
  70:	53000100 	movwpl	r0, #256	; 0x100
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	00000020 	andeq	r0, r0, r0, lsr #32
  88:	007c0006 	rsbseq	r0, ip, r6
  8c:	9f1c0070 	svcls	0x001c0070
  90:	00000020 	andeq	r0, r0, r0, lsr #32
  94:	0000002c 	andeq	r0, r0, ip, lsr #32
  98:	00500001 	subseq	r0, r0, r1
  9c:	00000000 	andeq	r0, r0, r0
  a0:	Address 0x00000000000000a0 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000145 	andeq	r0, r0, r5, asr #2
   4:	00de0003 	sbcseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memcmp+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6e6e612f 	powvsep	f6, f6, #10.0
  2c:	6f442f61 	svcvs	0x00442f61
  30:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  34:	2f73746e 	svccs	0x0073746e
  38:	6f686353 	svcvs	0x00686353
  3c:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  40:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  44:	4a2f6567 	bmi	bd95e8 <memcmp+0xbd95e8>
  48:	6f696e75 	svcvs	0x00696e75
  4c:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  50:	53432f32 	movtpl	r2, #16178	; 0x3f32
  54:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  58:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  5c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  60:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  64:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  68:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  6c:	2f006564 	svccs	0x00006564
  70:	2f727375 	svccs	0x00727375
  74:	61636f6c 	cmnvs	r3, ip, ror #30
  78:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xfffff094
  7c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  80:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  84:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  88:	61652d65 	cmnvs	r5, r5, ror #26
  8c:	392d6962 	pushcc	{r1, r5, r6, r8, fp, sp, lr}
  90:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  94:	71393130 	teqvc	r9, r0, lsr r1
  98:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  9c:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  a0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  a4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  a8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  ac:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  b0:	61652d65 	cmnvs	r5, r5, ror #26
  b4:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  b8:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  bc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  c0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  c4:	656d0000 	strbvs	r0, [sp, #-0]!
  c8:	706d636d 	rsbvc	r6, sp, sp, ror #6
  cc:	0100632e 	tsteq	r0, lr, lsr #6
  d0:	70720000 	rsbsvc	r0, r2, r0
  d4:	00682e69 	rsbeq	r2, r8, r9, ror #28
  d8:	73000002 	movwvc	r0, #2
  dc:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
  e0:	00682e66 	rsbeq	r2, r8, r6, ror #28
  e4:	00000003 	andeq	r0, r0, r3
  e8:	05003d05 	streq	r3, [r0, #-3333]	; 0xfffff2fb
  ec:	00000002 	andeq	r0, r0, r2
  f0:	01061400 	tsteq	r6, r0, lsl #8
  f4:	4b060505 	blmi	181510 <memcmp+0x181510>
  f8:	01090514 	tsteq	r9, r4, lsl r5
  fc:	01060d05 	tsteq	r6, r5, lsl #26
 100:	02001405 	andeq	r1, r0, #83886080	; 0x5000000
 104:	2e060104 	adfcss	f0, f6, f4
 108:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 10c:	01060104 	tsteq	r6, r4, lsl #2
 110:	4b060905 	blmi	18252c <memcmp+0x18252c>
 114:	01061305 	tsteq	r6, r5, lsl #6
 118:	052e1b05 	streq	r1, [lr, #-2821]!	; 0xfffff4fb
 11c:	052f0609 	streq	r0, [pc, #-1545]!	; fffffb1b <memcmp+0xfffffb1b>
 120:	2e01060b 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx11
 124:	02002005 	andeq	r2, r0, #5, 0
 128:	2c060204 	sfmcs	f0, 4, [r6], {4}
 12c:	02002105 	andeq	r2, r0, #1073741825	; 0x40000001
 130:	01060204 	tsteq	r6, r4, lsl #4
 134:	02040200 	andeq	r0, r4, #0, 4
 138:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 13c:	0c052e02 	stceq	14, cr2, [r5], {2}
 140:	2f010517 	svccs	0x00010517
 144:	01000202 	tsteq	r0, r2, lsl #4
 148:	Address 0x0000000000000148 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	6d00745f 	cfstrsvs	mvf7, [r0, #-380]	; 0xfffffe84
   8:	6d636d65 	stclvs	13, cr6, [r3, #-404]!	; 0xfffffe6c
   c:	6e750070 	mrcvs	0, 3, r0, cr5, cr0, {3}
  10:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  14:	63206465 			; <UNDEFINED> instruction: 0x63206465
  18:	00726168 	rsbseq	r6, r2, r8, ror #2
  1c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  20:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  24:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  28:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  2c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  30:	2074726f 	rsbscs	r7, r4, pc, ror #4
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	736e7500 	cmnvc	lr, #0, 10
  44:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  48:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  4c:	6f6c0074 	svcvs	0x006c0074
  50:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  54:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  58:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  5c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 6c <.debug_str+0x6c>
  68:	2f636269 	svccs	0x00636269
  6c:	636d656d 	cmnvs	sp, #457179136	; 0x1b400000
  70:	632e706d 			; <UNDEFINED> instruction: 0x632e706d
  74:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  78:	6f6c2067 	svcvs	0x006c2067
  7c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  80:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  84:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  88:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  8c:	2f007261 	svccs	0x00007261
  90:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  94:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  98:	442f616e 	strtmi	r6, [pc], #-366	; a0 <.debug_str+0xa0>
  9c:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  a0:	73746e65 	cmnvc	r4, #1616	; 0x650
  a4:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  a8:	2f6c6f6f 	svccs	0x006c6f6f
  ac:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  b0:	2f656765 	svccs	0x00656765
  b4:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  b8:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  bc:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  c0:	30343253 	eorscc	r3, r4, r3, asr r2
  c4:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff9c <memcmp+0xffffff9c>
  c8:	646f6379 	strbtvs	r6, [pc], #-889	; d0 <.debug_str+0xd0>
  cc:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  d0:	00697062 	rsbeq	r7, r9, r2, rrx
  d4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d8:	6f687300 	svcvs	0x00687300
  dc:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  e0:	7000746e 	andvc	r7, r0, lr, ror #8
  e4:	006b7475 	rsbeq	r7, fp, r5, ror r4
  e8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  ec:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  f0:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  f4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  f8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  fc:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 100:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 104:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 108:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 10c:	31393130 	teqcc	r9, r0, lsr r1
 110:	20353230 	eorscs	r3, r5, r0, lsr r2
 114:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 118:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 11c:	415b2029 	cmpmi	fp, r9, lsr #32
 120:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 124:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 128:	6172622d 	cmnvs	r2, sp, lsr #4
 12c:	2068636e 	rsbcs	r6, r8, lr, ror #6
 130:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 134:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 138:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 13c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 140:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 144:	613d7570 	teqvs	sp, r0, ror r5
 148:	31316d72 	teqcc	r1, r2, ror sp
 14c:	7a6a3637 	bvc	1a8da30 <memcmp+0x1a8da30>
 150:	20732d66 	rsbscs	r2, r3, r6, ror #26
 154:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 158:	613d656e 	teqvs	sp, lr, ror #10
 15c:	31316d72 	teqcc	r1, r2, ror sp
 160:	7a6a3637 	bvc	1a8da44 <memcmp+0x1a8da44>
 164:	20732d66 	rsbscs	r2, r3, r6, ror #26
 168:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 16c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 170:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 174:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 178:	616d2d20 	cmnvs	sp, r0, lsr #26
 17c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 180:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 184:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 188:	6b36766d 	blvs	d9db44 <memcmp+0xd9db44>
 18c:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 190:	20626467 	rsbcs	r6, r2, r7, ror #8
 194:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 198:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 19c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1a0:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1a4:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1a8:	61747365 	cmnvs	r4, r5, ror #6
 1ac:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1b0:	626e0067 	rsbvs	r0, lr, #103, 0	; 0x67
 1b4:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memcmp+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	00000001 	andeq	r0, r0, r1

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memcmp+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memcpy>:
   0:	e2103003 	ands	r3, r0, #3, 0
   4:	1a000011 	bne	50 <memcpy+0x50>
   8:	e211c003 	ands	ip, r1, #3, 0
   c:	1a00000c 	bne	44 <memcpy+0x44>
  10:	e2123003 	ands	r3, r2, #3, 0
  14:	1a00000f 	bne	58 <memcpy+0x58>
  18:	e1a02122 	lsr	r2, r2, #2
  1c:	ea000002 	b	2c <memcpy+0x2c>
  20:	e791c103 	ldr	ip, [r1, r3, lsl #2]
  24:	e780c103 	str	ip, [r0, r3, lsl #2]
  28:	e2833001 	add	r3, r3, #1, 0
  2c:	e1530002 	cmp	r3, r2
  30:	3afffffa 	bcc	20 <memcpy+0x20>
  34:	e12fff1e 	bx	lr
  38:	e7d1c003 	ldrb	ip, [r1, r3]
  3c:	e7c0c003 	strb	ip, [r0, r3]
  40:	e2833001 	add	r3, r3, #1, 0
  44:	e1530002 	cmp	r3, r2
  48:	3afffffa 	bcc	38 <memcpy+0x38>
  4c:	e12fff1e 	bx	lr
  50:	e3a03000 	mov	r3, #0, 0
  54:	eafffffa 	b	44 <memcpy+0x44>
  58:	e1a0300c 	mov	r3, ip
  5c:	eafffff8 	b	44 <memcpy+0x44>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001fa 	strdeq	r0, [r0], -sl
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000010a 	andeq	r0, r0, sl, lsl #2
  10:	00006b0c 	andeq	r6, r0, ip, lsl #22
  14:	00009500 	andeq	r9, r0, r0, lsl #10
  18:	00000000 	andeq	r0, r0, r0
  1c:	00006000 	andeq	r6, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	47070404 	strmi	r0, [r7, -r4, lsl #8]
  3c:	05000000 	streq	r0, [r0, #-0]
  40:	00000038 	andeq	r0, r0, r8, lsr r0
  44:	fe060104 	cdp2	1, 0, cr0, cr6, cr4, {0}
  48:	04000000 	streq	r0, [r0], #-0
  4c:	00e60502 	rsceq	r0, r6, r2, lsl #10
  50:	04040000 	streq	r0, [r4], #-0
  54:	0000f505 	andeq	pc, r0, r5, lsl #10
  58:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  5c:	0000007b 	andeq	r0, r0, fp, ror r0
  60:	07080104 	streq	r0, [r8, -r4, lsl #2]
  64:	05000000 	streq	r0, [r0, #-0]
  68:	00000060 	andeq	r0, r0, r0, rrx
  6c:	27070204 	strcs	r0, [r7, -r4, lsl #4]
  70:	04000000 	streq	r0, [r0], #-0
  74:	00150704 	andseq	r0, r5, r4, lsl #14
  78:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
  7c:	00005407 	andeq	r5, r0, r7, lsl #8
  80:	00250600 	eoreq	r0, r5, r0, lsl #12
  84:	00900000 	addseq	r0, r0, r0
  88:	25070000 	strcs	r0, [r7, #-0]
  8c:	00000000 	andeq	r0, r0, r0
  90:	00008908 	andeq	r8, r0, r8, lsl #18
  94:	0e1c0200 	cdpeq	2, 1, cr0, cr12, cr0, {0}
  98:	0000009c 	muleq	r0, ip, r0
  9c:	00810409 	addeq	r0, r1, r9, lsl #8
  a0:	25060000 	strcs	r0, [r6, #-0]
  a4:	b1000000 	mrslt	r0, (UNDEF: 0)
  a8:	07000000 	streq	r0, [r0, -r0]
  ac:	000000b1 	strheq	r0, [r0], -r1
  b0:	be040900 	vmlalt.f16	s0, s8, s0	; <UNPREDICTABLE>
  b4:	04000000 	streq	r0, [r0], #-0
  b8:	00da0801 	sbcseq	r0, sl, r1, lsl #16
  bc:	b7050000 	strlt	r0, [r5, -r0]
  c0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  c4:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  c8:	cf0e2102 	svcgt	0x000e2102
  cc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  d0:	0000a204 	andeq	sl, r0, r4, lsl #4
  d4:	00df0a00 	sbcseq	r0, pc, r0, lsl #20
  d8:	06010000 	streq	r0, [r1], -r0
  dc:	0001c707 	andeq	ip, r1, r7, lsl #14
  e0:	00000000 	andeq	r0, r0, r0
  e4:	00006000 	andeq	r6, r0, r0
  e8:	c79c0100 	ldrgt	r0, [ip, r0, lsl #2]
  ec:	0b000001 	bleq	f8 <.debug_info+0xf8>
  f0:	00747364 	rsbseq	r7, r4, r4, ror #6
  f4:	c7140601 	ldrgt	r0, [r4, -r1, lsl #12]
  f8:	01000001 	tsteq	r0, r1
  fc:	72730b50 	rsbsvc	r0, r3, #80, 22	; 0x14000
 100:	06010063 	streq	r0, [r1], -r3, rrx
 104:	0001c925 	andeq	ip, r1, r5, lsr #18
 108:	0c510100 	ldfeqe	f0, [r1], {-0}
 10c:	000001bf 			; <UNDEFINED> instruction: 0x000001bf
 110:	2c310601 	ldccs	6, cr0, [r1], #-4
 114:	06000000 	streq	r0, [r0], -r0
 118:	00000000 	andeq	r0, r0, r0
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	0000003a 	andeq	r0, r0, sl, lsr r0
 124:	000001e0 	andeq	r0, r0, r0, ror #3
 128:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 12c:	0000180e 	andeq	r1, r0, lr, lsl #16
 130:	00002000 	andeq	r2, r0, r0
 134:	00018c00 	andeq	r8, r1, r0, lsl #24
 138:	006e0f00 	rsbeq	r0, lr, r0, lsl #30
 13c:	38120d01 	ldmdacc	r2, {r0, r8, sl, fp}
 140:	34000000 	strcc	r0, [r0], #-0
 144:	32000000 	andcc	r0, r0, #0, 0
 148:	0f000000 	svceq	0x00000000
 14c:	0e010064 	cdpeq	0, 0, cr0, cr1, cr4, {3}
 150:	0001e513 	andeq	lr, r1, r3, lsl r5
 154:	00004900 	andeq	r4, r0, r0, lsl #18
 158:	00004700 	andeq	r4, r0, r0, lsl #14
 15c:	00730f00 	rsbseq	r0, r3, r0, lsl #30
 160:	eb190f01 	bl	643d6c <memcpy+0x643d6c>
 164:	5e000001 	cdppl	0, 0, cr0, cr0, cr1, {0}
 168:	5c000000 	stcpl	0, cr0, [r0], {-0}
 16c:	10000000 	andne	r0, r0, r0
 170:	0000001c 	andeq	r0, r0, ip, lsl r0
 174:	0000001c 	andeq	r0, r0, ip, lsl r0
 178:	0100690f 	tsteq	r0, pc, lsl #18
 17c:	00381611 	eorseq	r1, r8, r1, lsl r6
 180:	00750000 	rsbseq	r0, r5, r0
 184:	00710000 	rsbseq	r0, r1, r0
 188:	00000000 	andeq	r0, r0, r0
 18c:	00003810 	andeq	r3, r0, r0, lsl r8
 190:	00001800 	andeq	r1, r0, r0, lsl #16
 194:	00641100 	rsbeq	r1, r4, r0, lsl #2
 198:	f1181401 			; <UNDEFINED> instruction: 0xf1181401
 19c:	11000001 	tstne	r0, r1
 1a0:	15010073 	strne	r0, [r1, #-115]	; 0xffffff8d
 1a4:	0001f71e 	andeq	pc, r1, lr, lsl r7	; <UNPREDICTABLE>
 1a8:	00381000 	eorseq	r1, r8, r0
 1ac:	00180000 	andseq	r0, r8, r0
 1b0:	690f0000 	stmdbvs	pc, {}	; <UNPREDICTABLE>
 1b4:	16160100 	ldrne	r0, [r6], -r0, lsl #2
 1b8:	00000038 	andeq	r0, r0, r8, lsr r0
 1bc:	00000096 	muleq	r0, r6, r0
 1c0:	00000094 	muleq	r0, r4, r0
 1c4:	12000000 	andne	r0, r0, #0, 0
 1c8:	cf040904 	svcgt	0x00040904
 1cc:	13000001 	movwne	r0, #1
 1d0:	0000be14 	andeq	fp, r0, r4, lsl lr
 1d4:	0001e000 	andeq	lr, r1, r0
 1d8:	00381500 	eorseq	r1, r8, r0, lsl #10
 1dc:	00060000 	andeq	r0, r6, r0
 1e0:	0001d005 	andeq	sp, r1, r5
 1e4:	38040900 	stmdacc	r4, {r8, fp}
 1e8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 1ec:	00003f04 	andeq	r3, r0, r4, lsl #30
 1f0:	60040900 	andvs	r0, r4, r0, lsl #18
 1f4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 1f8:	00006704 	andeq	r6, r0, r4, lsl #14
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memcpy+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memcpy+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memcpy+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <memcpy+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <memcpy+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <memcpy+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memcpy+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memcpy+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	0300050c 	movweq	r0, #1292	; 0x50c
  a0:	3b0b3a0e 	blcc	2ce8e0 <memcpy+0x2ce8e0>
  a4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  ac:	00001742 	andeq	r1, r0, r2, asr #14
  b0:	0300340d 	movweq	r3, #1037	; 0x40d
  b4:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
  b8:	000e1c19 	andeq	r1, lr, r9, lsl ip
  bc:	010b0e00 	tsteq	fp, r0, lsl #28
  c0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	0300340f 	movweq	r3, #1039	; 0x40f
  cc:	3b0b3a08 	blcc	2ce8f4 <memcpy+0x2ce8f4>
  d0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d4:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  d8:	00001742 	andeq	r1, r0, r2, asr #14
  dc:	11010b10 	tstne	r1, r0, lsl fp
  e0:	00061201 	andeq	r1, r6, r1, lsl #4
  e4:	00341100 	eorseq	r1, r4, r0, lsl #2
  e8:	0b3a0803 	bleq	e820fc <memcpy+0xe820fc>
  ec:	0b390b3b 	bleq	e42de0 <memcpy+0xe42de0>
  f0:	00001349 	andeq	r1, r0, r9, asr #6
  f4:	0b000f12 	bleq	3d44 <memcpy+0x3d44>
  f8:	1300000b 	movwne	r0, #11
  fc:	00000026 	andeq	r0, r0, r6, lsr #32
 100:	49010114 	stmdbmi	r1, {r2, r4, r8}
 104:	00130113 	andseq	r0, r3, r3, lsl r1
 108:	00211500 	eoreq	r1, r1, r0, lsl #10
 10c:	0b2f1349 	bleq	bc4e38 <memcpy+0xbc4e38>
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	001c0000 	andseq	r0, ip, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001c52 	andeq	r1, r0, r2, asr ip
  14:	00003800 	andeq	r3, r0, r0, lsl #16
  18:	f3000400 	vshl.u8	d0, d0, d0
  1c:	389f5201 	ldmcc	pc, {r0, r9, ip, lr}	; <UNPREDICTABLE>
  20:	60000000 	andvs	r0, r0, r0
  24:	01000000 	mrseq	r0, (UNDEF: 0)
  28:	00005200 	andeq	r5, r0, r0, lsl #4
	...
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	00000038 	andeq	r0, r0, r8, lsr r0
  3c:	00520001 	subseq	r0, r2, r1
  40:	00000000 	andeq	r0, r0, r0
  44:	01000000 	mrseq	r0, (UNDEF: 0)
  48:	00001c00 	andeq	r1, r0, r0, lsl #24
  4c:	00003800 	andeq	r3, r0, r0, lsl #16
  50:	50000100 	andpl	r0, r0, r0, lsl #2
	...
  5c:	001c0002 	andseq	r0, ip, r2
  60:	00380000 	eorseq	r0, r8, r0
  64:	00010000 	andeq	r0, r1, r0
  68:	00000051 	andeq	r0, r0, r1, asr r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000400 	andeq	r0, r0, r0, lsl #8
  74:	00001c00 	andeq	r1, r0, r0, lsl #24
  78:	00002000 	andeq	r2, r0, r0
  7c:	30000200 	andcc	r0, r0, r0, lsl #4
  80:	0000209f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  84:	00003800 	andeq	r3, r0, r0, lsl #16
  88:	53000100 	movwpl	r0, #256	; 0x100
	...
  94:	00380000 	eorseq	r0, r8, r0
  98:	00500000 	subseq	r0, r0, r0
  9c:	00010000 	andeq	r0, r1, r0
  a0:	00000053 	andeq	r0, r0, r3, asr r0
  a4:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000060 	andeq	r0, r0, r0, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001c5 	andeq	r0, r0, r5, asr #3
   4:	00de0003 	sbcseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memcpy+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6e6e612f 	powvsep	f6, f6, #10.0
  2c:	6f442f61 	svcvs	0x00442f61
  30:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  34:	2f73746e 	svccs	0x0073746e
  38:	6f686353 	svcvs	0x00686353
  3c:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  40:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  44:	4a2f6567 	bmi	bd95e8 <memcpy+0xbd95e8>
  48:	6f696e75 	svcvs	0x00696e75
  4c:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  50:	53432f32 	movtpl	r2, #16178	; 0x3f32
  54:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  58:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  5c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  60:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  64:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  68:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  6c:	2f006564 	svccs	0x00006564
  70:	2f727375 	svccs	0x00727375
  74:	61636f6c 	cmnvs	r3, ip, ror #30
  78:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xfffff094
  7c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  80:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  84:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  88:	61652d65 	cmnvs	r5, r5, ror #26
  8c:	392d6962 	pushcc	{r1, r5, r6, r8, fp, sp, lr}
  90:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  94:	71393130 	teqvc	r9, r0, lsr r1
  98:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  9c:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  a0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  a4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  a8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  ac:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  b0:	61652d65 	cmnvs	r5, r5, ror #26
  b4:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  b8:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  bc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  c0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  c4:	656d0000 	strbvs	r0, [sp, #-0]!
  c8:	7970636d 	ldmdbvc	r0!, {r0, r2, r3, r5, r6, r8, r9, sp, lr}^
  cc:	0100632e 	tsteq	r0, lr, lsr #6
  d0:	70720000 	rsbsvc	r0, r2, r0
  d4:	00682e69 	rsbeq	r2, r8, r9, ror #28
  d8:	73000002 	movwvc	r0, #2
  dc:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
  e0:	00682e66 	rsbeq	r2, r8, r6, ror #28
  e4:	00000003 	andeq	r0, r0, r3
  e8:	05003905 	streq	r3, [r0, #-2309]	; 0xfffff6fb
  ec:	00000002 	andeq	r0, r0, r2
  f0:	05051700 	streq	r1, [r5, #-1792]	; 0xfffff900
  f4:	06070517 			; <UNDEFINED> instruction: 0x06070517
  f8:	00160501 	andseq	r0, r6, r1, lsl #10
  fc:	4a010402 	bmi	4110c <memcpy+0x4110c>
 100:	02002705 	andeq	r2, r0, #1310720	; 0x140000
 104:	054a0204 	strbeq	r0, [sl, #-516]	; 0xfffffdfc
 108:	04020009 	streq	r0, [r2], #-9
 10c:	004b0602 	subeq	r0, fp, r2, lsl #12
 110:	01020402 	tsteq	r2, r2, lsl #8
 114:	02040200 	andeq	r0, r4, #0, 4
 118:	04020001 	streq	r0, [r2], #-1
 11c:	02000102 	andeq	r0, r0, #-2147483648	; 0x80000000
 120:	05130204 	ldreq	r0, [r3, #-516]	; 0xfffffdfc
 124:	04020012 	streq	r0, [r2], #-18	; 0xffffffee
 128:	05010602 	streq	r0, [r1, #-1538]	; 0xfffff9fe
 12c:	04020009 	streq	r0, [r2], #-9
 130:	002f0602 	eoreq	r0, pc, r2, lsl #12
 134:	13020402 	movwne	r0, #9218	; 0x2402
 138:	02040200 	andeq	r0, r4, #0, 4
 13c:	000d0514 	andeq	r0, sp, r4, lsl r5
 140:	01020402 	tsteq	r2, r2, lsl #8
 144:	02000905 	andeq	r0, r0, #81920	; 0x14000
 148:	01060204 	tsteq	r6, r4, lsl #4
 14c:	02000d05 	andeq	r0, r0, #320	; 0x140
 150:	2f060304 	svccs	0x00060304
 154:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
 158:	01060304 	tsteq	r6, r4, lsl #6
 15c:	02001205 	andeq	r1, r0, #1342177280	; 0x50000000
 160:	052e0304 	streq	r0, [lr, #-772]!	; 0xfffffcfc
 164:	04020024 	streq	r0, [r2], #-36	; 0xffffffdc
 168:	052d0603 	streq	r0, [sp, #-1539]!	; 0xfffff9fd
 16c:	04020025 	streq	r0, [r2], #-37	; 0xffffffdb
 170:	05010603 	streq	r0, [r1, #-1539]	; 0xfffff9fd
 174:	0402001d 	streq	r0, [r2], #-29	; 0xffffffe3
 178:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
 17c:	04020009 	streq	r0, [r2], #-9
 180:	00010601 	andeq	r0, r1, r1, lsl #12
 184:	66010402 	strvs	r0, [r1], -r2, lsl #8
 188:	02000d05 	andeq	r0, r0, #320	; 0x140
 18c:	18060304 	stmdane	r6, {r2, r8, r9}
 190:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
 194:	01060304 	tsteq	r6, r4, lsl #6
 198:	02001205 	andeq	r1, r0, #1342177280	; 0x50000000
 19c:	052e0304 	streq	r0, [lr, #-772]!	; 0xfffffcfc
 1a0:	04020029 	streq	r0, [r2], #-41	; 0xffffffd7
 1a4:	052d0603 	streq	r0, [sp, #-1539]!	; 0xfffff9fd
 1a8:	0402002a 	streq	r0, [r2], #-42	; 0xffffffd6
 1ac:	05010603 	streq	r0, [r1, #-1539]	; 0xfffff9fd
 1b0:	0402001d 	streq	r0, [r2], #-29	; 0xffffffe3
 1b4:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
 1b8:	04020009 	streq	r0, [r2], #-9
 1bc:	00010601 	andeq	r0, r1, r1, lsl #12
 1c0:	66010402 	strvs	r0, [r1], -r2, lsl #8
 1c4:	01000802 	tsteq	r0, r2, lsl #16
 1c8:	Address 0x00000000000001c8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
   8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
   c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  10:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  14:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  18:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  1c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  20:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  24:	7300746e 	movwvc	r7, #1134	; 0x46e
  28:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  2c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	5f5f0074 	svcpl	0x005f0074
  3c:	434e5546 	movtmi	r5, #58694	; 0xe546
  40:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  44:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	00746e69 	rsbseq	r6, r4, r9, ror #28
  54:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  58:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  5c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  60:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  64:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  68:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  6c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  70:	656d2f63 	strbvs	r2, [sp, #-3939]!	; 0xfffff09d
  74:	7970636d 	ldmdbvc	r0!, {r0, r2, r3, r5, r6, r8, r9, sp, lr}^
  78:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
  7c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  80:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  84:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  88:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  8c:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  90:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  94:	73552f00 	cmpvc	r5, #0, 30
  98:	2f737265 	svccs	0x00737265
  9c:	616e6e61 	cmnvs	lr, r1, ror #28
  a0:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  a4:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  a8:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  ac:	6f6f6863 	svcvs	0x006f6863
  b0:	6f432f6c 	svcvs	0x00432f6c
  b4:	67656c6c 	strbvs	r6, [r5, -ip, ror #24]!
  b8:	754a2f65 	strbvc	r2, [sl, #-3941]	; 0xfffff09b
  bc:	726f696e 	rsbvc	r6, pc, #1802240	; 0x1b8000
  c0:	3232532f 	eorscc	r5, r2, #-1140850688	; 0xbc000000
  c4:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
  c8:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
  cc:	63796d2f 	cmnvs	r9, #3008	; 0xbc0
  d0:	2f65646f 	svccs	0x0065646f
  d4:	7062696c 	rsbvc	r6, r2, ip, ror #18
  d8:	68630069 	stmdavs	r3!, {r0, r3, r5, r6}^
  dc:	6d007261 	sfmvs	f7, 4, [r0, #-388]	; 0xfffffe7c
  e0:	70636d65 	rsbvc	r6, r3, r5, ror #26
  e4:	68730079 	ldmdavs	r3!, {r0, r3, r4, r5, r6}^
  e8:	2074726f 	rsbscs	r7, r4, pc, ror #4
  ec:	00746e69 	rsbseq	r6, r4, r9, ror #28
  f0:	6b747570 	blvs	1d1d6b8 <memcpy+0x1d1d6b8>
  f4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  f8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  fc:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 100:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 104:	61686320 	cmnvs	r8, r0, lsr #6
 108:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 10c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 110:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 114:	20312e32 	eorscs	r2, r1, r2, lsr lr
 118:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 11c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 120:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 124:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 128:	5b202965 	blpl	80a6c4 <memcpy+0x80a6c4>
 12c:	2f4d5241 	svccs	0x004d5241
 130:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 134:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 138:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 13c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 140:	6f697369 	svcvs	0x00697369
 144:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 148:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 14c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 150:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 154:	316d7261 	cmncc	sp, r1, ror #4
 158:	6a363731 	bvs	d8de24 <memcpy+0xd8de24>
 15c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 160:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 164:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 168:	316d7261 	cmncc	sp, r1, ror #4
 16c:	6a363731 	bvs	d8de38 <memcpy+0xd8de38>
 170:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 174:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 178:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 17c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 180:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 184:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 188:	206d7261 	rsbcs	r7, sp, r1, ror #4
 18c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 190:	613d6863 	teqvs	sp, r3, ror #16
 194:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 198:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 19c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1a0:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1a4:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1a8:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1ac:	20393975 	eorscs	r3, r9, r5, ror r9
 1b0:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1b4:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1b8:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1bc:	6e00676e 	cdpvs	7, 0, cr6, cr0, cr14, {3}
 1c0:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
 1c4:	Address 0x00000000000001c4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memcpy+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000060 	andeq	r0, r0, r0, rrx

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memcpy+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memcpy+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memiszero.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memiszero>:
   0:	e3a03000 	mov	r3, #0, 0
   4:	e1530001 	cmp	r3, r1
   8:	2a000004 	bcs	20 <memiszero+0x20>
   c:	e7d02003 	ldrb	r2, [r0, r3]
  10:	e3520000 	cmp	r2, #0, 0
  14:	1a000003 	bne	28 <memiszero+0x28>
  18:	e2833001 	add	r3, r3, #1, 0
  1c:	eafffff8 	b	4 <memiszero+0x4>
  20:	e3a00001 	mov	r0, #1, 0
  24:	e12fff1e 	bx	lr
  28:	e3a00000 	mov	r0, #0, 0
  2c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000127 	andeq	r0, r0, r7, lsr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000fc 	strdeq	r0, [r0], -ip
  10:	00000e0c 	andeq	r0, r0, ip, lsl #28
  14:	00008e00 	andeq	r8, r0, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003000 	andeq	r3, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	46070403 	strmi	r0, [r7], -r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	00f00601 	rscseq	r0, r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000d805 	andeq	sp, r0, r5, lsl #16
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000e7 	andeq	r0, r0, r7, ror #1
  48:	74050803 	strvc	r0, [r5], #-2051	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003307 	andeq	r3, r0, r7, lsl #6
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000021 	andeq	r0, r0, r1, lsr #32
  64:	53070803 	movwpl	r0, #30723	; 0x7803
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	82060000 	andhi	r0, r6, #0, 0
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000d3 	ldrdeq	r0, [r0], -r3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00e20600 	rsceq	r0, r2, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000006a 	andeq	r0, r0, sl, rrx
  c4:	25050301 	strcs	r0, [r5, #-769]	; 0xfffffcff
  c8:	00000000 	andeq	r0, r0, r0
  cc:	30000000 	andcc	r0, r0, r0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001239c 	muleq	r1, ip, r3
  d8:	705f0a00 	subsvc	r0, pc, r0, lsl #20
  dc:	1b030100 	blne	c04e4 <memiszero+0xc04e4>
  e0:	00000123 	andeq	r0, r0, r3, lsr #2
  e4:	00000008 	andeq	r0, r0, r8
  e8:	00000000 	andeq	r0, r0, r0
  ec:	01006e0b 	tsteq	r0, fp, lsl #28
  f0:	002c2803 	eoreq	r2, ip, r3, lsl #16
  f4:	51010000 	mrspl	r0, (UNDEF: 1)
  f8:	0100700c 	tsteq	r0, ip
  fc:	009b1104 	addseq	r1, fp, r4, lsl #2
 100:	004a0000 	subeq	r0, sl, r0
 104:	00420000 	subeq	r0, r2, r0
 108:	000d0000 	andeq	r0, sp, r0
 10c:	0c000000 	stceq	0, cr0, [r0], {-0}
 110:	05010069 	streq	r0, [r1, #-105]	; 0xffffff97
 114:	0000250d 	andeq	r2, r0, sp, lsl #10
 118:	00008800 	andeq	r8, r0, r0, lsl #16
 11c:	00008400 	andeq	r8, r0, r0, lsl #8
 120:	07000000 	streq	r0, [r0, -r0]
 124:	00012904 	andeq	r2, r1, r4, lsl #18
 128:	Address 0x0000000000000128 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memiszero+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <memiszero+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <memiszero+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <memiszero+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
  90:	0300050b 	movweq	r0, #1291	; 0x50b
  94:	3b0b3a08 	blcc	2ce8bc <memiszero+0x2ce8bc>
  98:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  9c:	00180213 	andseq	r0, r8, r3, lsl r2
  a0:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a4:	0b3a0803 	bleq	e820b8 <memiszero+0xe820b8>
  a8:	0b390b3b 	bleq	e42d9c <memiszero+0xe42d9c>
  ac:	17021349 	strne	r1, [r2, -r9, asr #6]
  b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  b4:	010b0d00 	tsteq	fp, r0, lsl #26
  b8:	00001755 	andeq	r1, r0, r5, asr r7
  bc:	0000260e 	andeq	r2, r0, lr, lsl #12
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	24500001 	ldrbcs	r0, [r0], #-1
  14:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0000289f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  24:	00002c00 	andeq	r2, r0, r0, lsl #24
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	0000002c 	andeq	r0, r0, ip, lsr #32
  30:	00000030 	andeq	r0, r0, r0, lsr r0
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f50 	andeq	r9, r0, r0, asr pc
  3c:	00000000 	andeq	r0, r0, r0
  40:	00020000 	andeq	r0, r2, r0
	...
  4c:	00240000 	eoreq	r0, r4, r0
  50:	00010000 	andeq	r0, r1, r0
  54:	00002450 	andeq	r2, r0, r0, asr r4
  58:	00002800 	andeq	r2, r0, r0, lsl #16
  5c:	f3000400 	vshl.u8	d0, d0, d0
  60:	289f5001 	ldmcs	pc, {r0, ip, lr}	; <UNPREDICTABLE>
  64:	2c000000 	stccs	0, cr0, [r0], {-0}
  68:	01000000 	mrseq	r0, (UNDEF: 0)
  6c:	002c5000 	eoreq	r5, ip, r0
  70:	00300000 	eorseq	r0, r0, r0
  74:	00040000 	andeq	r0, r4, r0
  78:	9f5001f3 	svcls	0x005001f3
	...
  84:	00000004 	andeq	r0, r0, r4
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000004 	andeq	r0, r0, r4
  90:	9f300002 	svcls	0x00300002
  94:	00000004 	andeq	r0, r0, r4
  98:	00000030 	andeq	r0, r0, r0, lsr r0
  9c:	00530001 	subseq	r0, r3, r1
  a0:	00000000 	andeq	r0, r0, r0
  a4:	Address 0x00000000000000a4 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000030 	andeq	r0, r0, r0, lsr r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000020 	andeq	r0, r0, r0, lsr #32
   8:	00000024 	andeq	r0, r0, r4, lsr #32
   c:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   4:	007f0003 	rsbseq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memiszero+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6e6e612f 	powvsep	f6, f6, #10.0
  2c:	6f442f61 	svcvs	0x00442f61
  30:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  34:	2f73746e 	svccs	0x0073746e
  38:	6f686353 	svcvs	0x00686353
  3c:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  40:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  44:	4a2f6567 	bmi	bd95e8 <memiszero+0xbd95e8>
  48:	6f696e75 	svcvs	0x00696e75
  4c:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  50:	53432f32 	movtpl	r2, #16178	; 0x3f32
  54:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  58:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  5c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  60:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  64:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  68:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  6c:	00006564 	andeq	r6, r0, r4, ror #10
  70:	696d656d 	stmdbvs	sp!, {r0, r2, r3, r5, r6, r8, sl, sp, lr}^
  74:	72657a73 	rsbvc	r7, r5, #471040	; 0x73000
  78:	00632e6f 	rsbeq	r2, r3, pc, ror #28
  7c:	72000001 	andvc	r0, r0, #1, 0
  80:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  84:	00000200 	andeq	r0, r0, r0, lsl #4
  88:	002b0500 	eoreq	r0, fp, r0, lsl #10
  8c:	00000205 	andeq	r0, r0, r5, lsl #4
  90:	05140000 	ldreq	r0, [r4, #-0]
  94:	05131305 	ldreq	r1, [r3, #-773]	; 0xfffffcfb
  98:	0d050109 	stfeqs	f0, [r5, #-36]	; 0xffffffdc
  9c:	14050106 	strne	r0, [r5], #-262	; 0xfffffefa
  a0:	01040200 	mrseq	r0, R12_usr
  a4:	05052e06 	streq	r2, [r5, #-3590]	; 0xfffff1fa
  a8:	01040200 	mrseq	r0, R12_usr
  ac:	09050106 	stmdbeq	r5, {r1, r2, r8}
  b0:	0d054b06 	vstreq	d4, [r5, #-24]	; 0xffffffe8
  b4:	0b050106 	bleq	1404d4 <memiszero+0x1404d4>
  b8:	001b052e 	andseq	r0, fp, lr, lsr #10
  bc:	06020402 	streq	r0, [r2], -r2, lsl #8
  c0:	001c0549 	andseq	r0, ip, r9, asr #10
  c4:	06020402 	streq	r0, [r2], -r2, lsl #8
  c8:	04020001 	streq	r0, [r2], #-1
  cc:	02002e02 	andeq	r2, r0, #2, 28
  d0:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
  d4:	052e150c 	streq	r1, [lr, #-1292]!	; 0xfffffaf4
  d8:	052e2d14 	streq	r2, [lr, #-3348]!	; 0xfffff2ec
  dc:	02021401 	andeq	r1, r2, #16777216	; 0x1000000
  e0:	Address 0x00000000000000e0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	2f2e0072 	svccs	0x002e0072
  10:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  14:	6d656d2f 	stclvs	13, cr6, [r5, #-188]!	; 0xffffff44
  18:	657a7369 	ldrbvs	r7, [sl, #-873]!	; 0xfffffc97
  1c:	632e6f72 			; <UNDEFINED> instruction: 0x632e6f72
  20:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  24:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	7300746e 	movwvc	r7, #1134	; 0x46e
  34:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  38:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  3c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  40:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  44:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  48:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  4c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  50:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  54:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  58:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  5c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	656d0074 	strbvs	r0, [sp, #-116]!	; 0xffffff8c
  6c:	7a73696d 	bvc	1cda628 <memiszero+0x1cda628>
  70:	006f7265 	rsbeq	r7, pc, r5, ror #4
  74:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  78:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  7c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  80:	70720074 	rsbsvc	r0, r2, r4, ror r0
  84:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  88:	61686374 	smcvs	34356	; 0x8634
  8c:	552f0072 	strpl	r0, [pc, #-114]!	; 22 <.debug_str+0x22>
  90:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  94:	6e6e612f 	powvsep	f6, f6, #10.0
  98:	6f442f61 	svcvs	0x00442f61
  9c:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  a0:	2f73746e 	svccs	0x0073746e
  a4:	6f686353 	svcvs	0x00686353
  a8:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  ac:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  b0:	4a2f6567 	bmi	bd9654 <memiszero+0xbd9654>
  b4:	6f696e75 	svcvs	0x00696e75
  b8:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  bc:	53432f32 	movtpl	r2, #16178	; 0x3f32
  c0:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  c4:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  c8:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  cc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  d0:	63006970 	movwvs	r6, #2416	; 0x970
  d4:	00726168 	rsbseq	r6, r2, r8, ror #2
  d8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  dc:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  e0:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  e4:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  e8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  ec:	00746e69 	rsbseq	r6, r4, r9, ror #28
  f0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  f4:	63206465 			; <UNDEFINED> instruction: 0x63206465
  f8:	00726168 	rsbseq	r6, r2, r8, ror #2
  fc:	20554e47 	subscs	r4, r5, r7, asr #28
 100:	20393943 	eorscs	r3, r9, r3, asr #18
 104:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 108:	30322031 	eorscc	r2, r2, r1, lsr r0
 10c:	30313931 	eorscc	r3, r1, r1, lsr r9
 110:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 114:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 118:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 11c:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 120:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 124:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 128:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 12c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 130:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 134:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 138:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 13c:	205d3939 	subscs	r3, sp, r9, lsr r9
 140:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 144:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 148:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 14c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 150:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 154:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 158:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 15c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 160:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 164:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 168:	6f6c666d 	svcvs	0x006c666d
 16c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 170:	733d6962 	teqvc	sp, #1605632	; 0x188000
 174:	2074666f 	rsbscs	r6, r4, pc, ror #12
 178:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 17c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 180:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 184:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 188:	7a6b3676 	bvc	1acdb68 <memiszero+0x1acdb68>
 18c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 190:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 194:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 198:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 19c:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1a0:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1a4:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1a8:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1ac:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memiszero+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memiszero+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memiszero+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memmove.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memmove>:
   0:	e1500001 	cmp	r0, r1
   4:	012fff1e 	bxeq	lr
   8:	3a00000a 	bcc	38 <memmove+0x38>
   c:	e242c001 	sub	ip, r2, #1, 0
  10:	e080300c 	add	r3, r0, ip
  14:	e081100c 	add	r1, r1, ip
  18:	ea00000b 	b	4c <memmove+0x4c>
  1c:	e4d12001 	ldrb	r2, [r1], #1
  20:	e4c32001 	strb	r2, [r3], #1
  24:	e1a0200c 	mov	r2, ip
  28:	e242c001 	sub	ip, r2, #1, 0
  2c:	e3520000 	cmp	r2, #0, 0
  30:	1afffff9 	bne	1c <memmove+0x1c>
  34:	e12fff1e 	bx	lr
  38:	e1a03000 	mov	r3, r0
  3c:	eafffff9 	b	28 <memmove+0x28>
  40:	e4512001 	ldrb	r2, [r1], #-1
  44:	e4432001 	strb	r2, [r3], #-1
  48:	e1a0200c 	mov	r2, ip
  4c:	e242c001 	sub	ip, r2, #1, 0
  50:	e3520000 	cmp	r2, #0, 0
  54:	1afffff9 	bne	40 <memmove+0x40>
  58:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000014c 	andeq	r0, r0, ip, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000f4 	strdeq	r0, [r0], -r4
  10:	0001a90c 	andeq	sl, r1, ip, lsl #18
  14:	00008000 	andeq	r8, r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00005c00 	andeq	r5, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000803 	andeq	r0, r0, r3, lsl #16
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	42070404 	andmi	r0, r7, #4, 8	; 0x4000000
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00e80601 	rsceq	r0, r8, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000d005 	andeq	sp, r0, r5
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  54:	66050804 	strvs	r0, [r5], -r4, lsl #16
  58:	04000000 	streq	r0, [r0], #-0
  5c:	000f0801 	andeq	r0, pc, r1, lsl #16
  60:	02040000 	andeq	r0, r4, #0, 0
  64:	00002f07 	andeq	r2, r0, r7, lsl #30
  68:	07040400 	streq	r0, [r4, -r0, lsl #8]
  6c:	0000001d 	andeq	r0, r0, sp, lsl r0
  70:	4f070804 	svcmi	0x00070804
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	74070000 	strvc	r0, [r7], #-0
  88:	02000000 	andeq	r0, r0, #0, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010400 	stmdaeq	r1, {sl}
  b0:	000000c5 	andeq	r0, r0, r5, asr #1
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	00da0700 	sbcseq	r0, sl, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000000 	andeq	r0, r0, r0
  d0:	40070301 	andmi	r0, r7, r1, lsl #6
  d4:	00000001 	andeq	r0, r0, r1
  d8:	5c000000 	stcpl	0, cr0, [r0], {-0}
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	0001409c 	muleq	r1, ip, r0
  e4:	73640b00 	cmnvc	r4, #0, 22
  e8:	03010074 	movweq	r0, #4212	; 0x1074
  ec:	00014015 	andeq	r4, r1, r5, lsl r0
  f0:	0c500100 	ldfeqe	f0, [r0], {-0}
  f4:	00637273 	rsbeq	r7, r3, r3, ror r2
  f8:	42260301 	eormi	r0, r6, #67108864	; 0x4000000
  fc:	08000001 	stmdaeq	r0, {r0}
 100:	00000000 	andeq	r0, r0, r0
 104:	0d000000 	stceq	0, cr0, [r0, #-0]
 108:	000000ca 	andeq	r0, r0, sl, asr #1
 10c:	2c320301 	ldccs	3, cr0, [r2], #-4
 110:	52000000 	andpl	r0, r0, #0, 0
 114:	42000000 	andmi	r0, r0, #0, 0
 118:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 11c:	04010061 	streq	r0, [r1], #-97	; 0xffffff9f
 120:	00014909 	andeq	r4, r1, r9, lsl #18
 124:	0000c200 	andeq	ip, r0, r0, lsl #4
 128:	0000b200 	andeq	fp, r0, r0, lsl #4
 12c:	00620e00 	rsbeq	r0, r2, r0, lsl #28
 130:	a70f0501 	strge	r0, [pc, -r1, lsl #10]
 134:	30000000 	andcc	r0, r0, r0
 138:	26000001 	strcs	r0, [r0], -r1
 13c:	00000001 	andeq	r0, r0, r1
 140:	0408040f 	streq	r0, [r8], #-1039	; 0xfffffbf1
 144:	00000148 	andeq	r0, r0, r8, asr #2
 148:	ad040810 	stcge	8, cr0, [r4, #-64]	; 0xffffffc0
 14c:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memmove+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memmove+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memmove+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <memmove+0x380c54>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memmove+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <.debug_abbrev+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memmove+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	0300050c 	movweq	r0, #1292	; 0x50c
  a0:	3b0b3a08 	blcc	2ce8c8 <memmove+0x2ce8c8>
  a4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  ac:	00001742 	andeq	r1, r0, r2, asr #14
  b0:	0300050d 	movweq	r0, #1293	; 0x50d
  b4:	3b0b3a0e 	blcc	2ce8f4 <memmove+0x2ce8f4>
  b8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  bc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c0:	00001742 	andeq	r1, r0, r2, asr #14
  c4:	0300340e 	movweq	r3, #1038	; 0x40e
  c8:	3b0b3a08 	blcc	2ce8f0 <memmove+0x2ce8f0>
  cc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d0:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  d4:	00001742 	andeq	r1, r0, r2, asr #14
  d8:	0b000f0f 	bleq	3d1c <memmove+0x3d1c>
  dc:	1000000b 	andne	r0, r0, fp
  e0:	00000026 	andeq	r0, r0, r6, lsr #32
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   c:	00000018 	andeq	r0, r0, r8, lsl r0
  10:	18510001 	ldmdane	r1, {r0}^
  14:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  20:	0000389f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  24:	00004000 	andeq	r4, r0, r0
  28:	51000100 	mrspl	r0, (UNDEF: 16)
  2c:	00000040 	andeq	r0, r0, r0, asr #32
  30:	0000005c 	andeq	r0, r0, ip, asr r0
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f51 	andeq	r9, r0, r1, asr pc
	...
  54:	001c0000 	andseq	r0, ip, r0
  58:	00010000 	andeq	r0, r1, r0
  5c:	00001c52 	andeq	r1, r0, r2, asr ip
  60:	00002800 	andeq	r2, r0, r0, lsl #16
  64:	5c000100 	stfpls	f0, [r0], {-0}
  68:	00000028 	andeq	r0, r0, r8, lsr #32
  6c:	0000002c 	andeq	r0, r0, ip, lsr #32
  70:	2c520001 	mrrccs	0, 0, r0, r2, cr1
  74:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
  78:	01000000 	mrseq	r0, (UNDEF: 0)
  7c:	00385c00 	eorseq	r5, r8, r0, lsl #24
  80:	00400000 	subeq	r0, r0, r0
  84:	00010000 	andeq	r0, r1, r0
  88:	00004052 	andeq	r4, r0, r2, asr r0
  8c:	00004c00 	andeq	r4, r0, r0, lsl #24
  90:	5c000100 	stfpls	f0, [r0], {-0}
  94:	0000004c 	andeq	r0, r0, ip, asr #32
  98:	00000050 	andeq	r0, r0, r0, asr r0
  9c:	50520001 	subspl	r0, r2, r1
  a0:	5c000000 	stcpl	0, cr0, [r0], {-0}
  a4:	01000000 	mrseq	r0, (UNDEF: 0)
  a8:	00005c00 	andeq	r5, r0, r0, lsl #24
  ac:	00000000 	andeq	r0, r0, r0
  b0:	00020000 	andeq	r0, r2, r0
  b4:	00010100 	andeq	r0, r1, r0, lsl #2
  b8:	00000000 	andeq	r0, r0, r0
  bc:	00010100 	andeq	r0, r1, r0, lsl #2
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00140000 	andseq	r0, r4, r0
  c8:	00010000 	andeq	r0, r1, r0
  cc:	00001450 	andeq	r1, r0, r0, asr r4
  d0:	00001c00 	andeq	r1, r0, r0, lsl #24
  d4:	53000100 	movwpl	r0, #256	; 0x100
  d8:	0000001c 	andeq	r0, r0, ip, lsl r0
  dc:	00000024 	andeq	r0, r0, r4, lsr #32
  e0:	01730003 	cmneq	r3, r3
  e4:	0000249f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  e8:	00003800 	andeq	r3, r0, r0, lsl #16
  ec:	53000100 	movwpl	r0, #256	; 0x100
  f0:	00000038 	andeq	r0, r0, r8, lsr r0
  f4:	00000040 	andeq	r0, r0, r0, asr #32
  f8:	40500001 	subsmi	r0, r0, r1
  fc:	40000000 	andmi	r0, r0, r0
 100:	01000000 	mrseq	r0, (UNDEF: 0)
 104:	00405300 	subeq	r5, r0, r0, lsl #6
 108:	00480000 	subeq	r0, r8, r0
 10c:	00030000 	andeq	r0, r3, r0
 110:	489f7f73 	ldmmi	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
 114:	5c000000 	stcpl	0, cr0, [r0], {-0}
 118:	01000000 	mrseq	r0, (UNDEF: 0)
 11c:	00005300 	andeq	r5, r0, r0, lsl #6
 120:	00000000 	andeq	r0, r0, r0
 124:	01030000 	mrseq	r0, (UNDEF: 3)
 128:	01000001 	tsteq	r0, r1
 12c:	00000001 	andeq	r0, r0, r1
 130:	00000000 	andeq	r0, r0, r0
 134:	0000001c 	andeq	r0, r0, ip, lsl r0
 138:	1c510001 	mrrcne	0, 0, r0, r1, cr1
 13c:	20000000 	andcs	r0, r0, r0
 140:	03000000 	movweq	r0, #0
 144:	9f017100 	svcls	0x00017100
 148:	00000020 	andeq	r0, r0, r0, lsr #32
 14c:	00000040 	andeq	r0, r0, r0, asr #32
 150:	40510001 	subsmi	r0, r1, r1
 154:	44000000 	strmi	r0, [r0], #-0
 158:	03000000 	movweq	r0, #0
 15c:	9f7f7100 	svcls	0x007f7100
 160:	00000044 	andeq	r0, r0, r4, asr #32
 164:	0000005c 	andeq	r0, r0, ip, asr r0
 168:	00510001 	subseq	r0, r1, r1
 16c:	00000000 	andeq	r0, r0, r0
 170:	Address 0x0000000000000170 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000198 	muleq	r0, r8, r1
   4:	00df0003 	sbcseq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memmove+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6e6e612f 	powvsep	f6, f6, #10.0
  2c:	6f442f61 	svcvs	0x00442f61
  30:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  34:	2f73746e 	svccs	0x0073746e
  38:	6f686353 	svcvs	0x00686353
  3c:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  40:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  44:	4a2f6567 	bmi	bd95e8 <memmove+0xbd95e8>
  48:	6f696e75 	svcvs	0x00696e75
  4c:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  50:	53432f32 	movtpl	r2, #16178	; 0x3f32
  54:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  58:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  5c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  60:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  64:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  68:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  6c:	2f006564 	svccs	0x00006564
  70:	2f727375 	svccs	0x00727375
  74:	61636f6c 	cmnvs	r3, ip, ror #30
  78:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xfffff094
  7c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  80:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  84:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  88:	61652d65 	cmnvs	r5, r5, ror #26
  8c:	392d6962 	pushcc	{r1, r5, r6, r8, fp, sp, lr}
  90:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  94:	71393130 	teqvc	r9, r0, lsr r1
  98:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  9c:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  a0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  a4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  a8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  ac:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  b0:	61652d65 	cmnvs	r5, r5, ror #26
  b4:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  b8:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  bc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  c0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  c4:	656d0000 	strbvs	r0, [sp, #-0]!
  c8:	766f6d6d 	strbtvc	r6, [pc], -sp, ror #26
  cc:	00632e65 	rsbeq	r2, r3, r5, ror #28
  d0:	72000001 	andvc	r0, r0, #1, 0
  d4:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  d8:	00000200 	andeq	r0, r0, r0, lsl #4
  dc:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
  e0:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
  e4:	00000300 	andeq	r0, r0, r0, lsl #6
  e8:	00390500 	eorseq	r0, r9, r0, lsl #10
  ec:	00000205 	andeq	r0, r0, r5, lsl #4
  f0:	05140000 	ldreq	r0, [r4, #-0]
  f4:	14131303 	ldrne	r1, [r3], #-771	; 0xfffffcfd
  f8:	01060605 	tsteq	r6, r5, lsl #12
  fc:	4d060305 	stcmi	3, cr0, [r6, #-20]	; 0xffffffec
 100:	01060605 	tsteq	r6, r5, lsl #12
 104:	31060505 	tstcc	r6, r5, lsl #10
 108:	01060605 	tsteq	r6, r5, lsl #12
 10c:	4b060505 	blmi	181528 <memmove+0x181528>
 110:	01060605 	tsteq	r6, r5, lsl #12
 114:	2f060505 	svccs	0x00060505
 118:	01060b05 	tsteq	r6, r5, lsl #22
 11c:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
 120:	2a060204 	bcs	180938 <memmove+0x180938>
 124:	02001c05 	andeq	r1, r0, #1280	; 0x500
 128:	01060204 	tsteq	r6, r4, lsl #4
 12c:	02001a05 	andeq	r1, r0, #20480	; 0x5000
 130:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
 134:	04020011 	streq	r0, [r2], #-17	; 0xffffffef
 138:	0b052e02 	bleq	14b948 <memmove+0x14b948>
 13c:	01040200 	mrseq	r0, R12_usr
 140:	11052e06 	tstne	r5, r6, lsl #28
 144:	01040200 	mrseq	r0, R12_usr
 148:	0b050106 	bleq	140568 <memmove+0x140568>
 14c:	01040200 	mrseq	r0, R12_usr
 150:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 154:	09054a01 	stmdbeq	r5, {r0, r9, fp, lr}
 158:	052e7903 	streq	r7, [lr, #-2307]!	; 0xfffff6fd
 15c:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
 160:	0b030602 	bleq	c1970 <memmove+0xc1970>
 164:	001c054a 	andseq	r0, ip, sl, asr #10
 168:	06020402 	streq	r0, [r2], -r2, lsl #8
 16c:	001a0501 	andseq	r0, sl, r1, lsl #10
 170:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 174:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
 178:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
 17c:	0402000b 	streq	r0, [r2], #-11
 180:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
 184:	04020011 	streq	r0, [r2], #-17	; 0xffffffef
 188:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 18c:	0402000b 	streq	r0, [r2], #-11
 190:	02002e01 	andeq	r2, r0, #1, 28
 194:	024a0104 	subeq	r0, sl, #1
 198:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6d6d656d 	cfstr64vs	mvdx6, [sp, #-436]!	; 0xfffffe4c
   4:	0065766f 	rsbeq	r7, r5, pc, ror #12
   8:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   c:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
  10:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  14:	2064656e 	rsbcs	r6, r4, lr, ror #10
  18:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  1c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  20:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  24:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  28:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  2c:	7300746e 	movwvc	r7, #1134	; 0x46e
  30:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  34:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  38:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  3c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  40:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  44:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  48:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  4c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  50:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  54:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  58:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  5c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  60:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  64:	6f6c0074 	svcvs	0x006c0074
  68:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  6c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  70:	00746e69 	rsbseq	r6, r4, r9, ror #28
  74:	5f697072 	svcpl	0x00697072
  78:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  7c:	00726168 	rsbseq	r6, r2, r8, ror #2
  80:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  84:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  88:	2f616e6e 	svccs	0x00616e6e
  8c:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  90:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  94:	63532f73 	cmpvs	r3, #460	; 0x1cc
  98:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; ffffff00 <memmove+0xffffff00>
  9c:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; ffffffe8 <memmove+0xffffffe8>
  a0:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
  a4:	6e754a2f 	vaddvs.f32	s9, s10, s31
  a8:	2f726f69 	svccs	0x00726f69
  ac:	2f323253 	svccs	0x00323253
  b0:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
  b4:	2f584c30 	svccs	0x00584c30
  b8:	6f63796d 	svcvs	0x0063796d
  bc:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; ffffff34 <memmove+0xffffff34>
  c0:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  c4:	61686300 	cmnvs	r8, r0, lsl #6
  c8:	6f630072 	svcvs	0x00630072
  cc:	00746e75 	rsbseq	r6, r4, r5, ror lr
  d0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  d4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  d8:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  dc:	6c006b74 			; <UNDEFINED> instruction: 0x6c006b74
  e0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  e8:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  ec:	63206465 			; <UNDEFINED> instruction: 0x63206465
  f0:	00726168 	rsbseq	r6, r2, r8, ror #2
  f4:	20554e47 	subscs	r4, r5, r7, asr #28
  f8:	20393943 	eorscs	r3, r9, r3, asr #18
  fc:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 100:	30322031 	eorscc	r2, r2, r1, lsr r0
 104:	30313931 	eorscc	r3, r1, r1, lsr r9
 108:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 10c:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 110:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 114:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 118:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 11c:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 120:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 124:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 128:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 12c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 130:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 134:	205d3939 	subscs	r3, sp, r9, lsr r9
 138:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 13c:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 140:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 144:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 148:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 14c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 150:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 154:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 158:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 15c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 160:	6f6c666d 	svcvs	0x006c666d
 164:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 168:	733d6962 	teqvc	sp, #1605632	; 0x188000
 16c:	2074666f 	rsbscs	r6, r4, pc, ror #12
 170:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 174:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 178:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 17c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 180:	7a6b3676 	bvc	1acdb60 <memmove+0x1acdb60>
 184:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 188:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 18c:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 190:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 194:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 198:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 19c:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1a0:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1a4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1a8:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 1b0 <.debug_str+0x1b0>
 1ac:	2f636269 	svccs	0x00636269
 1b0:	6d6d656d 	cfstr64vs	mvdx6, [sp, #-436]!	; 0xfffffe4c
 1b4:	2e65766f 	cdpcs	6, 6, cr7, cr5, cr15, {3}
 1b8:	Address 0x00000000000001b8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memmove+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000005c 	andeq	r0, r0, ip, asr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memmove+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memmove+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


memset.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <memset>:
   0:	e0802002 	add	r2, r0, r2
   4:	e1a03000 	mov	r3, r0
   8:	e1530002 	cmp	r3, r2
   c:	212fff1e 	bxcs	lr
  10:	e4c31001 	strb	r1, [r3], #1
  14:	eafffffb 	b	8 <memset+0x8>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000013a 	andeq	r0, r0, sl, lsr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000fd 	strdeq	r0, [r0], -sp
  10:	0000410c 	andeq	r4, r0, ip, lsl #2
  14:	00008f00 	andeq	r8, r0, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001800 	andeq	r1, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	51070404 	tstpl	r7, r4, lsl #8
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00f10601 	rscseq	r0, r1, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000d905 	andeq	sp, r0, r5, lsl #18
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000e8 	andeq	r0, r0, r8, ror #1
  54:	75050804 	strvc	r0, [r5, #-2052]	; 0xfffff7fc
  58:	04000000 	streq	r0, [r0], #-0
  5c:	00070801 	andeq	r0, r7, r1, lsl #16
  60:	02040000 	andeq	r0, r4, #0, 0
  64:	00002707 	andeq	r2, r0, r7, lsl #14
  68:	07040400 	streq	r0, [r4, -r0, lsl #8]
  6c:	00000015 	andeq	r0, r0, r5, lsl r0
  70:	5e070804 	cdppl	8, 0, cr0, cr7, cr4, {0}
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	83070000 	movwhi	r0, #28672	; 0x7000
  88:	02000000 	andeq	r0, r0, #0, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010400 	stmdaeq	r1, {sl}
  b0:	000000d4 	ldrdeq	r0, [r0], -r4
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	00e30700 	rsceq	r0, r3, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	0000003a 	andeq	r0, r0, sl, lsr r0
  d0:	35070401 	strcc	r0, [r7, #-1025]	; 0xfffffbff
  d4:	00000001 	andeq	r0, r0, r1
  d8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	0001359c 	muleq	r1, ip, r5
  e4:	705f0b00 	subsvc	r0, pc, r0, lsl #22
  e8:	14040100 	strne	r0, [r4], #-256	; 0xffffff00
  ec:	00000135 	andeq	r0, r0, r5, lsr r1
  f0:	630b5001 	movwvs	r5, #45057	; 0xb001
  f4:	1c040100 	stfnes	f0, [r4], {-0}
  f8:	00000025 	andeq	r0, r0, r5, lsr #32
  fc:	6e0c5101 	adfvse	f5, f4, f1
 100:	26040100 	strcs	r0, [r4], -r0, lsl #2
 104:	0000002c 	andeq	r0, r0, ip, lsr #32
 108:	00000004 	andeq	r0, r0, r4
 10c:	00000000 	andeq	r0, r0, r0
 110:	0100700d 	tsteq	r0, sp
 114:	01370b05 	teqeq	r7, r5, lsl #22
 118:	002d0000 	eoreq	r0, sp, r0
 11c:	00250000 	eoreq	r0, r5, r0
 120:	650d0000 	strvs	r0, [sp, #-0]
 124:	14050100 	strne	r0, [r5], #-256	; 0xffffff00
 128:	00000137 	andeq	r0, r0, r7, lsr r1
 12c:	00000065 	andeq	r0, r0, r5, rrx
 130:	00000063 	andeq	r0, r0, r3, rrx
 134:	08040e00 	stmdaeq	r4, {r9, sl, fp}
 138:	0000ad04 	andeq	sl, r0, r4, lsl #26
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <memset+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <memset+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <memset+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <memset+0x380c54>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <memset+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <memset+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <memset+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	00001802 	andeq	r1, r0, r2, lsl #16
  9c:	0300050c 	movweq	r0, #1292	; 0x50c
  a0:	3b0b3a08 	blcc	2ce8c8 <memset+0x2ce8c8>
  a4:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  a8:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  ac:	00001742 	andeq	r1, r0, r2, asr #14
  b0:	0300340d 	movweq	r3, #1037	; 0x40d
  b4:	3b0b3a08 	blcc	2ce8dc <memset+0x2ce8dc>
  b8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  bc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  c0:	00001742 	andeq	r1, r0, r2, asr #14
  c4:	0b000f0e 	bleq	3d04 <memset+0x3d04>
  c8:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000004 	andeq	r0, r0, r4
   c:	04520001 	ldrbeq	r0, [r2], #-1
  10:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  14:	04000000 	streq	r0, [r0], #-0
  18:	5201f300 	andpl	pc, r1, #0, 6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	00000101 	andeq	r0, r0, r1, lsl #2
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000800 	andeq	r0, r0, r0, lsl #16
  34:	50000100 	andpl	r0, r0, r0, lsl #2
  38:	00000008 	andeq	r0, r0, r8
  3c:	00000010 	andeq	r0, r0, r0, lsl r0
  40:	10530001 	subsne	r0, r3, r1
  44:	14000000 	strne	r0, [r0], #-0
  48:	03000000 	movweq	r0, #0
  4c:	9f017300 	svcls	0x00017300
  50:	00000014 	andeq	r0, r0, r4, lsl r0
  54:	00000018 	andeq	r0, r0, r8, lsl r0
  58:	00530001 	subseq	r0, r3, r1
	...
  64:	00000400 	andeq	r0, r0, r0, lsl #8
  68:	00001800 	andeq	r1, r0, r0, lsl #16
  6c:	52000100 	andpl	r0, r0, #0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000018 	andeq	r0, r0, r8, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000010e 	andeq	r0, r0, lr, lsl #2
   4:	00de0003 	sbcseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <memset+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6e6e612f 	powvsep	f6, f6, #10.0
  2c:	6f442f61 	svcvs	0x00442f61
  30:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  34:	2f73746e 	svccs	0x0073746e
  38:	6f686353 	svcvs	0x00686353
  3c:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  40:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  44:	4a2f6567 	bmi	bd95e8 <memset+0xbd95e8>
  48:	6f696e75 	svcvs	0x00696e75
  4c:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  50:	53432f32 	movtpl	r2, #16178	; 0x3f32
  54:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  58:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  5c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  60:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  64:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  68:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  6c:	2f006564 	svccs	0x00006564
  70:	2f727375 	svccs	0x00727375
  74:	61636f6c 	cmnvs	r3, ip, ror #30
  78:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xfffff094
  7c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  80:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  84:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  88:	61652d65 	cmnvs	r5, r5, ror #26
  8c:	392d6962 	pushcc	{r1, r5, r6, r8, fp, sp, lr}
  90:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  94:	71393130 	teqvc	r9, r0, lsr r1
  98:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  9c:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  a0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  a4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  a8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  ac:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  b0:	61652d65 	cmnvs	r5, r5, ror #26
  b4:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  b8:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  bc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  c0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  c4:	656d0000 	strbvs	r0, [sp, #-0]!
  c8:	7465736d 	strbtvc	r7, [r5], #-877	; 0xfffffc93
  cc:	0100632e 	tsteq	r0, lr, lsr #6
  d0:	70720000 	rsbsvc	r0, r2, r0
  d4:	00682e69 	rsbeq	r2, r8, r9, ror #28
  d8:	73000002 	movwvc	r0, #2
  dc:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
  e0:	00682e66 	rsbeq	r2, r8, r6, ror #28
  e4:	00000003 	andeq	r0, r0, r3
  e8:	05002905 	streq	r2, [r0, #-2309]	; 0xfffff6fb
  ec:	00000002 	andeq	r0, r0, r2
  f0:	05051500 	streq	r1, [r5, #-1280]	; 0xfffffb00
  f4:	06140513 			; <UNDEFINED> instruction: 0x06140513
  f8:	06050501 	streq	r0, [r5], -r1, lsl #10
  fc:	060b0530 			; <UNDEFINED> instruction: 0x060b0530
 100:	060a0510 			; <UNDEFINED> instruction: 0x060a0510
 104:	4b090530 	blmi	2415cc <memset+0x2415cc>
 108:	01060e05 	tsteq	r6, r5, lsl #28
 10c:	0002022e 	andeq	r0, r2, lr, lsr #4
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7500745f 	strvc	r7, [r0, #-1119]	; 0xfffffba1
   8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
   c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  10:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  14:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  18:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  1c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  20:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  24:	7300746e 	movwvc	r7, #1134	; 0x46e
  28:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  2c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  30:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  34:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  38:	656d0074 	strbvs	r0, [sp, #-116]!	; 0xffffff8c
  3c:	7465736d 	strbtvc	r7, [r5], #-877	; 0xfffffc93
  40:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 48 <.debug_str+0x48>
  44:	2f636269 	svccs	0x00636269
  48:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
  4c:	632e7465 			; <UNDEFINED> instruction: 0x632e7465
  50:	736e7500 	cmnvc	lr, #0, 10
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	6f6c0074 	svcvs	0x006c0074
  60:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  64:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  68:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  6c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  70:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  74:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  78:	6f6c2067 	svcvs	0x006c2067
  7c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  80:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  84:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  88:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  8c:	2f007261 	svccs	0x00007261
  90:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  94:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  98:	442f616e 	strtmi	r6, [pc], #-366	; a0 <.debug_str+0xa0>
  9c:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  a0:	73746e65 	cmnvc	r4, #1616	; 0x650
  a4:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  a8:	2f6c6f6f 	svccs	0x006c6f6f
  ac:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  b0:	2f656765 	svccs	0x00656765
  b4:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  b8:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  bc:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  c0:	30343253 	eorscc	r3, r4, r3, asr r2
  c4:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff9c <memset+0xffffff9c>
  c8:	646f6379 	strbtvs	r6, [pc], #-889	; d0 <.debug_str+0xd0>
  cc:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  d0:	00697062 	rsbeq	r7, r9, r2, rrx
  d4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d8:	6f687300 	svcvs	0x00687300
  dc:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  e0:	7000746e 	andvc	r7, r0, lr, ror #8
  e4:	006b7475 	rsbeq	r7, fp, r5, ror r4
  e8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  ec:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  f0:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  f4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  f8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  fc:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 100:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 104:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 108:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 10c:	31393130 	teqcc	r9, r0, lsr r1
 110:	20353230 	eorscs	r3, r5, r0, lsr r2
 114:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 118:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 11c:	415b2029 	cmpmi	fp, r9, lsr #32
 120:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 124:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 128:	6172622d 	cmnvs	r2, sp, lsr #4
 12c:	2068636e 	rsbcs	r6, r8, lr, ror #6
 130:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 134:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 138:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 13c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 140:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 144:	613d7570 	teqvs	sp, r0, ror r5
 148:	31316d72 	teqcc	r1, r2, ror sp
 14c:	7a6a3637 	bvc	1a8da30 <memset+0x1a8da30>
 150:	20732d66 	rsbscs	r2, r3, r6, ror #26
 154:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 158:	613d656e 	teqvs	sp, lr, ror #10
 15c:	31316d72 	teqcc	r1, r2, ror sp
 160:	7a6a3637 	bvc	1a8da44 <memset+0x1a8da44>
 164:	20732d66 	rsbscs	r2, r3, r6, ror #26
 168:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 16c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 170:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 174:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 178:	616d2d20 	cmnvs	sp, r0, lsr #26
 17c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 180:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 184:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 188:	6b36766d 	blvs	d9db44 <memset+0xd9db44>
 18c:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 190:	20626467 	rsbcs	r6, r2, r7, ror #8
 194:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 198:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 19c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1a0:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1a4:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1a8:	61747365 	cmnvs	r4, r5, ror #6
 1ac:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1b0:	Address 0x00000000000001b0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <memset+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <memset+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <memset+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


printk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <printk>:
   0:	e92d000f 	push	{r0, r1, r2, r3}
   4:	e92d4030 	push	{r4, r5, lr}
   8:	e24dd00c 	sub	sp, sp, #12, 0
   c:	e28d301c 	add	r3, sp, #28, 0
  10:	e58d3004 	str	r3, [sp, #4]
  14:	e59f5034 	ldr	r5, [pc, #52]	; 50 <printk+0x50>
  18:	e59d2018 	ldr	r2, [sp, #24]
  1c:	e3a01b01 	mov	r1, #1024	; 0x400
  20:	e1a00005 	mov	r0, r5
  24:	ebfffffe 	bl	0 <va_printk>
  28:	e1a04000 	mov	r4, r0
  2c:	e59f3020 	ldr	r3, [pc, #32]	; 54 <printk+0x54>
  30:	e5933000 	ldr	r3, [r3]
  34:	e1a00005 	mov	r0, r5
  38:	e12fff33 	blx	r3
  3c:	e1a00004 	mov	r0, r4
  40:	e28dd00c 	add	sp, sp, #12, 0
  44:	e8bd4030 	pop	{r4, r5, lr}
  48:	e28dd010 	add	sp, sp, #16, 0
  4c:	e12fff1e 	bx	lr
	...

Disassembly of section .bss:

00000000 <buf.3948>:
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000019d 	muleq	r0, sp, r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000012b 	andeq	r0, r0, fp, lsr #2
  10:	0000820c 	andeq	r8, r0, ip, lsl #4
  14:	0000b600 	andeq	fp, r0, r0, lsl #12
  18:	00000000 	andeq	r0, r0, r0
  1c:	00005800 	andeq	r5, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	000f0200 	andeq	r0, pc, r0, lsl #4
  28:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
  2c:	0000311b 	andeq	r3, r0, fp, lsl r1
  30:	00920300 	addseq	r0, r2, r0, lsl #6
  34:	04040000 	streq	r0, [r4], #-0
  38:	00004800 	andeq	r4, r0, r0, lsl #16
  3c:	007d0400 	rsbseq	r0, sp, r0, lsl #8
  40:	00480000 	subeq	r0, r8, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	51020405 	tstpl	r2, r5, lsl #8
  4c:	02000000 	andeq	r0, r0, #0, 0
  50:	00251863 	eoreq	r1, r5, r3, ror #16
  54:	04060000 	streq	r0, [r6], #-0
  58:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  5c:	07040700 	streq	r0, [r4, -r0, lsl #14]
  60:	00000059 	andeq	r0, r0, r9, asr r0
  64:	1f060107 	svcne	0x00060107
  68:	07000001 	streq	r0, [r0, -r1]
  6c:	01000502 	tsteq	r0, r2, lsl #10
  70:	04070000 	streq	r0, [r7], #-0
  74:	00011605 	andeq	r1, r1, r5, lsl #12
  78:	05080700 	streq	r0, [r8, #-1792]	; 0xfffff900
  7c:	0000009c 	muleq	r0, ip, r0
  80:	1e080107 	adfnee	f0, f0, f7
  84:	07000000 	streq	r0, [r0, -r0]
  88:	003e0702 	eorseq	r0, lr, r2, lsl #14
  8c:	04070000 	streq	r0, [r7], #-0
  90:	00002c07 	andeq	r2, r0, r7, lsl #24
  94:	07080700 	streq	r0, [r8, -r0, lsl #14]
  98:	00000066 	andeq	r0, r0, r6, rrx
  9c:	00005608 	andeq	r5, r0, r8, lsl #12
  a0:	0000ab00 	andeq	sl, r0, r0, lsl #22
  a4:	00560900 	subseq	r0, r6, r0, lsl #18
  a8:	0a000000 	beq	b0 <.debug_info+0xb0>
  ac:	000000aa 	andeq	r0, r0, sl, lsr #1
  b0:	b70e1c03 	strlt	r1, [lr, -r3, lsl #24]
  b4:	0b000000 	bleq	bc <.debug_info+0xbc>
  b8:	00009c04 	andeq	r9, r0, r4, lsl #24
  bc:	00560800 	subseq	r0, r6, r0, lsl #16
  c0:	00cc0000 	sbceq	r0, ip, r0
  c4:	cc090000 	stcgt	0, cr0, [r9], {-0}
  c8:	00000000 	andeq	r0, r0, r0
  cc:	00d9040b 	sbcseq	r0, r9, fp, lsl #8
  d0:	01070000 	mrseq	r0, (UNDEF: 7)
  d4:	0000fb08 	andeq	pc, r0, r8, lsl #22
  d8:	00d20c00 	sbcseq	r0, r2, r0, lsl #24
  dc:	110a0000 	mrsne	r0, (UNDEF: 10)
  e0:	03000001 	movweq	r0, #1
  e4:	00ea0e21 	rsceq	r0, sl, r1, lsr #28
  e8:	040b0000 	streq	r0, [fp], #-0
  ec:	000000bd 	strheq	r0, [r0], -sp
  f0:	00010a0d 	andeq	r0, r1, sp, lsl #20
  f4:	05060100 	streq	r0, [r6, #-256]	; 0xffffff00
  f8:	00000056 	andeq	r0, r0, r6, asr r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	00000058 	andeq	r0, r0, r8, asr r0
 104:	01839c01 	orreq	r9, r3, r1, lsl #24
 108:	660e0000 	strvs	r0, [lr], -r0
 10c:	0100746d 	tsteq	r0, sp, ror #8
 110:	00cc1806 	sbceq	r1, ip, r6, lsl #16
 114:	91020000 	mrsls	r0, (UNDEF: 2)
 118:	62100f70 	andsvs	r0, r0, #112, 30	; 0x1c0
 11c:	01006675 	tsteq	r0, r5, ror r6
 120:	01831108 	orreq	r1, r3, r8, lsl #2
 124:	03050000 	movweq	r0, #20480	; 0x5000
 128:	00000000 	andeq	r0, r0, r0
 12c:	00000011 	andeq	r0, r0, r1, lsl r0
 130:	0d090100 	stfeqs	f0, [r9, #-0]
 134:	0000004a 	andeq	r0, r0, sl, asr #32
 138:	125c9102 	subsne	r9, ip, #-2147483648	; 0x80000000
 13c:	01007a73 	tsteq	r0, r3, ror sl
 140:	00560d0c 	subseq	r0, r6, ip, lsl #26
 144:	00060000 	andeq	r0, r6, r0
 148:	00000000 	andeq	r0, r0, r0
 14c:	28130000 	ldmdacs	r3, {}	; <UNPREDICTABLE>
 150:	94000000 	strls	r0, [r0], #-0
 154:	76000001 	strvc	r0, [r0], -r1
 158:	14000001 	strne	r0, [r0], #-1
 15c:	75025001 	strvc	r5, [r2, #-1]
 160:	51011400 	tstpl	r1, r0, lsl #8
 164:	04000a03 	streq	r0, [r0], #-2563	; 0xfffff5fd
 168:	03520114 	cmpeq	r2, #5
 16c:	14064891 	strne	r4, [r6], #-2193	; 0xfffff76f
 170:	91025301 	tstls	r2, r1, lsl #6
 174:	3c15004c 	ldccc	0, cr0, [r5], {76}	; 0x4c
 178:	14000000 	strne	r0, [r0], #-0
 17c:	75025001 	strvc	r5, [r2, #-1]
 180:	16000000 	strne	r0, [r0], -r0
 184:	000000d2 	ldrdeq	r0, [r0], -r2
 188:	00000194 	muleq	r0, r4, r1
 18c:	00005d17 	andeq	r5, r0, r7, lsl sp
 190:	0003ff00 	andeq	pc, r3, r0, lsl #30
 194:	00000518 	andeq	r0, r0, r8, lsl r5
 198:	00000500 	andeq	r0, r0, r0, lsl #10
 19c:	05020500 	streq	r0, [r2, #-1280]	; 0xfffffb00
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <printk+0xec2d08>
  1c:	13490b39 	movtne	r0, #39737	; 0x9b39
  20:	13030000 	movwne	r0, #12288	; 0x3000
  24:	0b0e0301 	bleq	380c30 <printk+0x380c30>
  28:	3b0b3a0b 	blcc	2ce85c <printk+0x2ce85c>
  2c:	0013010b 	andseq	r0, r3, fp, lsl #2
  30:	000d0400 	andeq	r0, sp, r0, lsl #8
  34:	13490e03 	movtne	r0, #40451	; 0x9e03
  38:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
  3c:	0f050000 	svceq	0x00050000
  40:	000b0b00 	andeq	r0, fp, r0, lsl #22
  44:	00240600 	eoreq	r0, r4, r0, lsl #12
  48:	0b3e0b0b 	bleq	f82c7c <printk+0xf82c7c>
  4c:	00000803 	andeq	r0, r0, r3, lsl #16
  50:	0b002407 	bleq	9074 <printk+0x9074>
  54:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  58:	0800000e 	stmdaeq	r0, {r1, r2, r3}
  5c:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  60:	13011349 	movwne	r1, #4937	; 0x1349
  64:	05090000 	streq	r0, [r9, #-0]
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	00340a00 	eorseq	r0, r4, r0, lsl #20
  70:	0b3a0e03 	bleq	e83884 <printk+0xe83884>
  74:	0b390b3b 	bleq	e42d68 <printk+0xe42d68>
  78:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  7c:	0000193c 	andeq	r1, r0, ip, lsr r9
  80:	0b000f0b 	bleq	3cb4 <printk+0x3cb4>
  84:	0013490b 	andseq	r4, r3, fp, lsl #18
  88:	00260c00 	eoreq	r0, r6, r0, lsl #24
  8c:	00001349 	andeq	r1, r0, r9, asr #6
  90:	3f012e0d 	svccc	0x00012e0d
  94:	3a0e0319 	bcc	380d00 <printk+0x380d00>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	050e0000 	streq	r0, [lr, #-0]
  b0:	3a080300 	bcc	200cb8 <printk+0x200cb8>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	0f000018 	svceq	0x00000018
  c0:	00000018 	andeq	r0, r0, r8, lsl r0
  c4:	03003410 	movweq	r3, #1040	; 0x410
  c8:	3b0b3a08 	blcc	2ce8f0 <printk+0x2ce8f0>
  cc:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d0:	00180213 	andseq	r0, r8, r3, lsl r2
  d4:	00341100 	eorseq	r1, r4, r0, lsl #2
  d8:	0b3a0e03 	bleq	e838ec <printk+0xe838ec>
  dc:	0b390b3b 	bleq	e42dd0 <printk+0xe42dd0>
  e0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  e4:	34120000 	ldrcc	r0, [r2], #-0
  e8:	3a080300 	bcc	200cf0 <printk+0x200cf0>
  ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  f4:	1742b717 	smlaldne	fp, r2, r7, r7
  f8:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
  fc:	11010182 	smlabbne	r1, r2, r1, r0
 100:	01133101 	tsteq	r3, r1, lsl #2
 104:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
 108:	0001828a 	andeq	r8, r1, sl, lsl #5
 10c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 110:	15000018 	strne	r0, [r0, #-24]	; 0xffffffe8
 114:	01018289 	smlabbeq	r1, r9, r2, r8
 118:	00000111 	andeq	r0, r0, r1, lsl r1
 11c:	49010116 	stmdbmi	r1, {r1, r2, r4, r8}
 120:	00130113 	andseq	r0, r3, r3, lsl r1
 124:	00211700 	eoreq	r1, r1, r0, lsl #14
 128:	052f1349 	streq	r1, [pc, #-841]!	; fffffde7 <printk+0xfffffde7>
 12c:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
 130:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 134:	030e6e19 	movweq	r6, #60953	; 0xee19
 138:	3b0b3a0e 	blcc	2ce978 <printk+0x2ce978>
 13c:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	002c0000 	eoreq	r0, ip, r0
   8:	00380000 	eorseq	r0, r8, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00003850 	andeq	r3, r0, r0, asr r8
  14:	00004800 	andeq	r4, r0, r0, lsl #16
  18:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
  1c:	00000048 	andeq	r0, r0, r8, asr #32
  20:	00000058 	andeq	r0, r0, r8, asr r0
  24:	00500001 	subseq	r0, r0, r1
  28:	00000000 	andeq	r0, r0, r0
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000058 	andeq	r0, r0, r8, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000012d 	andeq	r0, r0, sp, lsr #2
   4:	00fb0003 	rscseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <printk+0xffffffc5>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <printk+0xfffffe60>
  28:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  2c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  30:	2f72616c 	svccs	0x0072616c
  34:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  38:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  3c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  40:	2f392d69 	svccs	0x00392d69
  44:	30322d39 	eorscc	r2, r2, r9, lsr sp
  48:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  4c:	3173632d 	cmncc	r3, sp, lsr #6
  50:	2f653730 	svccs	0x00653730
  54:	2f62696c 	svccs	0x0062696c
  58:	2f636367 	svccs	0x00636367
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  64:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  68:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  6c:	2f312e32 	svccs	0x00312e32
  70:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  74:	00656475 	rsbeq	r6, r5, r5, ror r4
  78:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  7c:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  80:	2f616e6e 	svccs	0x00616e6e
  84:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  88:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  8c:	63532f73 	cmpvs	r3, #460	; 0x1cc
  90:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; fffffef8 <printk+0xfffffef8>
  94:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; ffffffe0 <printk+0xffffffe0>
  98:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
  9c:	6e754a2f 	vaddvs.f32	s9, s10, s31
  a0:	2f726f69 	svccs	0x00726f69
  a4:	2f323253 	svccs	0x00323253
  a8:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
  ac:	2f584c30 	svccs	0x00584c30
  b0:	6f63796d 	svcvs	0x0063796d
  b4:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; ffffff2c <printk+0xffffff2c>
  b8:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  bc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  c0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  c4:	72700000 	rsbsvc	r0, r0, #0, 0
  c8:	6b746e69 	blvs	1d1ba74 <printk+0x1d1ba74>
  cc:	0100632e 	tsteq	r0, lr, lsr #6
  d0:	74730000 	ldrbtvc	r0, [r3], #-0
  d4:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
  d8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  dc:	70720000 	rsbsvc	r0, r2, r0
  e0:	00682e69 	rsbeq	r2, r8, r9, ror #28
  e4:	3c000003 	stccc	0, cr0, [r0], {3}
  e8:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  ec:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
  f0:	0000003e 	andeq	r0, r0, lr, lsr r0
  f4:	2d617600 	stclcs	6, cr7, [r1, #-0]
  f8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  fc:	682e6b74 	stmdavs	lr!, {r2, r4, r5, r6, r8, r9, fp, sp, lr}
 100:	00000100 	andeq	r0, r0, r0, lsl #2
 104:	00220500 	eoreq	r0, r2, r0, lsl #10
 108:	00000205 	andeq	r0, r0, r5, lsl #4
 10c:	06170000 	ldreq	r0, [r7], -r0
 110:	06050501 	streq	r0, [r5], -r1, lsl #10
 114:	05141368 	ldreq	r1, [r4, #-872]	; 0xfffffc98
 118:	12054b09 	andne	r4, r5, #9216	; 0x2400
 11c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 120:	0616bb06 	ldreq	fp, [r6], -r6, lsl #22
 124:	05340666 	ldreq	r0, [r4, #-1638]!	; 0xfffff99a
 128:	66130601 	ldrvs	r0, [r3], -r1, lsl #12
 12c:	01000802 	tsteq	r0, r2, lsl #16
 130:	Address 0x0000000000000130 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73677261 	cmnvc	r7, #268435462	; 0x10000006
   4:	5f617600 	svcpl	0x00617600
   8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
   c:	5f006b74 	svcpl	0x00006b74
  10:	756e675f 	strbvc	r6, [lr, #-1887]!	; 0xfffff8a1
  14:	61765f63 	cmnvs	r6, r3, ror #30
  18:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
  1c:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  20:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  24:	63206465 			; <UNDEFINED> instruction: 0x63206465
  28:	00726168 	rsbseq	r6, r2, r8, ror #2
  2c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  30:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  34:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  38:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  3c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  40:	2074726f 	rsbscs	r7, r4, pc, ror #4
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  50:	5f617600 	svcpl	0x00617600
  54:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  58:	736e7500 	cmnvc	lr, #0, 10
  5c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  60:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  64:	6f6c0074 	svcvs	0x006c0074
  68:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  6c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  78:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  7c:	615f5f00 	cmpvs	pc, r0, lsl #30
  80:	2f2e0070 	svccs	0x002e0070
  84:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  88:	6972702f 	ldmdbvs	r2!, {r0, r1, r2, r3, r5, ip, sp, lr}^
  8c:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
  90:	5f5f0063 	svcpl	0x005f0063
  94:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
  98:	00747369 	rsbseq	r7, r4, r9, ror #6
  9c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a0:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  a4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  a8:	70720074 	rsbsvc	r0, r2, r4, ror r0
  ac:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  b0:	61686374 	smcvs	34356	; 0x8634
  b4:	552f0072 	strpl	r0, [pc, #-114]!	; 4a <.debug_str+0x4a>
  b8:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  bc:	6e6e612f 	powvsep	f6, f6, #10.0
  c0:	6f442f61 	svcvs	0x00442f61
  c4:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  c8:	2f73746e 	svccs	0x0073746e
  cc:	6f686353 	svcvs	0x00686353
  d0:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  d4:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  d8:	4a2f6567 	bmi	bd967c <printk+0xbd967c>
  dc:	6f696e75 	svcvs	0x00696e75
  e0:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  e4:	53432f32 	movtpl	r2, #16178	; 0x3f32
  e8:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  ec:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  f0:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  f4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  f8:	63006970 	movwvs	r6, #2416	; 0x970
  fc:	00726168 	rsbseq	r6, r2, r8, ror #2
 100:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 104:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 108:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
 10c:	6b746e69 	blvs	1d1bab8 <printk+0x1d1bab8>
 110:	74757000 	ldrbtvc	r7, [r5], #-0
 114:	6f6c006b 	svcvs	0x006c006b
 118:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 11c:	7300746e 	movwvc	r7, #1134	; 0x46e
 120:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 124:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 128:	47007261 	strmi	r7, [r0, -r1, ror #4]
 12c:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 130:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 134:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 138:	31303220 	teqcc	r0, r0, lsr #4
 13c:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 140:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 144:	61656c65 	cmnvs	r5, r5, ror #24
 148:	20296573 	eorcs	r6, r9, r3, ror r5
 14c:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 150:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 154:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 158:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 15c:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 160:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 164:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 168:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 16c:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 170:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 174:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 178:	36373131 			; <UNDEFINED> instruction: 0x36373131
 17c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 180:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 184:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 188:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 18c:	36373131 			; <UNDEFINED> instruction: 0x36373131
 190:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 194:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 198:	616f6c66 	cmnvs	pc, r6, ror #24
 19c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 1a0:	6f733d69 	svcvs	0x00733d69
 1a4:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 1a8:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 1ac:	616d2d20 	cmnvs	sp, r0, lsr #26
 1b0:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 1b4:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 1b8:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 1bc:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 1c0:	4f2d2062 	svcmi	0x002d2062
 1c4:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 1c8:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 1cc:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 1d0:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1d4:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1d8:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1dc:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <printk+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000034 	andeq	r0, r0, r4, lsr r0
	...
  1c:	00000058 	andeq	r0, r0, r8, asr r0
  20:	80100e42 	andshi	r0, r0, r2, asr #28
  24:	82038104 	andhi	r8, r3, #1
  28:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
  2c:	07841c0e 	streq	r1, [r4, lr, lsl #24]
  30:	058e0685 	streq	r0, [lr, #1669]	; 0x685
  34:	5c280e42 	stcpl	14, cr0, [r8], #-264	; 0xfffffef8
  38:	ce421c0e 	cdpgt	12, 4, cr1, cr2, cr14, {0}
  3c:	100ec4c5 	andne	ip, lr, r5, asr #9
  40:	c1c2c342 	bicgt	ip, r2, r2, asr #6
  44:	00000ec0 	andeq	r0, r0, r0, asr #29

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <printk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <printk+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


putchar.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <internal_putchar>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	ebfffffe 	bl	0 <uart_putc>
   c:	e1a00004 	mov	r0, r4
  10:	e8bd8010 	pop	{r4, pc}

00000014 <rpi_reset_putc>:
  14:	e59f3008 	ldr	r3, [pc, #8]	; 24 <rpi_reset_putc+0x10>
  18:	e59f2008 	ldr	r2, [pc, #8]	; 28 <rpi_reset_putc+0x14>
  1c:	e5832000 	str	r2, [r3]
  20:	e12fff1e 	bx	lr
	...

0000002c <rpi_set_putc>:
  2c:	e59f3004 	ldr	r3, [pc, #4]	; 38 <rpi_set_putc+0xc>
  30:	e5830000 	str	r0, [r3]
  34:	e12fff1e 	bx	lr
  38:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00000000 <rpi_putchar>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000149 	andeq	r0, r0, r9, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000118 	andeq	r0, r0, r8, lsl r1
  10:	0000e30c 	andeq	lr, r0, ip, lsl #6
  14:	00008200 	andeq	r8, r0, r0, lsl #4
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	44070403 	strmi	r0, [r7], #-1027	; 0xfffffbfd
  30:	03000000 	movweq	r0, #0
  34:	010c0601 	tsteq	ip, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000d905 	andeq	sp, r0, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000103 	andeq	r0, r0, r3, lsl #2
  48:	68050803 	stmdavs	r5, {r0, r1, fp}
  4c:	03000000 	movweq	r0, #0
  50:	00110801 	andseq	r0, r1, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003107 	andeq	r3, r0, r7, lsl #2
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000001f 	andeq	r0, r0, pc, lsl r0
  64:	51070803 	tstpl	r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	76060000 	strvc	r0, [r6], -r0
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000c7 	andeq	r0, r0, r7, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00f40600 	rscseq	r0, r4, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000007a 	andeq	r0, r0, sl, ror r0
  c4:	05070601 	streq	r0, [r7, #-1537]	; 0xfffff9ff
  c8:	00000003 	andeq	r0, r0, r3
  cc:	00cc0a00 	sbceq	r0, ip, r0, lsl #20
  d0:	0b010000 	bleq	400d8 <rpi_set_putc+0x400ac>
  d4:	00002c06 	andeq	r2, r0, r6, lsl #24
  d8:	00001000 	andeq	r1, r0, r0
  dc:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
  e0:	0b000000 	bleq	e8 <.debug_info+0xe8>
  e4:	01007066 	tsteq	r0, r6, rrx
  e8:	0086190b 	addeq	r1, r6, fp, lsl #18
  ec:	50010000 	andpl	r0, r1, r0
  f0:	01cd0c00 	biceq	r0, sp, r0, lsl #24
  f4:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
  f8:	00001406 	andeq	r1, r0, r6, lsl #8
  fc:	00001800 	andeq	r1, r0, r0, lsl #16
 100:	0d9c0100 	ldfeqs	f0, [ip]
 104:	00000000 	andeq	r0, r0, r0
 108:	250c0301 	strcs	r0, [ip, #-769]	; 0xfffffcff
 10c:	00000000 	andeq	r0, r0, r0
 110:	14000000 	strne	r0, [r0], #-0
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	0001409c 	muleq	r1, ip, r0
 11c:	00630e00 	rsbeq	r0, r3, r0, lsl #28
 120:	25210301 	strcs	r0, [r1, #-769]!	; 0xfffffcff
 124:	04000000 	streq	r0, [r0], #-0
 128:	00000000 	andeq	r0, r0, r0
 12c:	0f000000 	svceq	0x00000000
 130:	0000000c 	andeq	r0, r0, ip
 134:	00000140 	andeq	r0, r0, r0, asr #2
 138:	02500110 	subseq	r0, r0, #4
 13c:	00000074 	andeq	r0, r0, r4, ror r0
 140:	0000f911 	andeq	pc, r0, r1, lsl r9	; <UNPREDICTABLE>
 144:	0000f900 	andeq	pc, r0, r0, lsl #18
 148:	06420200 	strbeq	r0, [r2], -r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <rpi_set_putc+0x2c0080>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <rpi_set_putc+0xec2d04>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a134700 	bcc	4d1c68 <rpi_set_putc+0x4d1c3c>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0018020b 	andseq	r0, r8, fp, lsl #4
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_set_putc+0xec2d38>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  80:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  84:	00130119 	andseq	r0, r3, r9, lsl r1
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <rpi_set_putc+0xe82074>
  90:	0b390b3b 	bleq	e42d84 <rpi_set_putc+0xe42d58>
  94:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  98:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
  9c:	03193f00 	tsteq	r9, #0, 30
  a0:	3b0b3a0e 	blcc	2ce8e0 <rpi_set_putc+0x2ce8b4>
  a4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  a8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  ac:	97184006 	ldrls	r4, [r8, -r6]
  b0:	00001942 	andeq	r1, r0, r2, asr #18
  b4:	03012e0d 	movweq	r2, #7693	; 0x1e0d
  b8:	3b0b3a0e 	blcc	2ce8f8 <rpi_set_putc+0x2ce8cc>
  bc:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  c0:	11134919 	tstne	r3, r9, lsl r9
  c4:	40061201 	andmi	r1, r6, r1, lsl #4
  c8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  cc:	00001301 	andeq	r1, r0, r1, lsl #6
  d0:	0300050e 	movweq	r0, #1294	; 0x50e
  d4:	3b0b3a08 	blcc	2ce8fc <rpi_set_putc+0x2ce8d0>
  d8:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  dc:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  e0:	00001742 	andeq	r1, r0, r2, asr #14
  e4:	0182890f 	orreq	r8, r2, pc, lsl #18
  e8:	31011101 	tstcc	r1, r1, lsl #2
  ec:	10000013 	andne	r0, r0, r3, lsl r0
  f0:	0001828a 	andeq	r8, r1, sl, lsl #5
  f4:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  f8:	11000018 	tstne	r0, r8, lsl r0
  fc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 100:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
 104:	0b3a0e03 	bleq	e83918 <rpi_set_putc+0xe838ec>
 108:	0b390b3b 	bleq	e42dfc <rpi_set_putc+0xe42dd0>
 10c:	Address 0x000000000000010c is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000000b 	andeq	r0, r0, fp
   c:	0b500001 	bleq	1400018 <rpi_set_putc+0x13fffec>
  10:	14000000 	strne	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
  1c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000bb 	strheq	r0, [r0], -fp
   4:	007d0003 	rsbseq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <rpi_set_putc+0xffffff99>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6e6e612f 	powvsep	f6, f6, #10.0
  2c:	6f442f61 	svcvs	0x00442f61
  30:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  34:	2f73746e 	svccs	0x0073746e
  38:	6f686353 	svcvs	0x00686353
  3c:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  40:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  44:	4a2f6567 	bmi	bd95e8 <rpi_set_putc+0xbd95bc>
  48:	6f696e75 	svcvs	0x00696e75
  4c:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  50:	53432f32 	movtpl	r2, #16178	; 0x3f32
  54:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  58:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  5c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  60:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  64:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  68:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  6c:	00006564 	andeq	r6, r0, r4, ror #10
  70:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  74:	2e726168 	rpwcssz	f6, f2, #0.0
  78:	00010063 	andeq	r0, r1, r3, rrx
  7c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  80:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  84:	05000000 	streq	r0, [r0, #-0]
  88:	02050024 	andeq	r0, r5, #36, 0	; 0x24
  8c:	00000000 	andeq	r0, r0, r0
  90:	05010614 	streq	r0, [r1, #-1556]	; 0xfffff9ec
  94:	054a0626 	strbeq	r0, [sl, #-1574]	; 0xfffff9da
  98:	01052e34 	tsteq	r5, r4, lsr lr
  9c:	1b050106 	blne	1404bc <rpi_set_putc+0x140490>
  a0:	05054f06 	streq	r4, [r5, #-3846]	; 0xfffff0fa
  a4:	06110513 			; <UNDEFINED> instruction: 0x06110513
  a8:	67010501 	strvs	r0, [r1, -r1, lsl #10]
  ac:	67062305 	strvs	r2, [r6, -r5, lsl #6]
  b0:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  b4:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
  b8:	04024b01 	streq	r4, [r2], #-2817	; 0xfffff4ff
  bc:	Address 0x00000000000000bc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
   4:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
   8:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
   c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  10:	736e7500 	cmnvc	lr, #0, 10
  14:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  18:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  1c:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  20:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  24:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  28:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  2c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  30:	6f687300 	svcvs	0x00687300
  34:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  48:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  4c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  50:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  54:	6f6c2067 	svcvs	0x006c2067
  58:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  5c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  60:	2064656e 	rsbcs	r6, r4, lr, ror #10
  64:	00746e69 	rsbseq	r6, r4, r9, ror #28
  68:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  6c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  70:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  74:	70720074 	rsbsvc	r0, r2, r4, ror r0
  78:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  7c:	61686374 	smcvs	34356	; 0x8634
  80:	552f0072 	strpl	r0, [pc, #-114]!	; 16 <.debug_str+0x16>
  84:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  88:	6e6e612f 	powvsep	f6, f6, #10.0
  8c:	6f442f61 	svcvs	0x00442f61
  90:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  94:	2f73746e 	svccs	0x0073746e
  98:	6f686353 	svcvs	0x00686353
  9c:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  a0:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  a4:	4a2f6567 	bmi	bd9648 <rpi_set_putc+0xbd961c>
  a8:	6f696e75 	svcvs	0x00696e75
  ac:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  b0:	53432f32 	movtpl	r2, #16178	; 0x3f32
  b4:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  b8:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  bc:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  c0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  c4:	63006970 	movwvs	r6, #2416	; 0x970
  c8:	00726168 	rsbseq	r6, r2, r8, ror #2
  cc:	5f697072 	svcpl	0x00697072
  d0:	5f746573 	svcpl	0x00746573
  d4:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  d8:	6f687300 	svcvs	0x00687300
  dc:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  e0:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  e4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  e8:	75702f63 	ldrbvc	r2, [r0, #-3939]!	; 0xfffff09d
  ec:	61686374 	smcvs	34356	; 0x8634
  f0:	00632e72 	rsbeq	r2, r3, r2, ror lr
  f4:	6b747570 	blvs	1d1d6bc <rpi_set_putc+0x1d1d690>
  f8:	72617500 	rsbvc	r7, r1, #0, 10
  fc:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
 100:	6c006374 	stcvs	3, cr6, [r0], {116}	; 0x74
 104:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 108:	00746e69 	rsbseq	r6, r4, r9, ror #28
 10c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 110:	63206465 			; <UNDEFINED> instruction: 0x63206465
 114:	00726168 	rsbseq	r6, r2, r8, ror #2
 118:	20554e47 	subscs	r4, r5, r7, asr #28
 11c:	20393943 	eorscs	r3, r9, r3, asr #18
 120:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 124:	30322031 	eorscc	r2, r2, r1, lsr r0
 128:	30313931 	eorscc	r3, r1, r1, lsr r9
 12c:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 130:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 134:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 138:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 13c:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 140:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 144:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 148:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 14c:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 150:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 154:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 158:	205d3939 	subscs	r3, sp, r9, lsr r9
 15c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 160:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 164:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 168:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 16c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 170:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 174:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 178:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 17c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 180:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 184:	6f6c666d 	svcvs	0x006c666d
 188:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 18c:	733d6962 	teqvc	sp, #1605632	; 0x188000
 190:	2074666f 	rsbscs	r6, r4, pc, ror #12
 194:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 198:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 19c:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1a0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1a4:	7a6b3676 	bvc	1acdb84 <rpi_set_putc+0x1acdb58>
 1a8:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1ac:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1b0:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1b4:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1b8:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1bc:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1c0:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1c4:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1c8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1cc:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 1d0:	7365725f 	cmnvc	r5, #-268435451	; 0xf0000005
 1d4:	705f7465 	subsvc	r7, pc, r5, ror #8
 1d8:	00637475 	rsbeq	r7, r3, r5, ror r4

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_set_putc+0x80a5c4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	0000000c 	andeq	r0, r0, ip
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000018 	andeq	r0, r0, r8, lsl r0
  38:	0000000c 	andeq	r0, r0, ip
  3c:	00000000 	andeq	r0, r0, r0
  40:	0000002c 	andeq	r0, r0, ip, lsr #32
  44:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_set_putc+0x12cd800>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_set_putc+0x46404>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


putk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <internal_putk>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e5d40000 	ldrb	r0, [r4]
   c:	e3500000 	cmp	r0, #0, 0
  10:	0a000004 	beq	28 <internal_putk+0x28>
  14:	e59f3014 	ldr	r3, [pc, #20]	; 30 <internal_putk+0x30>
  18:	e5933000 	ldr	r3, [r3]
  1c:	e12fff33 	blx	r3
  20:	e2844001 	add	r4, r4, #1, 0
  24:	eafffff7 	b	8 <internal_putk+0x8>
  28:	e3a00001 	mov	r0, #1, 0
  2c:	e8bd8010 	pop	{r4, pc}
  30:	00000000 	andeq	r0, r0, r0

Disassembly of section .data:

00000000 <putk>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000f3 	strdeq	r0, [r0], -r3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000fb 	strdeq	r0, [r0], -fp
  10:	0000d80c 	andeq	sp, r0, ip, lsl #16
  14:	00007f00 	andeq	r7, r0, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	41070403 	tstmi	r7, r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	00ef0601 	rsceq	r0, pc, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000c905 	andeq	ip, r0, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000e6 	andeq	r0, r0, r6, ror #1
  48:	65050803 	strvs	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002007 	andeq	r2, r0, r7
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000000e 	andeq	r0, r0, lr
  64:	4e070803 	cdpmi	8, 0, cr0, cr7, cr3, {0}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	73060000 	movwvc	r0, #24576	; 0x6000
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000c4 	andeq	r0, r0, r4, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00d30600 	sbcseq	r0, r3, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000000ad 	andeq	r0, r0, sp, lsr #1
  c4:	05070c01 	streq	r0, [r7, #-3073]	; 0xfffff3ff
  c8:	00000003 	andeq	r0, r0, r3
  cc:	00330a00 	eorseq	r0, r3, r0, lsl #20
  d0:	04010000 	streq	r0, [r1], #-0
  d4:	00002505 	andeq	r2, r0, r5, lsl #10
  d8:	00000000 	andeq	r0, r0, r0
  dc:	00003400 	andeq	r3, r0, r0, lsl #8
  e0:	0b9c0100 	bleq	fe7004e8 <internal_putk+0xfe7004e8>
  e4:	04010070 	streq	r0, [r1], #-112	; 0xffffff90
  e8:	00009b1f 	andeq	r9, r0, pc, lsl fp
  ec:	00000400 	andeq	r0, r0, r0, lsl #8
  f0:	00000000 	andeq	r0, r0, r0
  f4:	Address 0x00000000000000f4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <internal_putk+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <internal_putk+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a134700 	bcc	4d1c68 <internal_putk+0x4d1c68>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0018020b 	andseq	r0, r8, fp, lsl #4
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <internal_putk+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	00194296 	mulseq	r9, r6, r2
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <internal_putk+0xe820a0>
  90:	0b390b3b 	bleq	e42d84 <internal_putk+0xe42d84>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	00000000 	andeq	r0, r0, r0
   8:	00000008 	andeq	r0, r0, r8
   c:	08500001 	ldmdaeq	r0, {r0}^
  10:	34000000 	strcc	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
  1c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000c8 	andeq	r0, r0, r8, asr #1
   4:	007a0003 	rsbseq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <internal_putk+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6e6e612f 	powvsep	f6, f6, #10.0
  2c:	6f442f61 	svcvs	0x00442f61
  30:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  34:	2f73746e 	svccs	0x0073746e
  38:	6f686353 	svcvs	0x00686353
  3c:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  40:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  44:	4a2f6567 	bmi	bd95e8 <internal_putk+0xbd95e8>
  48:	6f696e75 	svcvs	0x00696e75
  4c:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  50:	53432f32 	movtpl	r2, #16178	; 0x3f32
  54:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  58:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  5c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  60:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  64:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  68:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  6c:	00006564 	andeq	r6, r0, r4, ror #10
  70:	6b747570 	blvs	1d1d638 <internal_putk+0x1d1d638>
  74:	0100632e 	tsteq	r0, lr, lsr #6
  78:	70720000 	rsbsvc	r0, r2, r0
  7c:	00682e69 	rsbeq	r2, r8, r9, ror #28
  80:	00000002 	andeq	r0, r0, r2
  84:	05002205 	streq	r2, [r0, #-517]	; 0xfffffdfb
  88:	00000002 	andeq	r0, r0, r2
  8c:	01061500 	tsteq	r6, r0, lsl #10
  90:	4b060505 	blmi	1814ac <internal_putk+0x1814ac>
  94:	02000b05 	andeq	r0, r0, #5120	; 0x1400
  98:	05010104 	streq	r0, [r1, #-260]	; 0xfffffefc
  9c:	04020005 	streq	r0, [r2], #-5
  a0:	052e0601 	streq	r0, [lr, #-1537]!	; 0xfffff9ff
  a4:	04020009 	streq	r0, [r2], #-9
  a8:	054b0602 	strbeq	r0, [fp, #-1538]	; 0xfffff9fe
  ac:	0402000f 	streq	r0, [r2], #-15
  b0:	10056502 	andne	r6, r5, r2, lsl #10
  b4:	02040200 	andeq	r0, r4, #0, 4
  b8:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
  bc:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
  c0:	05320605 	ldreq	r0, [r2, #-1541]!	; 0xfffff9fb
  c4:	02130601 	andseq	r0, r3, #1048576	; 0x100000
  c8:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6f6c0072 	svcvs	0x006c0072
  10:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  20:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  24:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	6900746e 	stmdbvs	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
  34:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  38:	5f6c616e 	svcpl	0x006c616e
  3c:	6b747570 	blvs	1d1d604 <internal_putk+0x1d1d604>
  40:	736e7500 	cmnvc	lr, #0, 10
  44:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  48:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  4c:	6f6c0074 	svcvs	0x006c0074
  50:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  54:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  58:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  5c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  68:	6f6c2067 	svcvs	0x006c2067
  6c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  70:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  74:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  78:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  7c:	2f007261 	svccs	0x00007261
  80:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  84:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  88:	442f616e 	strtmi	r6, [pc], #-366	; 90 <.debug_str+0x90>
  8c:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  90:	73746e65 	cmnvc	r4, #1616	; 0x650
  94:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  98:	2f6c6f6f 	svccs	0x006c6f6f
  9c:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  a0:	2f656765 	svccs	0x00656765
  a4:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  a8:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  ac:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  b0:	30343253 	eorscc	r3, r4, r3, asr r2
  b4:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff8c <internal_putk+0xffffff8c>
  b8:	646f6379 	strbtvs	r6, [pc], #-889	; c0 <.debug_str+0xc0>
  bc:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  c0:	00697062 	rsbeq	r7, r9, r2, rrx
  c4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  c8:	6f687300 	svcvs	0x00687300
  cc:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  d0:	7000746e 	andvc	r7, r0, lr, ror #8
  d4:	006b7475 	rsbeq	r7, fp, r5, ror r4
  d8:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  dc:	702f6362 	eorvc	r6, pc, r2, ror #6
  e0:	2e6b7475 	mcrcs	4, 3, r7, cr11, cr5, {3}
  e4:	6f6c0063 	svcvs	0x006c0063
  e8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  ec:	7300746e 	movwvc	r7, #1134	; 0x46e
  f0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  f4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  f8:	47007261 	strmi	r7, [r0, -r1, ror #4]
  fc:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 100:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 104:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 108:	31303220 	teqcc	r0, r0, lsr #4
 10c:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 110:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 114:	61656c65 	cmnvs	r5, r5, ror #24
 118:	20296573 	eorcs	r6, r9, r3, ror r5
 11c:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 120:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 124:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 128:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 12c:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 130:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 134:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 138:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 13c:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 140:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 144:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 148:	36373131 			; <UNDEFINED> instruction: 0x36373131
 14c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 150:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 154:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 158:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 15c:	36373131 			; <UNDEFINED> instruction: 0x36373131
 160:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 164:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 168:	616f6c66 	cmnvs	pc, r6, ror #24
 16c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 170:	6f733d69 	svcvs	0x00733d69
 174:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 178:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 17c:	616d2d20 	cmnvs	sp, r0, lsr #26
 180:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 184:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 188:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 18c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 190:	4f2d2062 	svcmi	0x002d2062
 194:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 198:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 19c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 1a0:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1a4:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1a8:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1ac:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <internal_putk+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <internal_putk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <internal_putk+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


rpi-rand.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_rand16>:
   0:	e59f2020 	ldr	r2, [pc, #32]	; 28 <rpi_rand16+0x28>
   4:	e1d230b0 	ldrh	r3, [r2]
   8:	e0230123 	eor	r0, r3, r3, lsr #2
   c:	e02001a3 	eor	r0, r0, r3, lsr #3
  10:	e02002a3 	eor	r0, r0, r3, lsr #5
  14:	e2000001 	and	r0, r0, #1, 0
  18:	e1a030a3 	lsr	r3, r3, #1
  1c:	e1830780 	orr	r0, r3, r0, lsl #15
  20:	e1c200b0 	strh	r0, [r2]
  24:	e12fff1e 	bx	lr
  28:	00000000 	andeq	r0, r0, r0

0000002c <rpi_rand32>:
  2c:	e92d4010 	push	{r4, lr}
  30:	ebfffffe 	bl	0 <rpi_rand16>
  34:	e1a04800 	lsl	r4, r0, #16
  38:	ebfffffe 	bl	0 <rpi_rand16>
  3c:	e1840000 	orr	r0, r4, r0
  40:	e8bd8010 	pop	{r4, pc}

00000044 <rpi_reset>:
  44:	e59f3008 	ldr	r3, [pc, #8]	; 54 <rpi_reset+0x10>
  48:	e59f2008 	ldr	r2, [pc, #8]	; 58 <rpi_reset+0x14>
  4c:	e1c320b0 	strh	r2, [r3]
  50:	e12fff1e 	bx	lr
  54:	00000000 	andeq	r0, r0, r0
  58:	fffface1 			; <UNDEFINED> instruction: 0xfffface1

Disassembly of section .data:

00000000 <lfsr>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000142 	andeq	r0, r0, r2, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000011b 	andeq	r0, r0, fp, lsl r1
  10:	0000e50c 	andeq	lr, r0, ip, lsl #10
  14:	00009b00 	andeq	r9, r0, r0, lsl #22
  18:	00000000 	andeq	r0, r0, r0
  1c:	00005c00 	andeq	r5, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	5d070403 	cfstrspl	mvf0, [r7, #-12]
  30:	03000000 	movweq	r0, #0
  34:	010f0601 	tsteq	pc, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000f705 	andeq	pc, r0, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000106 	andeq	r0, r0, r6, lsl #2
  48:	81050803 	tsthi	r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002507 	andeq	r2, r0, r7, lsl #10
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000013 	andeq	r0, r0, r3, lsl r0
  64:	6a070803 	bvs	1c2014 <rpi_reset+0x1c1fd0>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	8f060000 	svchi	0x00060000
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000e0 	andeq	r0, r0, r0, ror #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01010600 	tsteq	r1, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000000e 	andeq	r0, r0, lr
  c4:	56170801 	ldrpl	r0, [r7], -r1, lsl #16
  c8:	05000000 	streq	r0, [r0, #-0]
  cc:	00000003 	andeq	r0, r0, r3
  d0:	69620a00 	stmdbvs	r2!, {r9, fp}^
  d4:	09010074 	stmdbeq	r1, {r2, r4, r5, r6}
  d8:	00002c11 	andeq	r2, r0, r1, lsl ip
  dc:	00380b00 	eorseq	r0, r8, r0, lsl #22
  e0:	16010000 	strne	r0, [r1], -r0
  e4:	00004406 	andeq	r4, r0, r6, lsl #8
  e8:	00001800 	andeq	r1, r0, r0, lsl #16
  ec:	029c0100 	addseq	r0, ip, #0
  f0:	0c000001 	stceq	0, cr0, [r0], {1}
  f4:	00000058 	andeq	r0, r0, r8, asr r0
  f8:	2c191601 	ldccs	6, cr1, [r9], {1}
  fc:	01000000 	mrseq	r0, (UNDEF: 0)
 100:	4d0d0050 	stcmi	0, cr0, [sp, #-320]	; 0xfffffec0
 104:	01000000 	mrseq	r0, (UNDEF: 0)
 108:	005d0f11 	subseq	r0, sp, r1, lsl pc
 10c:	002c0000 	eoreq	r0, ip, r0
 110:	00180000 	andseq	r0, r8, r0
 114:	9c010000 	stcls	0, cr0, [r1], {-0}
 118:	0000012f 	andeq	r0, r0, pc, lsr #2
 11c:	0000340e 	andeq	r3, r0, lr, lsl #8
 120:	00012f00 	andeq	r2, r1, r0, lsl #30
 124:	003c0e00 	eorseq	r0, ip, r0, lsl #28
 128:	012f0000 			; <UNDEFINED> instruction: 0x012f0000
 12c:	0f000000 	svceq	0x00000000
 130:	00000042 	andeq	r0, r0, r2, asr #32
 134:	56100b01 	ldrpl	r0, [r0], -r1, lsl #22
 138:	00000000 	andeq	r0, r0, r0
 13c:	2c000000 	stccs	0, cr0, [r0], {-0}
 140:	01000000 	mrseq	r0, (UNDEF: 0)
 144:	Address 0x0000000000000144 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <rpi_reset+0x2c0068>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <rpi_reset+0xec2cec>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a0e0300 	bcc	380c68 <rpi_reset+0x380c24>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  6c:	0a000018 	beq	d4 <.debug_abbrev+0xd4>
  70:	08030034 	stmdaeq	r3, {r2, r4, r5}
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_reset+0xec2d20>
  78:	13490b39 	movtne	r0, #39737	; 0x9b39
  7c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  80:	03193f01 	tsteq	r9, #1, 30
  84:	3b0b3a0e 	blcc	2ce8c4 <rpi_reset+0x2ce880>
  88:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  8c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  90:	97184006 	ldrls	r4, [r8, -r6]
  94:	13011942 	movwne	r1, #6466	; 0x1942
  98:	050c0000 	streq	r0, [ip, #-0]
  9c:	3a0e0300 	bcc	380ca4 <rpi_reset+0x380c60>
  a0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  a8:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
  ac:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  b0:	0b3a0e03 	bleq	e838c4 <rpi_reset+0xe83880>
  b4:	0b390b3b 	bleq	e42da8 <rpi_reset+0xe42d64>
  b8:	13491927 	movtne	r1, #39207	; 0x9927
  bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  c4:	00130119 	andseq	r0, r3, r9, lsl r1
  c8:	82890e00 	addhi	r0, r9, #0, 28
  cc:	01110001 	tsteq	r1, r1
  d0:	00001331 	andeq	r1, r0, r1, lsr r3
  d4:	3f002e0f 	svccc	0x00002e0f
  d8:	3a0e0319 	bcc	380d44 <rpi_reset+0x380d00>
  dc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  e4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  e8:	97184006 	ldrls	r4, [r8, -r6]
  ec:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000da 	ldrdeq	r0, [r0], -sl
   4:	007e0003 	rsbseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <rpi_reset+0xffffff81>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6e6e612f 	powvsep	f6, f6, #10.0
  2c:	6f442f61 	svcvs	0x00442f61
  30:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  34:	2f73746e 	svccs	0x0073746e
  38:	6f686353 	svcvs	0x00686353
  3c:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  40:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  44:	4a2f6567 	bmi	bd95e8 <rpi_reset+0xbd95a4>
  48:	6f696e75 	svcvs	0x00696e75
  4c:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  50:	53432f32 	movtpl	r2, #16178	; 0x3f32
  54:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  58:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  5c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  60:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  64:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  68:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  6c:	00006564 	andeq	r6, r0, r4, ror #10
  70:	2d697072 	stclcs	0, cr7, [r9, #-456]!	; 0xfffffe38
  74:	646e6172 	strbtvs	r6, [lr], #-370	; 0xfffffe8e
  78:	0100632e 	tsteq	r0, lr, lsr #6
  7c:	70720000 	rsbsvc	r0, r2, r0
  80:	00682e69 	rsbeq	r2, r8, r9, ror #28
  84:	00000002 	andeq	r0, r0, r2
  88:	05002105 	streq	r2, [r0, #-261]	; 0xfffffefb
  8c:	00000002 	andeq	r0, r0, r2
  90:	010a0300 	mrseq	r0, (UNDEF: 58)
  94:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  98:	05010619 	streq	r0, [r1, #-1561]	; 0xfffff9e7
  9c:	35056627 	strcc	r6, [r5, #-1575]	; 0xfffff9d9
  a0:	0605052e 	streq	r0, [r5], -lr, lsr #10
  a4:	0620052f 	strteq	r0, [r0], -pc, lsr #10
  a8:	2e190501 	cfmul32cs	mvfx0, mvfx9, mvfx1
  ac:	054a0a05 	strbeq	r0, [sl, #-2565]	; 0xfffff5fb
  b0:	052f0605 	streq	r0, [pc, #-1541]!	; fffffab3 <rpi_reset+0xfffffa6f>
  b4:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
  b8:	054c0620 	strbeq	r0, [ip, #-1568]	; 0xfffff9e0
  bc:	0d052f05 	stceq	15, cr2, [r5, #-20]	; 0xffffffec
  c0:	1a050106 	bne	1404e0 <rpi_reset+0x14049c>
  c4:	2e23052e 	cfsh64cs	mvdx0, mvdx3, #30
  c8:	052f0105 	streq	r0, [pc, #-261]!	; ffffffcb <rpi_reset+0xffffff87>
  cc:	054d061f 	strbeq	r0, [sp, #-1567]	; 0xfffff9e1
  d0:	0a051305 	beq	144cec <rpi_reset+0x144ca8>
  d4:	01050106 	tsteq	r5, r6, lsl #2
  d8:	00060267 	andeq	r0, r6, r7, ror #4
  dc:	Address 0x00000000000000dc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	666c0072 			; <UNDEFINED> instruction: 0x666c0072
  10:	6c007273 	sfmvs	f7, 4, [r0], {115}	; 0x73
  14:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  18:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  1c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  20:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  24:	6f687300 	svcvs	0x00687300
  28:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  2c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  30:	2064656e 	rsbcs	r6, r4, lr, ror #10
  34:	00746e69 	rsbseq	r6, r4, r9, ror #28
  38:	5f697072 	svcpl	0x00697072
  3c:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  40:	70720074 	rsbsvc	r0, r2, r4, ror r0
  44:	61725f69 	cmnvs	r2, r9, ror #30
  48:	3631646e 	ldrtcc	r6, [r1], -lr, ror #8
  4c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  50:	6e61725f 	mcrvs	2, 3, r7, cr1, cr15, {2}
  54:	00323364 	eorseq	r3, r2, r4, ror #6
  58:	64656573 	strbtvs	r6, [r5], #-1395	; 0xfffffa8d
  5c:	736e7500 	cmnvc	lr, #0, 10
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	6f6c0074 	svcvs	0x006c0074
  6c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  70:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  74:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  78:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  7c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  80:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  84:	6f6c2067 	svcvs	0x006c2067
  88:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  8c:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  90:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  94:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  98:	2f007261 	svccs	0x00007261
  9c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  a0:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  a4:	442f616e 	strtmi	r6, [pc], #-366	; ac <.debug_str+0xac>
  a8:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  ac:	73746e65 	cmnvc	r4, #1616	; 0x650
  b0:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  b4:	2f6c6f6f 	svccs	0x006c6f6f
  b8:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  bc:	2f656765 	svccs	0x00656765
  c0:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  c4:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  c8:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  cc:	30343253 	eorscc	r3, r4, r3, asr r2
  d0:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffffa8 <rpi_reset+0xffffff64>
  d4:	646f6379 	strbtvs	r6, [pc], #-889	; dc <.debug_str+0xdc>
  d8:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  dc:	00697062 	rsbeq	r7, r9, r2, rrx
  e0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  e4:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; ec <.debug_str+0xec>
  e8:	2f636269 	svccs	0x00636269
  ec:	2d697072 	stclcs	0, cr7, [r9, #-456]!	; 0xfffffe38
  f0:	646e6172 	strbtvs	r6, [lr], #-370	; 0xfffffe8e
  f4:	7300632e 	movwvc	r6, #814	; 0x32e
  f8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  fc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 100:	74757000 	ldrbtvc	r7, [r5], #-0
 104:	6f6c006b 	svcvs	0x006c006b
 108:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 10c:	7300746e 	movwvc	r7, #1134	; 0x46e
 110:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 114:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 118:	47007261 	strmi	r7, [r0, -r1, ror #4]
 11c:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 120:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 124:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 128:	31303220 	teqcc	r0, r0, lsr #4
 12c:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 130:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 134:	61656c65 	cmnvs	r5, r5, ror #24
 138:	20296573 	eorcs	r6, r9, r3, ror r5
 13c:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 140:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 144:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 148:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 14c:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 150:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 154:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 158:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 15c:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 160:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 164:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 168:	36373131 			; <UNDEFINED> instruction: 0x36373131
 16c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 170:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 174:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 178:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 17c:	36373131 			; <UNDEFINED> instruction: 0x36373131
 180:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 184:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 188:	616f6c66 	cmnvs	pc, r6, ror #24
 18c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 190:	6f733d69 	svcvs	0x00733d69
 194:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 198:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 19c:	616d2d20 	cmnvs	sp, r0, lsr #26
 1a0:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 1a4:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 1a8:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 1ac:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 1b0:	4f2d2062 	svcmi	0x002d2062
 1b4:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 1b8:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 1bc:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 1c0:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1c4:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1c8:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1cc:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_reset+0x80a5ac>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	00000014 	andeq	r0, r0, r4, lsl r0
  24:	00000000 	andeq	r0, r0, r0
  28:	0000002c 	andeq	r0, r0, ip, lsr #32
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  34:	00018e02 	andeq	r8, r1, r2, lsl #28
  38:	0000000c 	andeq	r0, r0, ip
  3c:	00000000 	andeq	r0, r0, r0
  40:	00000044 	andeq	r0, r0, r4, asr #32
  44:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_reset+0x12cd7e8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_reset+0x463ec>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


snprintk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <snprintk>:
   0:	e92d000c 	push	{r2, r3}
   4:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   8:	e24dd00c 	sub	sp, sp, #12, 0
   c:	e28d3014 	add	r3, sp, #20, 0
  10:	e58d3004 	str	r3, [sp, #4]
  14:	e59d2010 	ldr	r2, [sp, #16]
  18:	ebfffffe 	bl	0 <va_printk>
  1c:	e28dd00c 	add	sp, sp, #12, 0
  20:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
  24:	e28dd008 	add	sp, sp, #8, 0
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001a3 	andeq	r0, r0, r3, lsr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000136 	andeq	r0, r0, r6, lsr r1
  10:	0000640c 	andeq	r6, r0, ip, lsl #8
  14:	0000c300 	andeq	ip, r0, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	001a0200 	andseq	r0, sl, r0, lsl #4
  28:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
  2c:	0000311b 	andeq	r3, r0, fp, lsl r1
  30:	009f0300 	addseq	r0, pc, r0, lsl #6
  34:	05040000 	streq	r0, [r4, #-0]
  38:	00004800 	andeq	r4, r0, r0, lsl #16
  3c:	009a0400 	addseq	r0, sl, r0, lsl #8
  40:	00480000 	subeq	r0, r8, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	5c020405 	cfstrspl	mvf0, [r2], {5}
  4c:	02000000 	andeq	r0, r0, #0, 0
  50:	00251863 	eoreq	r1, r5, r3, ror #16
  54:	04060000 	streq	r0, [r6], #-0
  58:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
  5c:	00000200 	andeq	r0, r0, r0, lsl #4
  60:	d1030000 	mrsle	r0, (UNDEF: 3)
  64:	00006917 	andeq	r6, r0, r7, lsl r9
  68:	07040700 	streq	r0, [r4, -r0, lsl #14]
  6c:	00000076 	andeq	r0, r0, r6, ror r0
  70:	2a060107 	bcs	180424 <snprintk+0x180424>
  74:	07000001 	streq	r0, [r0, -r1]
  78:	010d0502 	tsteq	sp, r2, lsl #10
  7c:	04070000 	streq	r0, [r7], #-0
  80:	00012105 	andeq	r2, r1, r5, lsl #2
  84:	05080700 	streq	r0, [r8, #-1792]	; 0xfffff900
  88:	000000a9 	andeq	r0, r0, r9, lsr #1
  8c:	29080107 	stmdbcs	r8, {r0, r1, r2, r8}
  90:	07000000 	streq	r0, [r0, -r0]
  94:	00490702 	subeq	r0, r9, r2, lsl #14
  98:	04070000 	streq	r0, [r7], #-0
  9c:	00003707 	andeq	r3, r0, r7, lsl #14
  a0:	07080700 	streq	r0, [r8, -r0, lsl #14]
  a4:	00000083 	andeq	r0, r0, r3, lsl #1
  a8:	00005608 	andeq	r5, r0, r8, lsl #12
  ac:	0000b700 	andeq	fp, r0, r0, lsl #14
  b0:	00560900 	subseq	r0, r6, r0, lsl #18
  b4:	0a000000 	beq	bc <.debug_info+0xbc>
  b8:	000000b7 	strheq	r0, [r0], -r7
  bc:	c30e1c04 	movwgt	r1, #60420	; 0xec04
  c0:	0b000000 	bleq	c8 <.debug_info+0xc8>
  c4:	0000a804 	andeq	sl, r0, r4, lsl #16
  c8:	00560800 	subseq	r0, r6, r0, lsl #16
  cc:	00d80000 	sbcseq	r0, r8, r0
  d0:	d8090000 	stmdale	r9, {}	; <UNPREDICTABLE>
  d4:	00000000 	andeq	r0, r0, r0
  d8:	00e5040b 	rsceq	r0, r5, fp, lsl #8
  dc:	01070000 	mrseq	r0, (UNDEF: 7)
  e0:	00010808 	andeq	r0, r1, r8, lsl #16
  e4:	00de0c00 	sbcseq	r0, lr, r0, lsl #24
  e8:	1c0a0000 	stcne	0, cr0, [sl], {-0}
  ec:	04000001 	streq	r0, [r0], #-1
  f0:	00f60e21 	rscseq	r0, r6, r1, lsr #28
  f4:	040b0000 	streq	r0, [fp], #-0
  f8:	000000c9 	andeq	r0, r0, r9, asr #1
  fc:	0000070d 	andeq	r0, r0, sp, lsl #14
 100:	05050100 	streq	r0, [r5, #-256]	; 0xffffff00
 104:	00000056 	andeq	r0, r0, r6, asr r0
 108:	00000000 	andeq	r0, r0, r0
 10c:	0000002c 	andeq	r0, r0, ip, lsr #32
 110:	01949c01 	orrseq	r9, r4, r1, lsl #24
 114:	620e0000 	andvs	r0, lr, #0, 0
 118:	01006675 	tsteq	r0, r5, ror r6
 11c:	01941405 	orrseq	r1, r4, r5, lsl #8
 120:	00040000 	andeq	r0, r4, r0
 124:	00000000 	andeq	r0, r0, r0
 128:	6e0e0000 	cdpvs	0, 0, cr0, cr14, cr0, {0}
 12c:	20050100 	andcs	r0, r5, r0, lsl #2
 130:	0000005d 	andeq	r0, r0, sp, asr r0
 134:	00000029 	andeq	r0, r0, r9, lsr #32
 138:	00000025 	andeq	r0, r0, r5, lsr #32
 13c:	746d660f 	strbtvc	r6, [sp], #-1551	; 0xfffff9f1
 140:	2f050100 	svccs	0x00050100
 144:	000000d8 	ldrdeq	r0, [r0], -r8
 148:	10789102 	rsbsne	r9, r8, r2, lsl #2
 14c:	00011711 	andeq	r1, r1, r1, lsl r7
 150:	0d060100 	stfeqs	f0, [r6, #-0]
 154:	0000004a 	andeq	r0, r0, sl, asr #32
 158:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
 15c:	01007a73 	tsteq	r0, r3, ror sl
 160:	00560d08 	subseq	r0, r6, r8, lsl #26
 164:	004c0000 	subeq	r0, ip, r0
 168:	004a0000 	subeq	r0, sl, r0
 16c:	1c130000 	ldcne	0, cr0, [r3], {-0}
 170:	9a000000 	bls	178 <.debug_info+0x178>
 174:	14000001 	strne	r0, [r0], #-1
 178:	f3035001 	vhadd.u8	d5, d3, d1
 17c:	01145001 	tsteq	r4, r1
 180:	01f30351 	mvnseq	r0, r1, asr r3
 184:	52011451 	andpl	r1, r1, #1358954496	; 0x51000000
 188:	06609103 	strbteq	r9, [r0], -r3, lsl #2
 18c:	02530114 	subseq	r0, r3, #5
 190:	00006491 	muleq	r0, r1, r4
 194:	00de040b 	sbcseq	r0, lr, fp, lsl #8
 198:	10150000 	andsne	r0, r5, r0
 19c:	10000000 	andne	r0, r0, r0
 1a0:	06000000 	streq	r0, [r0], -r0
 1a4:	Address 0x00000000000001a4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <snprintk+0xec2d08>
  1c:	13490b39 	movtne	r0, #39737	; 0x9b39
  20:	13030000 	movwne	r0, #12288	; 0x3000
  24:	0b0e0301 	bleq	380c30 <snprintk+0x380c30>
  28:	3b0b3a0b 	blcc	2ce85c <snprintk+0x2ce85c>
  2c:	0013010b 	andseq	r0, r3, fp, lsl #2
  30:	000d0400 	andeq	r0, sp, r0, lsl #8
  34:	13490e03 	movtne	r0, #40451	; 0x9e03
  38:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
  3c:	0f050000 	svceq	0x00050000
  40:	000b0b00 	andeq	r0, fp, r0, lsl #22
  44:	00240600 	eoreq	r0, r4, r0, lsl #12
  48:	0b3e0b0b 	bleq	f82c7c <snprintk+0xf82c7c>
  4c:	00000803 	andeq	r0, r0, r3, lsl #16
  50:	0b002407 	bleq	9074 <snprintk+0x9074>
  54:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  58:	0800000e 	stmdaeq	r0, {r1, r2, r3}
  5c:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  60:	13011349 	movwne	r1, #4937	; 0x1349
  64:	05090000 	streq	r0, [r9, #-0]
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	00340a00 	eorseq	r0, r4, r0, lsl #20
  70:	0b3a0e03 	bleq	e83884 <snprintk+0xe83884>
  74:	0b390b3b 	bleq	e42d68 <snprintk+0xe42d68>
  78:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  7c:	0000193c 	andeq	r1, r0, ip, lsr r9
  80:	0b000f0b 	bleq	3cb4 <snprintk+0x3cb4>
  84:	0013490b 	andseq	r4, r3, fp, lsl #18
  88:	00260c00 	eoreq	r0, r6, r0, lsl #24
  8c:	00001349 	andeq	r1, r0, r9, asr #6
  90:	3f012e0d 	svccc	0x00012e0d
  94:	3a0e0319 	bcc	380d00 <snprintk+0x380d00>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	050e0000 	streq	r0, [lr, #-0]
  b0:	3a080300 	bcc	200cb8 <snprintk+0x200cb8>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	1742b717 	smlaldne	fp, r2, r7, r7
  c0:	050f0000 	streq	r0, [pc, #-0]	; c8 <.debug_abbrev+0xc8>
  c4:	3a080300 	bcc	200ccc <snprintk+0x200ccc>
  c8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  d0:	10000018 	andne	r0, r0, r8, lsl r0
  d4:	00000018 	andeq	r0, r0, r8, lsl r0
  d8:	03003411 	movweq	r3, #1041	; 0x411
  dc:	3b0b3a0e 	blcc	2ce91c <snprintk+0x2ce91c>
  e0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  e4:	00180213 	andseq	r0, r8, r3, lsl r2
  e8:	00341200 	eorseq	r1, r4, r0, lsl #4
  ec:	0b3a0803 	bleq	e82100 <snprintk+0xe82100>
  f0:	0b390b3b 	bleq	e42de4 <snprintk+0xe42de4>
  f4:	17021349 	strne	r1, [r2, -r9, asr #6]
  f8:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  fc:	82891300 	addhi	r1, r9, #0, 6
 100:	01110101 	tsteq	r1, r1, lsl #2
 104:	00001331 	andeq	r1, r0, r1, lsr r3
 108:	01828a14 	orreq	r8, r2, r4, lsl sl
 10c:	91180200 	tstls	r8, r0, lsl #4
 110:	00001842 	andeq	r1, r0, r2, asr #16
 114:	3f002e15 	svccc	0x00002e15
 118:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 11c:	3a0e030e 	bcc	380d5c <snprintk+0x380d5c>
 120:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 124:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000001b 	andeq	r0, r0, fp, lsl r0
   c:	1b500001 	blne	1400018 <snprintk+0x1400018>
  10:	2c000000 	stccs	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  2c:	00001b00 	andeq	r1, r0, r0, lsl #22
  30:	51000100 	mrspl	r0, (UNDEF: 16)
  34:	0000001b 	andeq	r0, r0, fp, lsl r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f51 	andeq	r9, r0, r1, asr pc
	...
  4c:	0000001c 	andeq	r0, r0, ip, lsl r0
  50:	0000002c 	andeq	r0, r0, ip, lsr #32
  54:	00500001 	subseq	r0, r0, r1
  58:	00000000 	andeq	r0, r0, r0
  5c:	Address 0x000000000000005c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000135 	andeq	r0, r0, r5, lsr r1
   4:	01090003 	tsteq	r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <snprintk+0xffffffc5>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <snprintk+0xfffffe60>
  28:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  2c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  30:	2f72616c 	svccs	0x0072616c
  34:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  38:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  3c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  40:	2f392d69 	svccs	0x00392d69
  44:	30322d39 	eorscc	r2, r2, r9, lsr sp
  48:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  4c:	3173632d 	cmncc	r3, sp, lsr #6
  50:	2f653730 	svccs	0x00653730
  54:	2f62696c 	svccs	0x0062696c
  58:	2f636367 	svccs	0x00636367
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  64:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  68:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  6c:	2f312e32 	svccs	0x00312e32
  70:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  74:	00656475 	rsbeq	r6, r5, r5, ror r4
  78:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  7c:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  80:	2f616e6e 	svccs	0x00616e6e
  84:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  88:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  8c:	63532f73 	cmpvs	r3, #460	; 0x1cc
  90:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; fffffef8 <snprintk+0xfffffef8>
  94:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; ffffffe0 <snprintk+0xffffffe0>
  98:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
  9c:	6e754a2f 	vaddvs.f32	s9, s10, s31
  a0:	2f726f69 	svccs	0x00726f69
  a4:	2f323253 	svccs	0x00323253
  a8:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
  ac:	2f584c30 	svccs	0x00584c30
  b0:	6f63796d 	svcvs	0x0063796d
  b4:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; ffffff2c <snprintk+0xffffff2c>
  b8:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  bc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  c0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  c4:	6e730000 	cdpvs	0, 7, cr0, cr3, cr0, {0}
  c8:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  cc:	632e6b74 			; <UNDEFINED> instruction: 0x632e6b74
  d0:	00000100 	andeq	r0, r0, r0, lsl #2
  d4:	61647473 	smcvs	18243	; 0x4743
  d8:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
  dc:	00000200 	andeq	r0, r0, r0, lsl #4
  e0:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
  e4:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
  e8:	00000200 	andeq	r0, r0, r0, lsl #4
  ec:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  f0:	00030068 	andeq	r0, r3, r8, rrx
  f4:	75623c00 	strbvc	r3, [r2, #-3072]!	; 0xfffff400
  f8:	2d746c69 	ldclcs	12, cr6, [r4, #-420]!	; 0xfffffe5c
  fc:	003e6e69 	eorseq	r6, lr, r9, ror #28
 100:	76000000 	strvc	r0, [r0], -r0
 104:	72702d61 	rsbsvc	r2, r0, #6208	; 0x1840
 108:	6b746e69 	blvs	1d1bab4 <snprintk+0x1d1bab4>
 10c:	0100682e 	tsteq	r0, lr, lsr #16
 110:	05000000 	streq	r0, [r0, #-0]
 114:	02050039 	andeq	r0, r5, #57, 0	; 0x39
 118:	00000000 	andeq	r0, r0, r0
 11c:	05010616 	streq	r0, [r1, #-1558]	; 0xfffff9ea
 120:	13670605 	cmnne	r7, #5242880	; 0x500000
 124:	054b0905 	strbeq	r0, [fp, #-2309]	; 0xfffff6fb
 128:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
 12c:	134b0605 	movtne	r0, #46597	; 0xb605
 130:	13060105 	movwne	r0, #24837	; 0x6105
 134:	01000802 	tsteq	r0, r2, lsl #16
 138:	Address 0x0000000000000138 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7300745f 	movwvc	r7, #1119	; 0x45f
   8:	6972706e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, sp, lr}^
   c:	006b746e 	rsbeq	r7, fp, lr, ror #8
  10:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
  14:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  18:	5f5f006b 	svcpl	0x005f006b
  1c:	63756e67 	cmnvs	r5, #1648	; 0x670
  20:	5f61765f 	svcpl	0x0061765f
  24:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  28:	736e7500 	cmnvc	lr, #0, 10
  2c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  30:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  34:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  38:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  3c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  44:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  48:	6f687300 	svcvs	0x00687300
  4c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  50:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  54:	2064656e 	rsbcs	r6, r4, lr, ror #10
  58:	00746e69 	rsbseq	r6, r4, r9, ror #28
  5c:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
  60:	00747369 	rsbseq	r7, r4, r9, ror #6
  64:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  68:	732f6362 			; <UNDEFINED> instruction: 0x732f6362
  6c:	6972706e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, sp, lr}^
  70:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
  74:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
  78:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  7c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  80:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  84:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  88:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  8c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  90:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  94:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  98:	5f5f0074 	svcpl	0x005f0074
  9c:	5f007061 	svcpl	0x00007061
  a0:	5f61765f 	svcpl	0x0061765f
  a4:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  a8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  ac:	6f6c2067 	svcvs	0x006c2067
  b0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  b4:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  b8:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  bc:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  c0:	2f007261 	svccs	0x00007261
  c4:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  c8:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  cc:	442f616e 	strtmi	r6, [pc], #-366	; d4 <.debug_str+0xd4>
  d0:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  d4:	73746e65 	cmnvc	r4, #1616	; 0x650
  d8:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  dc:	2f6c6f6f 	svccs	0x006c6f6f
  e0:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  e4:	2f656765 	svccs	0x00656765
  e8:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  ec:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  f0:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  f4:	30343253 	eorscc	r3, r4, r3, asr r2
  f8:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffffd0 <snprintk+0xffffffd0>
  fc:	646f6379 	strbtvs	r6, [pc], #-889	; 104 <.debug_str+0x104>
 100:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 104:	00697062 	rsbeq	r7, r9, r2, rrx
 108:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 10c:	6f687300 	svcvs	0x00687300
 110:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 114:	6100746e 	tstvs	r0, lr, ror #8
 118:	00736772 	rsbseq	r6, r3, r2, ror r7
 11c:	6b747570 	blvs	1d1d6e4 <snprintk+0x1d1d6e4>
 120:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 124:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 128:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 12c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 130:	61686320 	cmnvs	r8, r0, lsr #6
 134:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 138:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 13c:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 140:	20312e32 	eorscs	r2, r1, r2, lsr lr
 144:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 148:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 14c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 150:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 154:	5b202965 	blpl	80a6f0 <snprintk+0x80a6f0>
 158:	2f4d5241 	svccs	0x004d5241
 15c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 160:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 164:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 168:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 16c:	6f697369 	svcvs	0x00697369
 170:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 174:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 178:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 17c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 180:	316d7261 	cmncc	sp, r1, ror #4
 184:	6a363731 	bvs	d8de50 <snprintk+0xd8de50>
 188:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 18c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 190:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 194:	316d7261 	cmncc	sp, r1, ror #4
 198:	6a363731 	bvs	d8de64 <snprintk+0xd8de64>
 19c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1a0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 1a4:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 1a8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 1ac:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 1b0:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 1b4:	206d7261 	rsbcs	r7, sp, r1, ror #4
 1b8:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1bc:	613d6863 	teqvs	sp, r3, ror #16
 1c0:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 1c4:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1c8:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1cc:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1d0:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1d4:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1d8:	20393975 	eorscs	r3, r9, r5, ror r9
 1dc:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1e0:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1e4:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1e8:	Address 0x00000000000001e8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <snprintk+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000028 	andeq	r0, r0, r8, lsr #32
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	82080e42 	andhi	r0, r8, #1056	; 0x420
  24:	42018302 	andmi	r8, r1, #134217728	; 0x8000000
  28:	038e0c0e 	orreq	r0, lr, #3584	; 0xe00
  2c:	4a180e42 	bmi	60393c <snprintk+0x60393c>
  30:	ce420c0e 	cdpgt	12, 4, cr0, cr2, cr14, {0}
  34:	c342080e 	movtgt	r0, #10254	; 0x280e
  38:	00000ec2 	andeq	r0, r0, r2, asr #29

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <snprintk+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <snprintk+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strcat.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcat>:
   0:	e1a02000 	mov	r2, r0
   4:	e1a03002 	mov	r3, r2
   8:	e2822001 	add	r2, r2, #1, 0
   c:	e5d3c000 	ldrb	ip, [r3]
  10:	e35c0000 	cmp	ip, #0, 0
  14:	1afffffa 	bne	4 <strcat+0x4>
  18:	e2433001 	sub	r3, r3, #1, 0
  1c:	e5d12000 	ldrb	r2, [r1]
  20:	e2811001 	add	r1, r1, #1, 0
  24:	e5e32001 	strb	r2, [r3, #1]!
  28:	e3520000 	cmp	r2, #0, 0
  2c:	1afffffa 	bne	1c <strcat+0x1c>
  30:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000137 	andeq	r0, r0, r7, lsr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000fb 	strdeq	r0, [r0], -fp
  10:	00003f0c 	andeq	r3, r0, ip, lsl #30
  14:	00008d00 	andeq	r8, r0, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	4f070403 	svcmi	0x00070403
  30:	03000000 	movweq	r0, #0
  34:	00ef0601 	rsceq	r0, pc, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000d705 	andeq	sp, r0, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000e6 	andeq	r0, r0, r6, ror #1
  48:	73050803 	movwvc	r0, #22531	; 0x5803
  4c:	03000000 	movweq	r0, #0
  50:	00050801 	andeq	r0, r5, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002507 	andeq	r2, r0, r7, lsl #10
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000013 	andeq	r0, r0, r3, lsl r0
  64:	5c070803 	stcpl	8, cr0, [r7], {3}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	81060000 	mrshi	r0, (UNDEF: 6)
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000d2 	ldrdeq	r0, [r0], -r2
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00e10600 	rsceq	r0, r1, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000038 	andeq	r0, r0, r8, lsr r0
  c4:	34070401 	strcc	r0, [r7], #-1025	; 0xfffffbff
  c8:	00000001 	andeq	r0, r0, r1
  cc:	34000000 	strcc	r0, [r0], #-0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001349c 	muleq	r1, ip, r4
  d8:	00000a00 	andeq	r0, r0, r0, lsl #20
  dc:	04010000 	streq	r0, [r1], #-0
  e0:	00013415 	andeq	r3, r1, r5, lsl r4
  e4:	0b500100 	bleq	14004ec <strcat+0x14004ec>
  e8:	00637273 	rsbeq	r7, r3, r3, ror r2
  ec:	9b270401 	blls	9c10f8 <strcat+0x9c10f8>
  f0:	04000000 	streq	r0, [r0], #-0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	0c000000 	stceq	0, cr0, [r0], {-0}
  fc:	01003173 	tsteq	r0, r3, ror r1
 100:	01340b05 	teqeq	r4, r5, lsl #22
 104:	002f0000 	eoreq	r0, pc, r0
 108:	00250000 	eoreq	r0, r5, r0
 10c:	730c0000 	movwvc	r0, #49152	; 0xc000
 110:	06010032 			; <UNDEFINED> instruction: 0x06010032
 114:	00009b11 	andeq	r9, r0, r1, lsl fp
 118:	00007400 	andeq	r7, r0, r0, lsl #8
 11c:	00007000 	andeq	r7, r0, r0
 120:	00630c00 	rsbeq	r0, r3, r0, lsl #24
 124:	a10a0701 	tstge	sl, r1, lsl #14
 128:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
 12c:	94000000 	strls	r0, [r0], #-0
 130:	00000000 	andeq	r0, r0, r0
 134:	00a10407 	adceq	r0, r1, r7, lsl #8
 138:	Address 0x0000000000000138 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strcat+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strcat+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strcat+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a0e 	blcc	2ce8c0 <strcat+0x2ce8c0>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	00180213 	andseq	r0, r8, r3, lsl r2
  8c:	00050b00 	andeq	r0, r5, r0, lsl #22
  90:	0b3a0803 	bleq	e820a4 <strcat+0xe820a4>
  94:	0b390b3b 	bleq	e42d88 <strcat+0xe42d88>
  98:	17021349 	strne	r1, [r2, -r9, asr #6]
  9c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  a0:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a4:	0b3a0803 	bleq	e820b8 <strcat+0xe820b8>
  a8:	0b390b3b 	bleq	e42d9c <strcat+0xe42d9c>
  ac:	17021349 	strne	r1, [r2, -r9, asr #6]
  b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000001c 	andeq	r0, r0, ip, lsl r0
   c:	1c510001 	mrrcne	0, 0, r0, r1, cr1
  10:	34000000 	strcc	r0, [r0], #-0
  14:	04000000 	streq	r0, [r0], #-0
  18:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	01010000 	mrseq	r0, (UNDEF: 1)
  2c:	00000000 	andeq	r0, r0, r0
  30:	04000000 	streq	r0, [r0], #-0
  34:	01000000 	mrseq	r0, (UNDEF: 0)
  38:	00045000 	andeq	r5, r4, r0
  3c:	001c0000 	andseq	r0, ip, r0
  40:	00010000 	andeq	r0, r1, r0
  44:	00001c52 	andeq	r1, r0, r2, asr ip
  48:	00002400 	andeq	r2, r0, r0, lsl #8
  4c:	53000100 	movwpl	r0, #256	; 0x100
  50:	00000024 	andeq	r0, r0, r4, lsr #32
  54:	00000028 	andeq	r0, r0, r8, lsr #32
  58:	01730003 	cmneq	r3, r3
  5c:	0000289f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  60:	00003400 	andeq	r3, r0, r0, lsl #8
  64:	53000100 	movwpl	r0, #256	; 0x100
	...
  70:	00000003 	andeq	r0, r0, r3
  74:	00000000 	andeq	r0, r0, r0
  78:	00000024 	andeq	r0, r0, r4, lsr #32
  7c:	24510001 	ldrbcs	r0, [r1], #-1
  80:	34000000 	strcc	r0, [r0], #-0
  84:	03000000 	movweq	r0, #0
  88:	9f7f7100 	svcls	0x007f7100
	...
  98:	00000010 	andeq	r0, r0, r0, lsl r0
  9c:	0000001c 	andeq	r0, r0, ip, lsl r0
  a0:	245c0001 	ldrbcs	r0, [ip], #-1
  a4:	34000000 	strcc	r0, [r0], #-0
  a8:	01000000 	mrseq	r0, (UNDEF: 0)
  ac:	00005200 	andeq	r5, r0, r0, lsl #4
  b0:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000107 	andeq	r0, r0, r7, lsl #2
   4:	007c0003 	rsbseq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strcat+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6e6e612f 	powvsep	f6, f6, #10.0
  2c:	6f442f61 	svcvs	0x00442f61
  30:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  34:	2f73746e 	svccs	0x0073746e
  38:	6f686353 	svcvs	0x00686353
  3c:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  40:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  44:	4a2f6567 	bmi	bd95e8 <strcat+0xbd95e8>
  48:	6f696e75 	svcvs	0x00696e75
  4c:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  50:	53432f32 	movtpl	r2, #16178	; 0x3f32
  54:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  58:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  5c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  60:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  64:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  68:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  6c:	00006564 	andeq	r6, r0, r4, ror #10
  70:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
  74:	632e7461 			; <UNDEFINED> instruction: 0x632e7461
  78:	00000100 	andeq	r0, r0, r0, lsl #2
  7c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  80:	00020068 	andeq	r0, r2, r8, rrx
  84:	2c050000 	stccs	0, cr0, [r5], {-0}
  88:	00020500 	andeq	r0, r2, r0, lsl #10
  8c:	15000000 	strne	r0, [r0, #-0]
  90:	13130505 	tstne	r3, #20971520	; 0x1400000
  94:	11060b05 	tstne	r6, r5, lsl #22
  98:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
  9c:	30060104 	andcc	r0, r6, r4, lsl #2
  a0:	01040200 	mrseq	r0, R12_usr
  a4:	00090515 	andeq	r0, r9, r5, lsl r5
  a8:	13010402 	movwne	r0, #5122	; 0x1402
  ac:	02001005 	andeq	r1, r0, #5, 0
  b0:	2e060104 	adfcss	f0, f6, f4
  b4:	02000b05 	andeq	r0, r0, #5120	; 0x1400
  b8:	002e0104 	eoreq	r0, lr, r4, lsl #2
  bc:	06010402 	streq	r0, [r1], -r2, lsl #8
  c0:	0005052f 	andeq	r0, r5, pc, lsr #10
  c4:	06010402 	streq	r0, [r1], -r2, lsl #8
  c8:	054e0601 	strbeq	r0, [lr, #-1537]	; 0xfffff9ff
  cc:	05010608 	streq	r0, [r1, #-1544]	; 0xfffff9f8
  d0:	04020005 	streq	r0, [r2], #-5
  d4:	052f0601 	streq	r0, [pc, #-1537]!	; fffffadb <strcat+0xfffffadb>
  d8:	04020009 	streq	r0, [r2], #-9
  dc:	0b051301 	bleq	144ce8 <strcat+0x144ce8>
  e0:	01040200 	mrseq	r0, R12_usr
  e4:	09050106 	stmdbeq	r5, {r1, r2, r8}
  e8:	01040200 	mrseq	r0, R12_usr
  ec:	0f054b06 	svceq	0x00054b06
  f0:	01040200 	mrseq	r0, R12_usr
  f4:	0d050106 	stfeqs	f0, [r5, #-24]	; 0xffffffe8
  f8:	01040200 	mrseq	r0, R12_usr
  fc:	05052f06 	streq	r2, [r5, #-3846]	; 0xfffff0fa
 100:	01040200 	mrseq	r0, R12_usr
 104:	06020106 	streq	r0, [r2], -r6, lsl #2
 108:	Address 0x0000000000000108 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74736564 	ldrbtvc	r6, [r3], #-1380	; 0xfffffa9c
   4:	736e7500 	cmnvc	lr, #0, 10
   8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
   c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  10:	6c007261 	sfmvs	f7, 4, [r0], {97}	; 0x61
  14:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  18:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  1c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  20:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  24:	6f687300 	svcvs	0x00687300
  28:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  2c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  30:	2064656e 	rsbcs	r6, r4, lr, ror #10
  34:	00746e69 	rsbseq	r6, r4, r9, ror #28
  38:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
  3c:	2e007461 	cdpcs	4, 0, cr7, cr0, cr1, {3}
  40:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  44:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
  48:	74616372 	strbtvc	r6, [r1], #-882	; 0xfffffc8e
  4c:	7500632e 	strvc	r6, [r0, #-814]	; 0xfffffcd2
  50:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  54:	2064656e 	rsbcs	r6, r4, lr, ror #10
  58:	00746e69 	rsbseq	r6, r4, r9, ror #28
  5c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  60:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  64:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  68:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  6c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  70:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  74:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  78:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  7c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  80:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  84:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  88:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  8c:	73552f00 	cmpvc	r5, #0, 30
  90:	2f737265 	svccs	0x00737265
  94:	616e6e61 	cmnvs	lr, r1, ror #28
  98:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  9c:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  a0:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  a4:	6f6f6863 	svcvs	0x006f6863
  a8:	6f432f6c 	svcvs	0x00432f6c
  ac:	67656c6c 	strbvs	r6, [r5, -ip, ror #24]!
  b0:	754a2f65 	strbvc	r2, [sl, #-3941]	; 0xfffff09b
  b4:	726f696e 	rsbvc	r6, pc, #1802240	; 0x1b8000
  b8:	3232532f 	eorscc	r5, r2, #-1140850688	; 0xbc000000
  bc:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
  c0:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
  c4:	63796d2f 	cmnvs	r9, #3008	; 0xbc0
  c8:	2f65646f 	svccs	0x0065646f
  cc:	7062696c 	rsbvc	r6, r2, ip, ror #18
  d0:	68630069 	stmdavs	r3!, {r0, r3, r5, r6}^
  d4:	73007261 	movwvc	r7, #609	; 0x261
  d8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  dc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  e0:	74757000 	ldrbtvc	r7, [r5], #-0
  e4:	6f6c006b 	svcvs	0x006c006b
  e8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  ec:	7300746e 	movwvc	r7, #1134	; 0x46e
  f0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  f4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  f8:	47007261 	strmi	r7, [r0, -r1, ror #4]
  fc:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 100:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 104:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 108:	31303220 	teqcc	r0, r0, lsr #4
 10c:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 110:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 114:	61656c65 	cmnvs	r5, r5, ror #24
 118:	20296573 	eorcs	r6, r9, r3, ror r5
 11c:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 120:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 124:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 128:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 12c:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 130:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 134:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 138:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 13c:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 140:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 144:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 148:	36373131 			; <UNDEFINED> instruction: 0x36373131
 14c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 150:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 154:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 158:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 15c:	36373131 			; <UNDEFINED> instruction: 0x36373131
 160:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 164:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 168:	616f6c66 	cmnvs	pc, r6, ror #24
 16c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 170:	6f733d69 	svcvs	0x00733d69
 174:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 178:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 17c:	616d2d20 	cmnvs	sp, r0, lsr #26
 180:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 184:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 188:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 18c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 190:	4f2d2062 	svcmi	0x002d2062
 194:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 198:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 19c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 1a0:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1a4:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1a8:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1ac:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strcat+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcat+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcat+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strchr.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strchr>:
   0:	e5d03000 	ldrb	r3, [r0]
   4:	e6ef2071 	uxtb	r2, r1
   8:	e1530002 	cmp	r3, r2
   c:	012fff1e 	bxeq	lr
  10:	e2800001 	add	r0, r0, #1, 0
  14:	e3530000 	cmp	r3, #0, 0
  18:	1afffff8 	bne	0 <strchr>
  1c:	e3a00000 	mov	r0, #0, 0
  20:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000101 	andeq	r0, r0, r1, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000f6 	strdeq	r0, [r0], -r6
  10:	0000070c 	andeq	r0, r0, ip, lsl #14
  14:	00008800 	andeq	r8, r0, r0, lsl #16
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	4a070403 	bmi	1c1014 <strchr+0x1c1014>
  30:	03000000 	movweq	r0, #0
  34:	00ea0601 	rsceq	r0, sl, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000d205 	andeq	sp, r0, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000e1 	andeq	r0, r0, r1, ror #1
  48:	6e050803 	cdpvs	8, 0, cr0, cr5, cr3, {0}
  4c:	03000000 	movweq	r0, #0
  50:	00170801 	andseq	r0, r7, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003707 	andeq	r3, r0, r7, lsl #14
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000025 	andeq	r0, r0, r5, lsr #32
  64:	57070803 	strpl	r0, [r7, -r3, lsl #16]
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	7c060000 	stcvc	0, cr0, [r6], {-0}
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000cd 	andeq	r0, r0, sp, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00dc0600 	sbcseq	r0, ip, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	fe070401 	cdp2	4, 0, cr0, cr7, cr1, {0}
  c8:	00000000 	andeq	r0, r0, r0
  cc:	24000000 	strcs	r0, [r0], #-0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0000fe9c 	muleq	r0, ip, lr
  d8:	00730a00 	rsbseq	r0, r3, r0, lsl #20
  dc:	9b230401 	blls	8c10e8 <strchr+0x8c10e8>
  e0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0a000000 	beq	f0 <.debug_info+0xf0>
  ec:	04010063 	streq	r0, [r1], #-99	; 0xffffff9d
  f0:	0000252a 	andeq	r2, r0, sl, lsr #10
  f4:	00004600 	andeq	r4, r0, r0, lsl #12
  f8:	00004400 	andeq	r4, r0, r0, lsl #8
  fc:	04070000 	streq	r0, [r7], #-0
 100:	000000a1 	andeq	r0, r0, r1, lsr #1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strchr+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strchr+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strchr+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <strchr+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010101 	andeq	r0, r1, r1, lsl #2
	...
  10:	00500001 	subseq	r0, r0, r1
  14:	14000000 	strne	r0, [r0], #-0
  18:	04000000 	streq	r0, [r0], #-0
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
  24:	00002000 	andeq	r2, r0, r0
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000020 	andeq	r0, r0, r0, lsr #32
  30:	00000024 	andeq	r0, r0, r4, lsr #32
  34:	01f30006 	mvnseq	r0, r6
  38:	9f012350 	svcls	0x00012350
	...
  44:	00000001 	andeq	r0, r0, r1
  48:	00240000 	eoreq	r0, r4, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000051 	andeq	r0, r0, r1, asr r0
  54:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000024 	andeq	r0, r0, r4, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000024 	andeq	r0, r0, r4, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b2 	strheq	r0, [r0], -r2
   4:	007c0003 	rsbseq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strchr+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6e6e612f 	powvsep	f6, f6, #10.0
  2c:	6f442f61 	svcvs	0x00442f61
  30:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  34:	2f73746e 	svccs	0x0073746e
  38:	6f686353 	svcvs	0x00686353
  3c:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  40:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  44:	4a2f6567 	bmi	bd95e8 <strchr+0xbd95e8>
  48:	6f696e75 	svcvs	0x00696e75
  4c:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  50:	53432f32 	movtpl	r2, #16178	; 0x3f32
  54:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  58:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  5c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  60:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  64:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  68:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  6c:	00006564 	andeq	r6, r0, r4, ror #10
  70:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
  74:	632e7268 			; <UNDEFINED> instruction: 0x632e7268
  78:	00000100 	andeq	r0, r0, r0, lsl #2
  7c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  80:	00020068 	andeq	r0, r2, r8, rrx
  84:	2d050000 	stccs	0, cr0, [r5, #-0]
  88:	00020500 	andeq	r0, r2, r0, lsl #10
  8c:	15000000 	strne	r0, [r0, #-0]
  90:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  94:	0d051309 	stceq	3, cr1, [r5, #-36]	; 0xffffffdc
  98:	10050106 	andne	r0, r5, r6, lsl #2
  9c:	2e0c052e 	cfsh32cs	mvfx0, mvfx12, #30
  a0:	4d060d05 	stcmi	13, cr0, [r6, #-20]	; 0xffffffec
  a4:	01061005 	tsteq	r6, r5
  a8:	052e0505 	streq	r0, [lr, #-1285]!	; 0xfffffafb
  ac:	01054c0c 	tsteq	r5, ip, lsl #24
  b0:	0002022f 	andeq	r0, r2, pc, lsr #4
  b4:	Address 0x00000000000000b4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
   4:	2e007268 	cdpcs	2, 0, cr7, cr0, cr8, {3}
   8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
   c:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
  10:	72686372 	rsbvc	r6, r8, #-939524095	; 0xc8000001
  14:	7500632e 	strvc	r6, [r0, #-814]	; 0xfffffcd2
  18:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  1c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  20:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  24:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  28:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  2c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  30:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  34:	7300746e 	movwvc	r7, #1134	; 0x46e
  38:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  3c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  48:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  58:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  5c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  60:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  64:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  68:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  6c:	6f6c0074 	svcvs	0x006c0074
  70:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  74:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  78:	00746e69 	rsbseq	r6, r4, r9, ror #28
  7c:	5f697072 	svcpl	0x00697072
  80:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  84:	00726168 	rsbseq	r6, r2, r8, ror #2
  88:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  8c:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  90:	2f616e6e 	svccs	0x00616e6e
  94:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  98:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  9c:	63532f73 	cmpvs	r3, #460	; 0x1cc
  a0:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; ffffff08 <strchr+0xffffff08>
  a4:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; fffffff0 <strchr+0xfffffff0>
  a8:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
  ac:	6e754a2f 	vaddvs.f32	s9, s10, s31
  b0:	2f726f69 	svccs	0x00726f69
  b4:	2f323253 	svccs	0x00323253
  b8:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
  bc:	2f584c30 	svccs	0x00584c30
  c0:	6f63796d 	svcvs	0x0063796d
  c4:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; ffffff3c <strchr+0xffffff3c>
  c8:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  cc:	61686300 	cmnvs	r8, r0, lsl #6
  d0:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  d4:	2074726f 	rsbscs	r7, r4, pc, ror #4
  d8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  dc:	6b747570 	blvs	1d1d6a4 <strchr+0x1d1d6a4>
  e0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  e4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  e8:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  ec:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  f0:	61686320 	cmnvs	r8, r0, lsr #6
  f4:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  f8:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  fc:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 100:	20312e32 	eorscs	r2, r1, r2, lsr lr
 104:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 108:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 10c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 110:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 114:	5b202965 	blpl	80a6b0 <strchr+0x80a6b0>
 118:	2f4d5241 	svccs	0x004d5241
 11c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 120:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 124:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 128:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 12c:	6f697369 	svcvs	0x00697369
 130:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 134:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 138:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 13c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 140:	316d7261 	cmncc	sp, r1, ror #4
 144:	6a363731 	bvs	d8de10 <strchr+0xd8de10>
 148:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 14c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 150:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 154:	316d7261 	cmncc	sp, r1, ror #4
 158:	6a363731 	bvs	d8de24 <strchr+0xd8de24>
 15c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 160:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 164:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 168:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 16c:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 170:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 174:	206d7261 	rsbcs	r7, sp, r1, ror #4
 178:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 17c:	613d6863 	teqvs	sp, r3, ror #16
 180:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 184:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 188:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 18c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 190:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 194:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 198:	20393975 	eorscs	r3, r9, r5, ror r9
 19c:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1a0:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1a4:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1a8:	Address 0x00000000000001a8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strchr+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strchr+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strchr+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strcmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcmp>:
   0:	e5d03000 	ldrb	r3, [r0]
   4:	e3530000 	cmp	r3, #0, 0
   8:	0a000004 	beq	20 <strcmp+0x20>
   c:	e5d12000 	ldrb	r2, [r1]
  10:	e1530002 	cmp	r3, r2
  14:	02800001 	addeq	r0, r0, #1, 0
  18:	02811001 	addeq	r1, r1, #1, 0
  1c:	0afffff7 	beq	0 <strcmp>
  20:	e5d10000 	ldrb	r0, [r1]
  24:	e0430000 	sub	r0, r3, r0
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000f7 	strdeq	r0, [r0], -r7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000f6 	strdeq	r0, [r0], -r6
  10:	0000400c 	andeq	r4, r0, ip
  14:	00008800 	andeq	r8, r0, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	33070403 	movwcc	r0, #29699	; 0x7403
  30:	03000000 	movweq	r0, #0
  34:	00ea0601 	rsceq	r0, sl, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000d205 	andeq	sp, r0, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000e1 	andeq	r0, r0, r1, ror #1
  48:	6e050803 	cdpvs	8, 0, cr0, cr5, cr3, {0}
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002007 	andeq	r2, r0, r7
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000000e 	andeq	r0, r0, lr
  64:	50070803 	andpl	r0, r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	7c060000 	stcvc	0, cr0, [r6], {-0}
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000cd 	andeq	r0, r0, sp, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00dc0600 	sbcseq	r0, ip, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000067 	andeq	r0, r0, r7, rrx
  c4:	25050301 	strcs	r0, [r5, #-769]	; 0xfffffcff
  c8:	00000000 	andeq	r0, r0, r0
  cc:	2c000000 	stccs	0, cr0, [r0], {-0}
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	00610a9c 	mlseq	r1, ip, sl, r0
  d8:	9b180301 	blls	600ce4 <strcmp+0x600ce4>
  dc:	04000000 	streq	r0, [r0], #-0
  e0:	00000000 	andeq	r0, r0, r0
  e4:	0a000000 	beq	ec <.debug_info+0xec>
  e8:	03010062 	movweq	r0, #4194	; 0x1062
  ec:	00009b27 	andeq	r9, r0, r7, lsr #22
  f0:	00002600 	andeq	r2, r0, r0, lsl #12
  f4:	00002200 	andeq	r2, r0, r0, lsl #4
  f8:	Address 0x00000000000000f8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strcmp+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strcmp+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strcmp+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <strcmp+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	Address 0x000000000000008c is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000018 	andeq	r0, r0, r8, lsl r0
   c:	18500001 	ldmdane	r0, {r0}^
  10:	24000000 	strcs	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005000 	andeq	r5, r0, r0
	...
  28:	001c0000 	andseq	r0, ip, r0
  2c:	00010000 	andeq	r0, r1, r0
  30:	00001c51 	andeq	r1, r0, r1, asr ip
  34:	00002c00 	andeq	r2, r0, r0, lsl #24
  38:	51000100 	mrspl	r0, (UNDEF: 16)
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000c0 	andeq	r0, r0, r0, asr #1
   4:	007c0003 	rsbseq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strcmp+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6e6e612f 	powvsep	f6, f6, #10.0
  2c:	6f442f61 	svcvs	0x00442f61
  30:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  34:	2f73746e 	svccs	0x0073746e
  38:	6f686353 	svcvs	0x00686353
  3c:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  40:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  44:	4a2f6567 	bmi	bd95e8 <strcmp+0xbd95e8>
  48:	6f696e75 	svcvs	0x00696e75
  4c:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  50:	53432f32 	movtpl	r2, #16178	; 0x3f32
  54:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  58:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  5c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  60:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  64:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  68:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  6c:	00006564 	andeq	r6, r0, r4, ror #10
  70:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
  74:	632e706d 			; <UNDEFINED> instruction: 0x632e706d
  78:	00000100 	andeq	r0, r0, r0, lsl #2
  7c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  80:	00020068 	andeq	r0, r2, r8, rrx
  84:	2a050000 	bcs	14008c <strcmp+0x14008c>
  88:	00020500 	andeq	r0, r2, r0, lsl #10
  8c:	14000000 	strne	r0, [r0], #-0
  90:	05130905 	ldreq	r0, [r3, #-2309]	; 0xfffff6fb
  94:	1005010f 	andne	r0, r5, pc, lsl #2
  98:	0f050106 	svceq	0x00050106
  9c:	001c052e 	andseq	r0, ip, lr, lsr #10
  a0:	4a010402 	bmi	410b0 <strcmp+0x410b0>
  a4:	02001305 	andeq	r1, r0, #335544320	; 0x14000000
  a8:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
  ac:	052f0611 	streq	r0, [pc, #-1553]!	; fffffaa3 <strcmp+0xfffffaa3>
  b0:	2e2e0616 	mcrcs	6, 1, r0, cr14, cr6, {0}
  b4:	2f060905 	svccs	0x00060905
  b8:	01061505 	tsteq	r6, r5, lsl #10
  bc:	022f0105 	eoreq	r0, pc, #1073741825	; 0x40000001
  c0:	01010004 	tsteq	r1, r4

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6f6c0072 	svcvs	0x006c0072
  10:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  20:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  24:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
  44:	732f6362 			; <UNDEFINED> instruction: 0x732f6362
  48:	6d637274 	sfmvs	f7, 2, [r3, #-464]!	; 0xfffffe30
  4c:	00632e70 	rsbeq	r2, r3, r0, ror lr
  50:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  54:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  58:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  5c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  60:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  64:	7300746e 	movwvc	r7, #1134	; 0x46e
  68:	6d637274 	sfmvs	f7, 2, [r3, #-464]!	; 0xfffffe30
  6c:	6f6c0070 	svcvs	0x006c0070
  70:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  74:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  78:	00746e69 	rsbseq	r6, r4, r9, ror #28
  7c:	5f697072 	svcpl	0x00697072
  80:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  84:	00726168 	rsbseq	r6, r2, r8, ror #2
  88:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  8c:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  90:	2f616e6e 	svccs	0x00616e6e
  94:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  98:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  9c:	63532f73 	cmpvs	r3, #460	; 0x1cc
  a0:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; ffffff08 <strcmp+0xffffff08>
  a4:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; fffffff0 <strcmp+0xfffffff0>
  a8:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
  ac:	6e754a2f 	vaddvs.f32	s9, s10, s31
  b0:	2f726f69 	svccs	0x00726f69
  b4:	2f323253 	svccs	0x00323253
  b8:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
  bc:	2f584c30 	svccs	0x00584c30
  c0:	6f63796d 	svcvs	0x0063796d
  c4:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; ffffff3c <strcmp+0xffffff3c>
  c8:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  cc:	61686300 	cmnvs	r8, r0, lsl #6
  d0:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  d4:	2074726f 	rsbscs	r7, r4, pc, ror #4
  d8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  dc:	6b747570 	blvs	1d1d6a4 <strcmp+0x1d1d6a4>
  e0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  e4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  e8:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  ec:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  f0:	61686320 	cmnvs	r8, r0, lsr #6
  f4:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  f8:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  fc:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 100:	20312e32 	eorscs	r2, r1, r2, lsr lr
 104:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 108:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 10c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 110:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 114:	5b202965 	blpl	80a6b0 <strcmp+0x80a6b0>
 118:	2f4d5241 	svccs	0x004d5241
 11c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 120:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 124:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 128:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 12c:	6f697369 	svcvs	0x00697369
 130:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 134:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 138:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 13c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 140:	316d7261 	cmncc	sp, r1, ror #4
 144:	6a363731 	bvs	d8de10 <strcmp+0xd8de10>
 148:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 14c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 150:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 154:	316d7261 	cmncc	sp, r1, ror #4
 158:	6a363731 	bvs	d8de24 <strcmp+0xd8de24>
 15c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 160:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 164:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 168:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 16c:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 170:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 174:	206d7261 	rsbcs	r7, sp, r1, ror #4
 178:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 17c:	613d6863 	teqvs	sp, r3, ror #16
 180:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 184:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 188:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 18c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 190:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 194:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 198:	20393975 	eorscs	r3, r9, r5, ror r9
 19c:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1a0:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1a4:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1a8:	Address 0x00000000000001a8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strcmp+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcmp+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strcpy.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strcpy>:
   0:	e1a0c000 	mov	ip, r0
   4:	e5d12000 	ldrb	r2, [r1]
   8:	e2811001 	add	r1, r1, #1, 0
   c:	e5cc2000 	strb	r2, [ip]
  10:	e28cc001 	add	ip, ip, #1, 0
  14:	e3520000 	cmp	r2, #0, 0
  18:	1afffff9 	bne	4 <strcpy+0x4>
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010f 	andeq	r0, r0, pc, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000f6 	strdeq	r0, [r0], -r6
  10:	00000e0c 	andeq	r0, r0, ip, lsl #28
  14:	00008800 	andeq	r8, r0, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002000 	andeq	r2, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	4a070403 	bmi	1c1014 <strcpy+0x1c1014>
  30:	03000000 	movweq	r0, #0
  34:	00ea0601 	rsceq	r0, sl, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000d205 	andeq	sp, r0, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000e1 	andeq	r0, r0, r1, ror #1
  48:	6e050803 	cdpvs	8, 0, cr0, cr5, cr3, {0}
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003707 	andeq	r3, r0, r7, lsl #14
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000025 	andeq	r0, r0, r5, lsr #32
  64:	57070803 	strpl	r0, [r7, -r3, lsl #16]
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	7c060000 	stcvc	0, cr0, [r6], {-0}
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000cd 	andeq	r0, r0, sp, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00dc0600 	sbcseq	r0, ip, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000001e 	andeq	r0, r0, lr, lsl r0
  c4:	0c070301 	stceq	3, cr0, [r7], {1}
  c8:	00000001 	andeq	r0, r0, r1
  cc:	20000000 	andcs	r0, r0, r0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	00010c9c 	muleq	r1, ip, ip
  d8:	31730a00 	cmncc	r3, r0, lsl #20
  dc:	15030100 	strne	r0, [r3, #-256]	; 0xffffff00
  e0:	0000010c 	andeq	r0, r0, ip, lsl #2
  e4:	730b5001 	movwvc	r5, #45057	; 0xb001
  e8:	03010032 	movweq	r0, #4146	; 0x1032
  ec:	00009b26 	andeq	r9, r0, r6, lsr #22
  f0:	00000600 	andeq	r0, r0, r0, lsl #12
  f4:	00000000 	andeq	r0, r0, r0
  f8:	00730c00 	rsbseq	r0, r3, r0, lsl #24
  fc:	0c140401 	cfldrseq	mvf0, [r4], {1}
 100:	37000001 	strcc	r0, [r0, -r1]
 104:	31000000 	mrscc	r0, (UNDEF: 0)
 108:	00000000 	andeq	r0, r0, r0
 10c:	00a10407 	adceq	r0, r1, r7, lsl #8
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strcpy+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <strcpy+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <strcpy+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <strcpy+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	00180213 	andseq	r0, r8, r3, lsl r2
  8c:	00050b00 	andeq	r0, r5, r0, lsl #22
  90:	0b3a0803 	bleq	e820a4 <strcpy+0xe820a4>
  94:	0b390b3b 	bleq	e42d88 <strcpy+0xe42d88>
  98:	17021349 	strne	r1, [r2, -r9, asr #6]
  9c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  a0:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a4:	0b3a0803 	bleq	e820b8 <strcpy+0xe820b8>
  a8:	0b390b3b 	bleq	e42d9c <strcpy+0xe42d9c>
  ac:	17021349 	strne	r1, [r2, -r9, asr #6]
  b0:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00040000 	andeq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00000451 	andeq	r0, r0, r1, asr r4
  14:	00000c00 	andeq	r0, r0, r0, lsl #24
  18:	51000100 	mrspl	r0, (UNDEF: 16)
  1c:	0000000c 	andeq	r0, r0, ip
  20:	00000020 	andeq	r0, r0, r0, lsr #32
  24:	7f710003 	svcvc	0x00710003
  28:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000200 	andeq	r0, r0, r0, lsl #4
  34:	00000000 	andeq	r0, r0, r0
  38:	04000000 	streq	r0, [r0], #-0
  3c:	01000000 	mrseq	r0, (UNDEF: 0)
  40:	00045000 	andeq	r5, r4, r0
  44:	00140000 	andseq	r0, r4, r0
  48:	00010000 	andeq	r0, r1, r0
  4c:	0000145c 	andeq	r1, r0, ip, asr r4
  50:	00002000 	andeq	r2, r0, r0
  54:	7c000300 	stcvc	3, cr0, [r0], {-0}
  58:	00009f7f 	andeq	r9, r0, pc, ror pc
  5c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000be 	strheq	r0, [r0], -lr
   4:	007c0003 	rsbseq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strcpy+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6e6e612f 	powvsep	f6, f6, #10.0
  2c:	6f442f61 	svcvs	0x00442f61
  30:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  34:	2f73746e 	svccs	0x0073746e
  38:	6f686353 	svcvs	0x00686353
  3c:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  40:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  44:	4a2f6567 	bmi	bd95e8 <strcpy+0xbd95e8>
  48:	6f696e75 	svcvs	0x00696e75
  4c:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  50:	53432f32 	movtpl	r2, #16178	; 0x3f32
  54:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  58:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  5c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  60:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  64:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  68:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  6c:	00006564 	andeq	r6, r0, r4, ror #10
  70:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
  74:	632e7970 			; <UNDEFINED> instruction: 0x632e7970
  78:	00000100 	andeq	r0, r0, r0, lsl #2
  7c:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  80:	00020068 	andeq	r0, r2, r8, rrx
  84:	2a050000 	bcs	14008c <strcpy+0x14008c>
  88:	00020500 	andeq	r0, r2, r0, lsl #10
  8c:	14000000 	strne	r0, [r0], #-0
  90:	13130505 	tstne	r3, #20971520	; 0x1400000
  94:	11061405 	tstne	r6, r5, lsl #8
  98:	02002205 	andeq	r2, r0, #1342177280	; 0x50000000
  9c:	2f060104 	svccs	0x00060104
  a0:	02000b05 	andeq	r0, r0, #5120	; 0x1400
  a4:	05010104 	streq	r0, [r1, #-260]	; 0xfffffefc
  a8:	04020015 	streq	r0, [r2], #-21	; 0xffffffeb
  ac:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  b0:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
  b4:	0b054a01 	bleq	1528c0 <strcpy+0x1528c0>
  b8:	01040200 	mrseq	r0, R12_usr
  bc:	0006024a 	andeq	r0, r6, sl, asr #4
  c0:	Address 0x00000000000000c0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	2f2e0072 	svccs	0x002e0072
  10:	6362696c 	cmnvs	r2, #108, 18	; 0x1b0000
  14:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
  18:	2e797063 	cdpcs	0, 7, cr7, cr9, cr3, {3}
  1c:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
  20:	79706372 	ldmdbvc	r0!, {r1, r4, r5, r6, r8, r9, sp, lr}^
  24:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  28:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  2c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  30:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  34:	7300746e 	movwvc	r7, #1134	; 0x46e
  38:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  3c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  48:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  58:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  5c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  60:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  64:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  68:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  6c:	6f6c0074 	svcvs	0x006c0074
  70:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  74:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  78:	00746e69 	rsbseq	r6, r4, r9, ror #28
  7c:	5f697072 	svcpl	0x00697072
  80:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  84:	00726168 	rsbseq	r6, r2, r8, ror #2
  88:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  8c:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  90:	2f616e6e 	svccs	0x00616e6e
  94:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  98:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  9c:	63532f73 	cmpvs	r3, #460	; 0x1cc
  a0:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; ffffff08 <strcpy+0xffffff08>
  a4:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; fffffff0 <strcpy+0xfffffff0>
  a8:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
  ac:	6e754a2f 	vaddvs.f32	s9, s10, s31
  b0:	2f726f69 	svccs	0x00726f69
  b4:	2f323253 	svccs	0x00323253
  b8:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
  bc:	2f584c30 	svccs	0x00584c30
  c0:	6f63796d 	svcvs	0x0063796d
  c4:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; ffffff3c <strcpy+0xffffff3c>
  c8:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  cc:	61686300 	cmnvs	r8, r0, lsl #6
  d0:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  d4:	2074726f 	rsbscs	r7, r4, pc, ror #4
  d8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  dc:	6b747570 	blvs	1d1d6a4 <strcpy+0x1d1d6a4>
  e0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  e4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  e8:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  ec:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  f0:	61686320 	cmnvs	r8, r0, lsr #6
  f4:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  f8:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  fc:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 100:	20312e32 	eorscs	r2, r1, r2, lsr lr
 104:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 108:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 10c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 110:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 114:	5b202965 	blpl	80a6b0 <strcpy+0x80a6b0>
 118:	2f4d5241 	svccs	0x004d5241
 11c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 120:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 124:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 128:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 12c:	6f697369 	svcvs	0x00697369
 130:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 134:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 138:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 13c:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 140:	316d7261 	cmncc	sp, r1, ror #4
 144:	6a363731 	bvs	d8de10 <strcpy+0xd8de10>
 148:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 14c:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 150:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 154:	316d7261 	cmncc	sp, r1, ror #4
 158:	6a363731 	bvs	d8de24 <strcpy+0xd8de24>
 15c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 160:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 164:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 168:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 16c:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 170:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 174:	206d7261 	rsbcs	r7, sp, r1, ror #4
 178:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 17c:	613d6863 	teqvs	sp, r3, ror #16
 180:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 184:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 188:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 18c:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 190:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 194:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 198:	20393975 	eorscs	r3, r9, r5, ror r9
 19c:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1a0:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1a4:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1a8:	Address 0x00000000000001a8 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strcpy+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strcpy+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strcpy+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strlen.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strlen>:
   0:	e1a02000 	mov	r2, r0
   4:	e3a00000 	mov	r0, #0, 0
   8:	e7d23000 	ldrb	r3, [r2, r0]
   c:	e3530000 	cmp	r3, #0, 0
  10:	012fff1e 	bxeq	lr
  14:	e2800001 	add	r0, r0, #1, 0
  18:	eafffffa 	b	8 <strlen+0x8>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000105 	andeq	r0, r0, r5, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000fd 	strdeq	r0, [r0], -sp
  10:	0000410c 	andeq	r4, r0, ip, lsl #2
  14:	00008f00 	andeq	r8, r0, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001c00 	andeq	r1, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	51070404 	tstpl	r7, r4, lsl #8
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00f10601 	rscseq	r0, r1, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000d905 	andeq	sp, r0, r5, lsl #18
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000e8 	andeq	r0, r0, r8, ror #1
  54:	75050804 	strvc	r0, [r5, #-2052]	; 0xfffff7fc
  58:	04000000 	streq	r0, [r0], #-0
  5c:	000e0801 	andeq	r0, lr, r1, lsl #16
  60:	02040000 	andeq	r0, r4, #0, 0
  64:	00002e07 	andeq	r2, r0, r7, lsl #28
  68:	07040400 	streq	r0, [r4, -r0, lsl #8]
  6c:	0000001c 	andeq	r0, r0, ip, lsl r0
  70:	5e070804 	cdppl	8, 0, cr0, cr7, cr4, {0}
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	83070000 	movwhi	r0, #28672	; 0x7000
  88:	02000000 	andeq	r0, r0, #0, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010400 	stmdaeq	r1, {sl}
  b0:	000000d4 	ldrdeq	r0, [r0], -r4
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	00e30700 	rsceq	r0, r3, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000007 	andeq	r0, r0, r7
  d0:	2c080301 	stccs	3, cr0, [r8], {1}
  d4:	00000000 	andeq	r0, r0, r0
  d8:	1c000000 	stcne	0, cr0, [r0], {-0}
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	00700b9c 			; <UNDEFINED> instruction: 0x00700b9c
  e4:	a71b0301 	ldrge	r0, [fp, -r1, lsl #6]
  e8:	04000000 	streq	r0, [r0], #-0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	0c000000 	stceq	0, cr0, [r0], {-0}
  f4:	00746572 	rsbseq	r6, r4, r2, ror r5
  f8:	2c0c0401 	cfstrscs	mvf0, [ip], {1}
  fc:	26000000 	strcs	r0, [r0], -r0
 100:	22000000 	andcs	r0, r0, #0, 0
 104:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strlen+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <strlen+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <strlen+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <strlen+0x380c54>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <strlen+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	00194297 	mulseq	r9, r7, r2
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <strlen+0xe820a0>
  90:	0b390b3b 	bleq	e42d84 <strlen+0xe42d84>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  9c:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a0:	0b3a0803 	bleq	e820b4 <strlen+0xe820b4>
  a4:	0b390b3b 	bleq	e42d98 <strlen+0xe42d98>
  a8:	17021349 	strne	r1, [r2, -r9, asr #6]
  ac:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000008 	andeq	r0, r0, r8
   c:	08500001 	ldmdaeq	r0, {r0}^
  10:	1c000000 	stcne	0, cr0, [r0], {-0}
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005200 	andeq	r5, r0, r0, lsl #4
  1c:	00000000 	andeq	r0, r0, r0
  20:	00020000 	andeq	r0, r2, r0
  24:	00040000 	andeq	r0, r4, r0
  28:	00080000 	andeq	r0, r8, r0
  2c:	00020000 	andeq	r0, r2, r0
  30:	00089f30 	andeq	r9, r8, r0, lsr pc
  34:	001c0000 	andseq	r0, ip, r0
  38:	00010000 	andeq	r0, r1, r0
  3c:	00000050 	andeq	r0, r0, r0, asr r0
  40:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000012a 	andeq	r0, r0, sl, lsr #2
   4:	00de0003 	sbcseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strlen+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6e6e612f 	powvsep	f6, f6, #10.0
  2c:	6f442f61 	svcvs	0x00442f61
  30:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  34:	2f73746e 	svccs	0x0073746e
  38:	6f686353 	svcvs	0x00686353
  3c:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  40:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  44:	4a2f6567 	bmi	bd95e8 <strlen+0xbd95e8>
  48:	6f696e75 	svcvs	0x00696e75
  4c:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  50:	53432f32 	movtpl	r2, #16178	; 0x3f32
  54:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  58:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  5c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  60:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  64:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  68:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  6c:	2f006564 	svccs	0x00006564
  70:	2f727375 	svccs	0x00727375
  74:	61636f6c 	cmnvs	r3, ip, ror #30
  78:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xfffff094
  7c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  80:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  84:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  88:	61652d65 	cmnvs	r5, r5, ror #26
  8c:	392d6962 	pushcc	{r1, r5, r6, r8, fp, sp, lr}
  90:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  94:	71393130 	teqvc	r9, r0, lsr r1
  98:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  9c:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  a0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  a4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  a8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  ac:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  b0:	61652d65 	cmnvs	r5, r5, ror #26
  b4:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  b8:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  bc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  c0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  c4:	74730000 	ldrbtvc	r0, [r3], #-0
  c8:	6e656c72 	mcrvs	12, 3, r6, cr5, cr2, {3}
  cc:	0100632e 	tsteq	r0, lr, lsr #6
  d0:	70720000 	rsbsvc	r0, r2, r0
  d4:	00682e69 	rsbeq	r2, r8, r9, ror #28
  d8:	73000002 	movwvc	r0, #2
  dc:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
  e0:	00682e66 	rsbeq	r2, r8, r6, ror #28
  e4:	00000003 	andeq	r0, r0, r3
  e8:	05001e05 	streq	r1, [r0, #-3589]	; 0xfffff1fb
  ec:	00000002 	andeq	r0, r0, r2
  f0:	01061400 	tsteq	r6, r0, lsl #8
  f4:	2f060505 	svccs	0x00060505
  f8:	060e0513 			; <UNDEFINED> instruction: 0x060e0513
  fc:	00130501 	andseq	r0, r3, r1, lsl #10
 100:	06010402 	streq	r0, [r1], -r2, lsl #8
 104:	0014052e 	andseq	r0, r4, lr, lsr #10
 108:	06010402 	streq	r0, [r1], -r2, lsl #8
 10c:	00050501 	andeq	r0, r5, r1, lsl #10
 110:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 114:	02000905 	andeq	r0, r0, #81920	; 0x14000
 118:	4b060304 	blmi	180d30 <strlen+0x180d30>
 11c:	02001b05 	andeq	r1, r0, #5120	; 0x1400
 120:	00110304 	andseq	r0, r1, r4, lsl #6
 124:	06030402 	streq	r0, [r3], -r2, lsl #8
 128:	0002022e 	andeq	r0, r2, lr, lsr #4
 12c:	Address 0x000000000000012c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	7300745f 	movwvc	r7, #1119	; 0x45f
   8:	656c7274 	strbvs	r7, [ip, #-628]!	; 0xfffffd8c
   c:	6e75006e 	cdpvs	0, 7, cr0, cr5, cr14, {3}
  10:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  14:	63206465 			; <UNDEFINED> instruction: 0x63206465
  18:	00726168 	rsbseq	r6, r2, r8, ror #2
  1c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  20:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  24:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  28:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  2c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  30:	2074726f 	rsbscs	r7, r4, pc, ror #4
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 48 <.debug_str+0x48>
  44:	2f636269 	svccs	0x00636269
  48:	6c727473 	cfldrdvs	mvd7, [r2], #-460	; 0xfffffe34
  4c:	632e6e65 			; <UNDEFINED> instruction: 0x632e6e65
  50:	736e7500 	cmnvc	lr, #0, 10
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	6f6c0074 	svcvs	0x006c0074
  60:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  64:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  68:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  6c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  70:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  74:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  78:	6f6c2067 	svcvs	0x006c2067
  7c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  80:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  84:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  88:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  8c:	2f007261 	svccs	0x00007261
  90:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  94:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  98:	442f616e 	strtmi	r6, [pc], #-366	; a0 <.debug_str+0xa0>
  9c:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  a0:	73746e65 	cmnvc	r4, #1616	; 0x650
  a4:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  a8:	2f6c6f6f 	svccs	0x006c6f6f
  ac:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  b0:	2f656765 	svccs	0x00656765
  b4:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  b8:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  bc:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  c0:	30343253 	eorscc	r3, r4, r3, asr r2
  c4:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff9c <strlen+0xffffff9c>
  c8:	646f6379 	strbtvs	r6, [pc], #-889	; d0 <.debug_str+0xd0>
  cc:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  d0:	00697062 	rsbeq	r7, r9, r2, rrx
  d4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d8:	6f687300 	svcvs	0x00687300
  dc:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  e0:	7000746e 	andvc	r7, r0, lr, ror #8
  e4:	006b7475 	rsbeq	r7, fp, r5, ror r4
  e8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  ec:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  f0:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
  f4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  f8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  fc:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 100:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 104:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 108:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 10c:	31393130 	teqcc	r9, r0, lsr r1
 110:	20353230 	eorscs	r3, r5, r0, lsr r2
 114:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 118:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 11c:	415b2029 	cmpmi	fp, r9, lsr #32
 120:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 124:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 128:	6172622d 	cmnvs	r2, sp, lsr #4
 12c:	2068636e 	rsbcs	r6, r8, lr, ror #6
 130:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 134:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 138:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 13c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 140:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 144:	613d7570 	teqvs	sp, r0, ror r5
 148:	31316d72 	teqcc	r1, r2, ror sp
 14c:	7a6a3637 	bvc	1a8da30 <strlen+0x1a8da30>
 150:	20732d66 	rsbscs	r2, r3, r6, ror #26
 154:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 158:	613d656e 	teqvs	sp, lr, ror #10
 15c:	31316d72 	teqcc	r1, r2, ror sp
 160:	7a6a3637 	bvc	1a8da44 <strlen+0x1a8da44>
 164:	20732d66 	rsbscs	r2, r3, r6, ror #26
 168:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 16c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 170:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 174:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 178:	616d2d20 	cmnvs	sp, r0, lsr #26
 17c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 180:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 184:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 188:	6b36766d 	blvs	d9db44 <strlen+0xd9db44>
 18c:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 190:	20626467 	rsbcs	r6, r2, r7, ror #8
 194:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 198:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 19c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1a0:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1a4:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1a8:	61747365 	cmnvs	r4, r5, ror #6
 1ac:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1b0:	Address 0x00000000000001b0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strlen+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strlen+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strlen+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


strncmp.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <strncmp>:
   0:	e3520000 	cmp	r2, #0, 0
   4:	e2422001 	sub	r2, r2, #1, 0
   8:	0a000005 	beq	24 <strncmp+0x24>
   c:	e4d03001 	ldrb	r3, [r0], #1
  10:	e4d1c001 	ldrb	ip, [r1], #1
  14:	e153000c 	cmp	r3, ip
  18:	0afffff8 	beq	0 <strncmp>
  1c:	e043000c 	sub	r0, r3, ip
  20:	e12fff1e 	bx	lr
  24:	e3a00000 	mov	r0, #0, 0
  28:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000014e 	andeq	r0, r0, lr, asr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  10:	0000070c 	andeq	r0, r0, ip, lsl #14
  14:	00008900 	andeq	r8, r0, r0, lsl #18
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00000003 	andeq	r0, r0, r3
  30:	17d10300 	ldrbne	r0, [r1, r0, lsl #6]
  34:	00000038 	andeq	r0, r0, r8, lsr r0
  38:	4b070404 	blmi	1c1018 <strncmp+0x1c1018>
  3c:	04000000 	streq	r0, [r0], #-0
  40:	00f30601 	rscseq	r0, r3, r1, lsl #12
  44:	02040000 	andeq	r0, r4, #0, 0
  48:	0000db05 	andeq	sp, r0, r5, lsl #22
  4c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
  50:	000000ea 	andeq	r0, r0, sl, ror #1
  54:	6f050804 	svcvs	0x00050804
  58:	04000000 	streq	r0, [r0], #-0
  5c:	00180801 	andseq	r0, r8, r1, lsl #16
  60:	5b050000 	blpl	140068 <strncmp+0x140068>
  64:	04000000 	streq	r0, [r0], #-0
  68:	00380702 	eorseq	r0, r8, r2, lsl #14
  6c:	04040000 	streq	r0, [r4], #-0
  70:	00002607 	andeq	r2, r0, r7, lsl #12
  74:	07080400 	streq	r0, [r8, -r0, lsl #8]
  78:	00000058 	andeq	r0, r0, r8, asr r0
  7c:	00002506 	andeq	r2, r0, r6, lsl #10
  80:	00008b00 	andeq	r8, r0, r0, lsl #22
  84:	00250700 	eoreq	r0, r5, r0, lsl #14
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	0000007d 	andeq	r0, r0, sp, ror r0
  90:	970e1c02 	strls	r1, [lr, -r2, lsl #24]
  94:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  98:	00007c04 	andeq	r7, r0, r4, lsl #24
  9c:	00250600 	eoreq	r0, r5, r0, lsl #12
  a0:	00ac0000 	adceq	r0, ip, r0
  a4:	ac070000 	stcge	0, cr0, [r7], {-0}
  a8:	00000000 	andeq	r0, r0, r0
  ac:	00b90409 	adcseq	r0, r9, r9, lsl #8
  b0:	01040000 	mrseq	r0, (UNDEF: 4)
  b4:	0000ce08 	andeq	ip, r0, r8, lsl #28
  b8:	00b20500 	adcseq	r0, r2, r0, lsl #10
  bc:	e5080000 	str	r0, [r8, #-0]
  c0:	02000000 	andeq	r0, r0, #0, 0
  c4:	00ca0e21 	sbceq	r0, sl, r1, lsr #28
  c8:	04090000 	streq	r0, [r9], #-0
  cc:	0000009d 	muleq	r0, sp, r0
  d0:	0000d30a 	andeq	sp, r0, sl, lsl #6
  d4:	05040100 	streq	r0, [r4, #-256]	; 0xffffff00
  d8:	00000025 	andeq	r0, r0, r5, lsr #32
  dc:	00000000 	andeq	r0, r0, r0
  e0:	0000002c 	andeq	r0, r0, ip, lsr #32
  e4:	014b9c01 	cmpeq	fp, r1, lsl #24
  e8:	5f0b0000 	svcpl	0x000b0000
  ec:	01003173 	tsteq	r0, r3, ror r1
  f0:	00ac1904 	adceq	r1, ip, r4, lsl #18
  f4:	00040000 	andeq	r0, r4, r0
  f8:	00000000 	andeq	r0, r0, r0
  fc:	5f0b0000 	svcpl	0x000b0000
 100:	01003273 	tsteq	r0, r3, ror r2
 104:	00ac2a04 	adceq	r2, ip, r4, lsl #20
 108:	00290000 	eoreq	r0, r9, r0
 10c:	00250000 	eoreq	r0, r5, r0
 110:	6e0b0000 	cdpvs	0, 0, cr0, cr11, cr0, {0}
 114:	36040100 	strcc	r0, [r4], -r0, lsl #2
 118:	0000002c 	andeq	r0, r0, ip, lsr #32
 11c:	00000050 	andeq	r0, r0, r0, asr r0
 120:	0000004a 	andeq	r0, r0, sl, asr #32
 124:	0031730c 	eorseq	r7, r1, ip, lsl #6
 128:	4b1a0501 	blmi	681534 <strncmp+0x681534>
 12c:	83000001 	movwhi	r0, #1
 130:	7b000000 	blvc	8 <.debug_info+0x8>
 134:	0c000000 	stceq	0, cr0, [r0], {-0}
 138:	01003273 	tsteq	r0, r3, ror r2
 13c:	014b2c05 	cmpeq	fp, r5, lsl #24
 140:	00bf0000 	adcseq	r0, pc, r0
 144:	00b90000 	adcseq	r0, r9, r0
 148:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 14c:	00006204 	andeq	r6, r0, r4, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <strncmp+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	16030000 	strne	r0, [r3], -r0
  20:	3a0e0300 	bcc	380c28 <strncmp+0x380c28>
  24:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  28:	0013490b 	andseq	r4, r3, fp, lsl #18
  2c:	00240400 	eoreq	r0, r4, r0, lsl #8
  30:	0b3e0b0b 	bleq	f82c64 <strncmp+0xf82c64>
  34:	00000e03 	andeq	r0, r0, r3, lsl #28
  38:	49002605 	stmdbmi	r0, {r0, r2, r9, sl, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
  44:	13011349 	movwne	r1, #4937	; 0x1349
  48:	05070000 	streq	r0, [r7, #-0]
  4c:	00134900 	andseq	r4, r3, r0, lsl #18
  50:	00340800 	eorseq	r0, r4, r0, lsl #16
  54:	0b3a0e03 	bleq	e83868 <strncmp+0xe83868>
  58:	0b390b3b 	bleq	e42d4c <strncmp+0xe42d4c>
  5c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
  60:	0000193c 	andeq	r1, r0, ip, lsr r9
  64:	0b000f09 	bleq	3c90 <strncmp+0x3c90>
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <strncmp+0xec2d64>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	01111349 	tsteq	r1, r9, asr #6
  80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  84:	01194297 			; <UNDEFINED> instruction: 0x01194297
  88:	0b000013 	bleq	dc <strncmp+0xdc>
  8c:	08030005 	stmdaeq	r3, {r0, r2}
  90:	0b3b0b3a 	bleq	ec2d80 <strncmp+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	08030034 	stmdaeq	r3, {r2, r4, r5}
  a4:	0b3b0b3a 	bleq	ec2d94 <strncmp+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  b0:	00000017 	andeq	r0, r0, r7, lsl r0

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00030300 	andeq	r0, r3, r0, lsl #6
	...
   c:	00500001 	subseq	r0, r0, r1
  10:	2c000000 	stccs	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  20:	00000000 	andeq	r0, r0, r0
  24:	03030000 	movweq	r0, #12288	; 0x3000
	...
  30:	51000100 	mrspl	r0, (UNDEF: 16)
  34:	00000000 	andeq	r0, r0, r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f51 	andeq	r9, r0, r1, asr pc
  44:	00000000 	andeq	r0, r0, r0
  48:	03000000 	movweq	r0, #0
  4c:	00000003 	andeq	r0, r0, r3
	...
  58:	00520001 	subseq	r0, r2, r1
  5c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  60:	01000000 	mrseq	r0, (UNDEF: 0)
  64:	00085200 	andeq	r5, r8, r0, lsl #4
  68:	002c0000 	eoreq	r0, ip, r0
  6c:	00030000 	andeq	r0, r3, r0
  70:	009f0172 	addseq	r0, pc, r2, ror r1	; <UNPREDICTABLE>
  74:	00000000 	andeq	r0, r0, r0
  78:	02000000 	andeq	r0, r0, #0, 0
  7c:	00000101 	andeq	r0, r0, r1, lsl #2
  80:	00000000 	andeq	r0, r0, r0
  84:	0c000000 	stceq	0, cr0, [r0], {-0}
  88:	01000000 	mrseq	r0, (UNDEF: 0)
  8c:	000c5000 	andeq	r5, ip, r0
  90:	00100000 	andseq	r0, r0, r0
  94:	00030000 	andeq	r0, r3, r0
  98:	109f0170 	addsne	r0, pc, r0, ror r1	; <UNPREDICTABLE>
  9c:	20000000 	andcs	r0, r0, r0
  a0:	01000000 	mrseq	r0, (UNDEF: 0)
  a4:	00245000 	eoreq	r5, r4, r0
  a8:	00280000 	eoreq	r0, r8, r0
  ac:	00010000 	andeq	r0, r1, r0
  b0:	00000050 	andeq	r0, r0, r0, asr r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000200 	andeq	r0, r0, r0, lsl #4
  bc:	00000000 	andeq	r0, r0, r0
  c0:	10000000 	andne	r0, r0, r0
  c4:	01000000 	mrseq	r0, (UNDEF: 0)
  c8:	00105100 	andseq	r5, r0, r0, lsl #2
  cc:	00140000 	andseq	r0, r4, r0
  d0:	00030000 	andeq	r0, r3, r0
  d4:	149f0171 	ldrne	r0, [pc], #369	; 8 <.debug_loc+0x8>
  d8:	2c000000 	stccs	0, cr0, [r0], {-0}
  dc:	01000000 	mrseq	r0, (UNDEF: 0)
  e0:	00005100 	andeq	r5, r0, r0, lsl #2
  e4:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000011b 	andeq	r0, r0, fp, lsl r1
   4:	00df0003 	sbcseq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <strncmp+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6e6e612f 	powvsep	f6, f6, #10.0
  2c:	6f442f61 	svcvs	0x00442f61
  30:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  34:	2f73746e 	svccs	0x0073746e
  38:	6f686353 	svcvs	0x00686353
  3c:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  40:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  44:	4a2f6567 	bmi	bd95e8 <strncmp+0xbd95e8>
  48:	6f696e75 	svcvs	0x00696e75
  4c:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  50:	53432f32 	movtpl	r2, #16178	; 0x3f32
  54:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  58:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  5c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  60:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  64:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  68:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  6c:	2f006564 	svccs	0x00006564
  70:	2f727375 	svccs	0x00727375
  74:	61636f6c 	cmnvs	r3, ip, ror #30
  78:	65432f6c 	strbvs	r2, [r3, #-3948]	; 0xfffff094
  7c:	72616c6c 	rsbvc	r6, r1, #108, 24	; 0x6c00
  80:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  84:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  88:	61652d65 	cmnvs	r5, r5, ror #26
  8c:	392d6962 	pushcc	{r1, r5, r6, r8, fp, sp, lr}
  90:	322d392f 	eorcc	r3, sp, #770048	; 0xbc000
  94:	71393130 	teqvc	r9, r0, lsr r1
  98:	73632d34 	cmnvc	r3, #52, 26	; 0xd00
  9c:	65373031 	ldrvs	r3, [r7, #-49]!	; 0xffffffcf
  a0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  a4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  a8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  ac:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  b0:	61652d65 	cmnvs	r5, r5, ror #26
  b4:	392f6962 	stmdbcc	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  b8:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  bc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  c0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  c4:	74730000 	ldrbtvc	r0, [r3], #-0
  c8:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38
  cc:	00632e70 	rsbeq	r2, r3, r0, ror lr
  d0:	72000001 	andvc	r0, r0, #1, 0
  d4:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  d8:	00000200 	andeq	r0, r0, r0, lsl #4
  dc:	64647473 	strbtvs	r7, [r4], #-1139	; 0xfffffb8d
  e0:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
  e4:	00000300 	andeq	r0, r0, r0, lsl #6
  e8:	00390500 	eorseq	r0, r9, r0, lsl #10
  ec:	00000205 	andeq	r0, r0, r5, lsl #4
  f0:	05150000 	ldreq	r0, [r5, #-0]
  f4:	05131305 	ldreq	r1, [r3, #-773]	; 0xfffffcfb
  f8:	0106010a 	tsteq	r6, sl, lsl #2
  fc:	0609054a 	streq	r0, [r9], -sl, asr #10
 100:	060c052f 	streq	r0, [ip], -pc, lsr #10
 104:	2e130501 	cfmul32cs	mvfx0, mvfx3, mvfx1
 108:	052e0b05 	streq	r0, [lr, #-2821]!	; 0xfffff4fb
 10c:	054b060d 	strbeq	r0, [fp, #-1549]	; 0xfffff9f3
 110:	2e01061b 	mcrcs	6, 0, r0, cr1, cr11, {0}
 114:	05300c05 	ldreq	r0, [r0, #-3077]!	; 0xfffff3fb
 118:	02022f01 	andeq	r2, r2, #1, 30
 11c:	Address 0x000000000000011c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
   4:	2e00745f 	cfmvsrcs	mvf0, r7
   8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
   c:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
  10:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38
  14:	00632e70 	rsbeq	r2, r3, r0, ror lr
  18:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  1c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  20:	61686320 	cmnvs	r8, r0, lsr #6
  24:	6f6c0072 	svcvs	0x006c0072
  28:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  2c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  30:	2064656e 	rsbcs	r6, r4, lr, ror #10
  34:	00746e69 	rsbseq	r6, r4, r9, ror #28
  38:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  3c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  40:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  44:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  48:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  4c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  50:	2064656e 	rsbcs	r6, r4, lr, ror #10
  54:	00746e69 	rsbseq	r6, r4, r9, ror #28
  58:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  5c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  60:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  64:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  68:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  6c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  70:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  74:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  78:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  7c:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  80:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  84:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  88:	73552f00 	cmpvc	r5, #0, 30
  8c:	2f737265 	svccs	0x00737265
  90:	616e6e61 	cmnvs	lr, r1, ror #28
  94:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  98:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  9c:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  a0:	6f6f6863 	svcvs	0x006f6863
  a4:	6f432f6c 	svcvs	0x00432f6c
  a8:	67656c6c 	strbvs	r6, [r5, -ip, ror #24]!
  ac:	754a2f65 	strbvc	r2, [sl, #-3941]	; 0xfffff09b
  b0:	726f696e 	rsbvc	r6, pc, #1802240	; 0x1b8000
  b4:	3232532f 	eorscc	r5, r2, #-1140850688	; 0xbc000000
  b8:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
  bc:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
  c0:	63796d2f 	cmnvs	r9, #3008	; 0xbc0
  c4:	2f65646f 	svccs	0x0065646f
  c8:	7062696c 	rsbvc	r6, r2, ip, ror #18
  cc:	68630069 	stmdavs	r3!, {r0, r3, r5, r6}^
  d0:	73007261 	movwvc	r7, #609	; 0x261
  d4:	636e7274 	cmnvs	lr, #116, 4	; 0x40000007
  d8:	7300706d 	movwvc	r7, #109	; 0x6d
  dc:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  e0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  e4:	74757000 	ldrbtvc	r7, [r5], #-0
  e8:	6f6c006b 	svcvs	0x006c006b
  ec:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  f0:	7300746e 	movwvc	r7, #1134	; 0x46e
  f4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  f8:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  fc:	47007261 	strmi	r7, [r0, -r1, ror #4]
 100:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 104:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 108:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 10c:	31303220 	teqcc	r0, r0, lsr #4
 110:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 114:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 118:	61656c65 	cmnvs	r5, r5, ror #24
 11c:	20296573 	eorcs	r6, r9, r3, ror r5
 120:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 124:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 128:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 12c:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 130:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 134:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 138:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 13c:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 140:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 144:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 148:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 14c:	36373131 			; <UNDEFINED> instruction: 0x36373131
 150:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 154:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 158:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 15c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 160:	36373131 			; <UNDEFINED> instruction: 0x36373131
 164:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 168:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 16c:	616f6c66 	cmnvs	pc, r6, ror #24
 170:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 174:	6f733d69 	svcvs	0x00733d69
 178:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 17c:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 180:	616d2d20 	cmnvs	sp, r0, lsr #26
 184:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 188:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 18c:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 190:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 194:	4f2d2062 	svcmi	0x002d2062
 198:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 19c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 1a0:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 1a4:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1a8:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1ac:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1b0:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <strncmp+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <strncmp+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <strncmp+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


uart-hex.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <uart_hex>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a01000 	mov	r1, r0
   8:	e59f0008 	ldr	r0, [pc, #8]	; 18 <uart_hex+0x18>
   c:	ebfffffe 	bl	0 <printk>
  10:	e3a00000 	mov	r0, #0, 0
  14:	e8bd8010 	pop	{r4, pc}
  18:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	Address 0x0000000000000000 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010f 	andeq	r0, r0, pc, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000ef 	andeq	r0, r0, pc, ror #1
  10:	0001a40c 	andeq	sl, r1, ip, lsl #8
  14:	00007100 	andeq	r7, r0, r0, lsl #2
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001c00 	andeq	r1, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	33070403 	movwcc	r0, #29699	; 0x7403
  30:	03000000 	movweq	r0, #0
  34:	00e30601 	rsceq	r0, r3, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000c405 	andeq	ip, r0, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000da 	ldrdeq	r0, [r0], -sl
  48:	57050803 	strpl	r0, [r5, -r3, lsl #16]
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002007 	andeq	r2, r0, r7
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000000e 	andeq	r0, r0, lr
  64:	40070803 	andmi	r0, r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	65060000 	strvs	r0, [r6, #-0]
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000b6 	strheq	r0, [r0], -r6
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00d50600 	sbcseq	r0, r5, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000000bb 	strheq	r0, [r0], -fp
  c4:	25050401 	strcs	r0, [r5, #-1025]	; 0xfffffbff
  c8:	00000000 	andeq	r0, r0, r0
  cc:	1c000000 	stcne	0, cr0, [r0], {-0}
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0001069c 	muleq	r1, ip, r6
  d8:	00680a00 	rsbeq	r0, r8, r0, lsl #20
  dc:	2c170401 	cfldrscs	mvf0, [r7], {1}
  e0:	06000000 	streq	r0, [r0], -r0
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0b000000 	bleq	f0 <.debug_info+0xf0>
  ec:	00000010 	andeq	r0, r0, r0, lsl r0
  f0:	00000106 	andeq	r0, r0, r6, lsl #2
  f4:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
  f8:	00000003 	andeq	r0, r0, r3
  fc:	51010c00 	tstpl	r1, r0, lsl #24
 100:	5001f303 	andpl	pc, r1, r3, lsl #6
 104:	ce0d0000 	cdpgt	0, 0, cr0, cr13, cr0, {0}
 108:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
 10c:	02000000 	andeq	r0, r0, #0, 0
 110:	Address 0x0000000000000110 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <uart_hex+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <uart_hex+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <uart_hex+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300050a 	movweq	r0, #1290	; 0x50a
  80:	3b0b3a08 	blcc	2ce8a8 <uart_hex+0x2ce8a8>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
  90:	0182890b 	orreq	r8, r2, fp, lsl #18
  94:	31011101 	tstcc	r1, r1, lsl #2
  98:	0c000013 	stceq	0, cr0, [r0], {19}
  9c:	0001828a 	andeq	r8, r1, sl, lsl #5
  a0:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  a4:	0d000018 	stceq	0, cr0, [r0, #-96]	; 0xffffffa0
  a8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  ac:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
  b0:	0b3a0e03 	bleq	e838c4 <uart_hex+0xe838c4>
  b4:	0b390b3b 	bleq	e42da8 <uart_hex+0xe42da8>
  b8:	Address 0x00000000000000b8 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	000c0000 	andeq	r0, ip, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00000c50 	andeq	r0, r0, r0, asr ip
  14:	00000f00 	andeq	r0, r0, r0, lsl #30
  18:	51000100 	mrspl	r0, (UNDEF: 16)
  1c:	0000000f 	andeq	r0, r0, pc
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01f30004 	mvnseq	r0, r4
  28:	00009f50 	andeq	r9, r0, r0, asr pc
  2c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a1 	andeq	r0, r0, r1, lsr #1
   4:	007e0003 	rsbseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	552f0063 	strpl	r0, [pc, #-99]!	; ffffffc5 <uart_hex+0xffffffc5>
  24:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  28:	6e6e612f 	powvsep	f6, f6, #10.0
  2c:	6f442f61 	svcvs	0x00442f61
  30:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  34:	2f73746e 	svccs	0x0073746e
  38:	6f686353 	svcvs	0x00686353
  3c:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  40:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  44:	4a2f6567 	bmi	bd95e8 <uart_hex+0xbd95e8>
  48:	6f696e75 	svcvs	0x00696e75
  4c:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  50:	53432f32 	movtpl	r2, #16178	; 0x3f32
  54:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  58:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  5c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  60:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  64:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  68:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  6c:	00006564 	andeq	r6, r0, r4, ror #10
  70:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  74:	7865682d 	stmdavc	r5!, {r0, r2, r3, r5, fp, sp, lr}^
  78:	0100632e 	tsteq	r0, lr, lsr #6
  7c:	70720000 	rsbsvc	r0, r2, r0
  80:	00682e69 	rsbeq	r2, r8, r9, ror #28
  84:	00000002 	andeq	r0, r0, r2
  88:	05001a05 	streq	r1, [r0, #-2565]	; 0xfffff5fb
  8c:	00000002 	andeq	r0, r0, r2
  90:	01061500 	tsteq	r6, r0, lsl #10
  94:	4b060505 	blmi	1814b0 <uart_hex+0x1814b0>
  98:	2f062e06 	svccs	0x00062e06
  9c:	13060105 	movwne	r0, #24837	; 0x6105
  a0:	01000602 	tsteq	r0, r2, lsl #12
  a4:	Address 0x00000000000000a4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6f6c0072 	svcvs	0x006c0072
  10:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  20:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  24:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  44:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  48:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  58:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  5c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  68:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  6c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  70:	73552f00 	cmpvc	r5, #0, 30
  74:	2f737265 	svccs	0x00737265
  78:	616e6e61 	cmnvs	lr, r1, ror #28
  7c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  80:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  84:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  88:	6f6f6863 	svcvs	0x006f6863
  8c:	6f432f6c 	svcvs	0x00432f6c
  90:	67656c6c 	strbvs	r6, [r5, -ip, ror #24]!
  94:	754a2f65 	strbvc	r2, [sl, #-3941]	; 0xfffff09b
  98:	726f696e 	rsbvc	r6, pc, #1802240	; 0x1b8000
  9c:	3232532f 	eorscc	r5, r2, #-1140850688	; 0xbc000000
  a0:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
  a4:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
  a8:	63796d2f 	cmnvs	r9, #3008	; 0xbc0
  ac:	2f65646f 	svccs	0x0065646f
  b0:	7062696c 	rsbvc	r6, r2, ip, ror #18
  b4:	68630069 	stmdavs	r3!, {r0, r3, r5, r6}^
  b8:	75007261 	strvc	r7, [r0, #-609]	; 0xfffffd9f
  bc:	5f747261 	svcpl	0x00747261
  c0:	00786568 	rsbseq	r6, r8, r8, ror #10
  c4:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  c8:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  cc:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
  d0:	6b746e69 	blvs	1d1ba7c <uart_hex+0x1d1ba7c>
  d4:	74757000 	ldrbtvc	r7, [r5], #-0
  d8:	6f6c006b 	svcvs	0x006c006b
  dc:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  e0:	7300746e 	movwvc	r7, #1134	; 0x46e
  e4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  e8:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  ec:	47007261 	strmi	r7, [r0, -r1, ror #4]
  f0:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  f4:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  f8:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
  fc:	31303220 	teqcc	r0, r0, lsr #4
 100:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 104:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 108:	61656c65 	cmnvs	r5, r5, ror #24
 10c:	20296573 	eorcs	r6, r9, r3, ror r5
 110:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 114:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 118:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 11c:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 120:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 124:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 128:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 12c:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 130:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 134:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 138:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 13c:	36373131 			; <UNDEFINED> instruction: 0x36373131
 140:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 144:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 148:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 14c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 150:	36373131 			; <UNDEFINED> instruction: 0x36373131
 154:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 158:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 15c:	616f6c66 	cmnvs	pc, r6, ror #24
 160:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 164:	6f733d69 	svcvs	0x00733d69
 168:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 16c:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 170:	616d2d20 	cmnvs	sp, r0, lsr #26
 174:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 178:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 17c:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 180:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 184:	4f2d2062 	svcmi	0x002d2062
 188:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 18c:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 190:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 194:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 198:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 19c:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1a0:	00676e69 	rsbeq	r6, r7, r9, ror #28
 1a4:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
 1a8:	752f6362 	strvc	r6, [pc, #-866]!	; fffffe4e <uart_hex+0xfffffe4e>
 1ac:	2d747261 	lfmcs	f7, 2, [r4, #-388]!	; 0xfffffe7c
 1b0:	2e786568 	cdpcs	5, 7, cr6, cr8, cr8, {3}
 1b4:	Address 0x00000000000001b4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <uart_hex+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_hex+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <uart_hex+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


va-printk.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <isdigit>:
   0:	e2400030 	sub	r0, r0, #48, 0	; 0x30
   4:	e3500009 	cmp	r0, #9, 0
   8:	83a00000 	movhi	r0, #0, 0
   c:	93a00001 	movls	r0, #1, 0
  10:	e12fff1e 	bx	lr

00000014 <pad>:
  14:	e0401001 	sub	r1, r0, r1
  18:	e1510002 	cmp	r1, r2
  1c:	b3a03020 	movlt	r3, #32, 0
  20:	b4c03001 	strblt	r3, [r0], #1
  24:	b2811001 	addlt	r1, r1, #1, 0
  28:	bafffffa 	blt	18 <pad+0x4>
  2c:	e3a03000 	mov	r3, #0, 0
  30:	e5c03000 	strb	r3, [r0]
  34:	e12fff1e 	bx	lr

00000038 <reverse>:
  38:	e042c003 	sub	ip, r2, r3
  3c:	e28cc001 	add	ip, ip, #1, 0
  40:	e15c0001 	cmp	ip, r1
  44:	c04cc001 	subgt	ip, ip, r1
  48:	c083300c 	addgt	r3, r3, ip
  4c:	e2421001 	sub	r1, r2, #1, 0
  50:	e1a02000 	mov	r2, r0
  54:	e1510003 	cmp	r1, r3
  58:	2451c001 	ldrbcs	ip, [r1], #-1
  5c:	24c2c001 	strbcs	ip, [r2], #1
  60:	2afffffb 	bcs	54 <reverse+0x1c>
  64:	e3a03000 	mov	r3, #0, 0
  68:	e5c23000 	strb	r3, [r2]
  6c:	e12fff1e 	bx	lr

00000070 <emit>:
  70:	e92d40f0 	push	{r4, r5, r6, r7, lr}
  74:	e24dd04c 	sub	sp, sp, #76, 0	; 0x4c
  78:	e1a05001 	mov	r5, r1
  7c:	e1a04002 	mov	r4, r2
  80:	e59d2060 	ldr	r2, [sp, #96]	; 0x60
  84:	e1520004 	cmp	r2, r4
  88:	c2442001 	subgt	r2, r4, #1, 0
  8c:	e1a0c003 	mov	ip, r3
  90:	e2400002 	sub	r0, r0, #2, 0
  94:	e350000e 	cmp	r0, #14, 0
  98:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
  9c:	ea000050 	b	1e4 <emit+0x174>
  a0:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
  a4:	000001e4 	andeq	r0, r0, r4, ror #3
  a8:	000001e4 	andeq	r0, r0, r4, ror #3
  ac:	000001e4 	andeq	r0, r0, r4, ror #3
  b0:	000001e4 	andeq	r0, r0, r4, ror #3
  b4:	000001e4 	andeq	r0, r0, r4, ror #3
  b8:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
  bc:	000001e4 	andeq	r0, r0, r4, ror #3
  c0:	000000dc 	ldrdeq	r0, [r0], -ip
  c4:	000001e4 	andeq	r0, r0, r4, ror #3
  c8:	000001e4 	andeq	r0, r0, r4, ror #3
  cc:	000001e4 	andeq	r0, r0, r4, ror #3
  d0:	000001e4 	andeq	r0, r0, r4, ror #3
  d4:	000001e4 	andeq	r0, r0, r4, ror #3
  d8:	00000154 	andeq	r0, r0, r4, asr r1
  dc:	e59d1064 	ldr	r1, [sp, #100]	; 0x64
  e0:	e2511000 	subs	r1, r1, #0, 0
  e4:	13a01001 	movne	r1, #1, 0
  e8:	e0111fa3 	ands	r1, r1, r3, lsr #31
  ec:	0a000016 	beq	14c <emit+0xdc>
  f0:	e263c000 	rsb	ip, r3, #0, 0
  f4:	e3a06001 	mov	r6, #1, 0
  f8:	e28d0008 	add	r0, sp, #8, 0
  fc:	e59f3100 	ldr	r3, [pc, #256]	; 204 <emit+0x194>
 100:	e0831c93 	umull	r1, r3, r3, ip
 104:	e1a031a3 	lsr	r3, r3, #3
 108:	e1a0e003 	mov	lr, r3
 10c:	e0833103 	add	r3, r3, r3, lsl #2
 110:	e04c3083 	sub	r3, ip, r3, lsl #1
 114:	e1a01000 	mov	r1, r0
 118:	e2800001 	add	r0, r0, #1, 0
 11c:	e59f70e4 	ldr	r7, [pc, #228]	; 208 <emit+0x198>
 120:	e7d73003 	ldrb	r3, [r7, r3]
 124:	e5c13000 	strb	r3, [r1]
 128:	e1a0300c 	mov	r3, ip
 12c:	e1a0c00e 	mov	ip, lr
 130:	e3530009 	cmp	r3, #9, 0
 134:	8afffff0 	bhi	fc <emit+0x8c>
 138:	e3560000 	cmp	r6, #0, 0
 13c:	13a0302d 	movne	r3, #45, 0	; 0x2d
 140:	15c03000 	strbne	r3, [r0]
 144:	12810002 	addne	r0, r1, #2, 0
 148:	ea00000f 	b	18c <emit+0x11c>
 14c:	e3a06000 	mov	r6, #0, 0
 150:	eaffffe8 	b	f8 <emit+0x88>
 154:	e28d1008 	add	r1, sp, #8, 0
 158:	e20c000f 	and	r0, ip, #15, 0
 15c:	e59fe0a8 	ldr	lr, [pc, #168]	; 20c <emit+0x19c>
 160:	e7de0000 	ldrb	r0, [lr, r0]
 164:	e5c10000 	strb	r0, [r1]
 168:	e2811001 	add	r1, r1, #1, 0
 16c:	e35c000f 	cmp	ip, #15, 0
 170:	e1a0c22c 	lsr	ip, ip, #4
 174:	8afffff7 	bhi	158 <emit+0xe8>
 178:	e1a00001 	mov	r0, r1
 17c:	e3a03078 	mov	r3, #120, 0	; 0x78
 180:	e4c03002 	strb	r3, [r0], #2
 184:	e3a03030 	mov	r3, #48, 0	; 0x30
 188:	e5c13001 	strb	r3, [r1, #1]
 18c:	e28d1008 	add	r1, sp, #8, 0
 190:	ebffff9f 	bl	14 <pad>
 194:	e1a02000 	mov	r2, r0
 198:	e28d3008 	add	r3, sp, #8, 0
 19c:	e1a01004 	mov	r1, r4
 1a0:	e1a00005 	mov	r0, r5
 1a4:	ebffffa3 	bl	38 <reverse>
 1a8:	e28dd04c 	add	sp, sp, #76, 0	; 0x4c
 1ac:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
 1b0:	e5cd3008 	strb	r3, [sp, #8]
 1b4:	e28d0009 	add	r0, sp, #9, 0
 1b8:	eafffff3 	b	18c <emit+0x11c>
 1bc:	e28d0008 	add	r0, sp, #8, 0
 1c0:	e20c1001 	and	r1, ip, #1, 0
 1c4:	e59fe044 	ldr	lr, [pc, #68]	; 210 <emit+0x1a0>
 1c8:	e7de1001 	ldrb	r1, [lr, r1]
 1cc:	e5c01000 	strb	r1, [r0]
 1d0:	e2800001 	add	r0, r0, #1, 0
 1d4:	e35c0001 	cmp	ip, #1, 0
 1d8:	e1a0c0ac 	lsr	ip, ip, #1
 1dc:	8afffff7 	bhi	1c0 <emit+0x150>
 1e0:	eaffffe9 	b	18c <emit+0x11c>
 1e4:	e59f3028 	ldr	r3, [pc, #40]	; 214 <emit+0x1a4>
 1e8:	e58d3000 	str	r3, [sp]
 1ec:	e3a03079 	mov	r3, #121, 0	; 0x79
 1f0:	e59f2020 	ldr	r2, [pc, #32]	; 218 <emit+0x1a8>
 1f4:	e59f1020 	ldr	r1, [pc, #32]	; 21c <emit+0x1ac>
 1f8:	e59f0020 	ldr	r0, [pc, #32]	; 220 <emit+0x1b0>
 1fc:	ebfffffe 	bl	0 <printk>
 200:	ebfffffe 	bl	0 <clean_reboot>
 204:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd
 208:	0000002c 	andeq	r0, r0, ip, lsr #32
 20c:	00000038 	andeq	r0, r0, r8, lsr r0
 210:	0000004c 	andeq	r0, r0, ip, asr #32
 214:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 220:	00000014 	andeq	r0, r0, r4, lsl r0

00000224 <rpi_set_output>:
 224:	e3500000 	cmp	r0, #0, 0
 228:	0a000006 	beq	248 <rpi_set_output+0x24>
 22c:	e59f303c 	ldr	r3, [pc, #60]	; 270 <rpi_set_output+0x4c>
 230:	e5830000 	str	r0, [r3]
 234:	e3510000 	cmp	r1, #0, 0
 238:	012fff1e 	bxeq	lr
 23c:	e59f3030 	ldr	r3, [pc, #48]	; 274 <rpi_set_output+0x50>
 240:	e5831000 	str	r1, [r3]
 244:	e12fff1e 	bx	lr
 248:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 24c:	e24dd00c 	sub	sp, sp, #12, 0
 250:	e59f3020 	ldr	r3, [pc, #32]	; 278 <rpi_set_output+0x54>
 254:	e58d3000 	str	r3, [sp]
 258:	e3a03020 	mov	r3, #32, 0
 25c:	e59f2018 	ldr	r2, [pc, #24]	; 27c <rpi_set_output+0x58>
 260:	e59f1018 	ldr	r1, [pc, #24]	; 280 <rpi_set_output+0x5c>
 264:	e59f0018 	ldr	r0, [pc, #24]	; 284 <rpi_set_output+0x60>
 268:	ebfffffe 	bl	0 <printk>
 26c:	ebfffffe 	bl	0 <clean_reboot>
	...
 278:	00000050 	andeq	r0, r0, r0, asr r0
 27c:	00000008 	andeq	r0, r0, r8
 280:	00000000 	andeq	r0, r0, r0
 284:	00000014 	andeq	r0, r0, r4, lsl r0

00000288 <va_printk>:
 288:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 28c:	e24ddf45 	sub	sp, sp, #276	; 0x114
 290:	e1a09000 	mov	r9, r0
 294:	e58d2008 	str	r2, [sp, #8]
 298:	e58d300c 	str	r3, [sp, #12]
 29c:	e2411001 	sub	r1, r1, #1, 0
 2a0:	e0808001 	add	r8, r0, r1
 2a4:	e3a03000 	mov	r3, #0, 0
 2a8:	e5c03000 	strb	r3, [r0]
 2ac:	e1a04000 	mov	r4, r0
 2b0:	e1a06002 	mov	r6, r2
 2b4:	ea000001 	b	2c0 <va_printk+0x38>
 2b8:	e2866001 	add	r6, r6, #1, 0
 2bc:	e4c43001 	strb	r3, [r4], #1
 2c0:	e5d63000 	ldrb	r3, [r6]
 2c4:	e3530000 	cmp	r3, #0, 0
 2c8:	0a000108 	beq	6f0 <va_printk+0x468>
 2cc:	e1540008 	cmp	r4, r8
 2d0:	2a000106 	bcs	6f0 <va_printk+0x468>
 2d4:	e3530025 	cmp	r3, #37, 0	; 0x25
 2d8:	1afffff6 	bne	2b8 <va_printk+0x30>
 2dc:	e5d62001 	ldrb	r2, [r6, #1]
 2e0:	e3520025 	cmp	r2, #37, 0	; 0x25
 2e4:	04c43001 	strbeq	r3, [r4], #1
 2e8:	02866002 	addeq	r6, r6, #2, 0
 2ec:	0afffff3 	beq	2c0 <va_printk+0x38>
 2f0:	e2866001 	add	r6, r6, #1, 0
 2f4:	e3a05000 	mov	r5, #0, 0
 2f8:	e5d67000 	ldrb	r7, [r6]
 2fc:	e1a0a007 	mov	sl, r7
 300:	e1a00007 	mov	r0, r7
 304:	ebffff3d 	bl	0 <isdigit>
 308:	e3500000 	cmp	r0, #0, 0
 30c:	0a000004 	beq	324 <va_printk+0x9c>
 310:	e0855105 	add	r5, r5, r5, lsl #2
 314:	e0875085 	add	r5, r7, r5, lsl #1
 318:	e2455030 	sub	r5, r5, #48, 0	; 0x30
 31c:	e2866001 	add	r6, r6, #1, 0
 320:	eafffff4 	b	2f8 <va_printk+0x70>
 324:	e355001f 	cmp	r5, #31, 0
 328:	8a00001a 	bhi	398 <va_printk+0x110>
 32c:	e2477062 	sub	r7, r7, #98, 0	; 0x62
 330:	e3570016 	cmp	r7, #22, 0
 334:	979ff107 	ldrls	pc, [pc, r7, lsl #2]
 338:	ea0000d4 	b	690 <va_printk+0x408>
 33c:	00000614 	andeq	r0, r0, r4, lsl r6
 340:	0000065c 	andeq	r0, r0, ip, asr r6
 344:	00000574 	andeq	r0, r0, r4, ror r5
 348:	00000690 	muleq	r0, r0, r6
 34c:	0000055c 	andeq	r0, r0, ip, asr r5
 350:	00000690 	muleq	r0, r0, r6
 354:	00000690 	muleq	r0, r0, r6
 358:	00000690 	muleq	r0, r0, r6
 35c:	00000690 	muleq	r0, r0, r6
 360:	00000690 	muleq	r0, r0, r6
 364:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
 368:	00000690 	muleq	r0, r0, r6
 36c:	00000690 	muleq	r0, r0, r6
 370:	00000690 	muleq	r0, r0, r6
 374:	000005e0 	andeq	r0, r0, r0, ror #11
 378:	00000690 	muleq	r0, r0, r6
 37c:	00000690 	muleq	r0, r0, r6
 380:	00000648 	andeq	r0, r0, r8, asr #12
 384:	00000690 	muleq	r0, r0, r6
 388:	000005ac 	andeq	r0, r0, ip, lsr #11
 38c:	00000690 	muleq	r0, r0, r6
 390:	00000690 	muleq	r0, r0, r6
 394:	000005e0 	andeq	r0, r0, r0, ror #11
 398:	e59f3364 	ldr	r3, [pc, #868]	; 704 <va_printk+0x47c>
 39c:	e58d3000 	str	r3, [sp]
 3a0:	e3a03098 	mov	r3, #152, 0	; 0x98
 3a4:	e59f235c 	ldr	r2, [pc, #860]	; 708 <va_printk+0x480>
 3a8:	e59f135c 	ldr	r1, [pc, #860]	; 70c <va_printk+0x484>
 3ac:	e59f035c 	ldr	r0, [pc, #860]	; 710 <va_printk+0x488>
 3b0:	ebfffffe 	bl	0 <printk>
 3b4:	ebfffffe 	bl	0 <clean_reboot>
 3b8:	e3a02003 	mov	r2, #3, 0
 3bc:	e59f1350 	ldr	r1, [pc, #848]	; 714 <va_printk+0x48c>
 3c0:	e1a00006 	mov	r0, r6
 3c4:	ebfffffe 	bl	0 <strncmp>
 3c8:	e3500000 	cmp	r0, #0, 0
 3cc:	0a000005 	beq	3e8 <va_printk+0x160>
 3d0:	e3a02003 	mov	r2, #3, 0
 3d4:	e59f133c 	ldr	r1, [pc, #828]	; 718 <va_printk+0x490>
 3d8:	e1a00006 	mov	r0, r6
 3dc:	ebfffffe 	bl	0 <strncmp>
 3e0:	e3500000 	cmp	r0, #0, 0
 3e4:	1a000033 	bne	4b8 <va_printk+0x230>
 3e8:	e286b002 	add	fp, r6, #2, 0
 3ec:	e59d300c 	ldr	r3, [sp, #12]
 3f0:	e2833007 	add	r3, r3, #7, 0
 3f4:	e3c33007 	bic	r3, r3, #7, 0
 3f8:	e2832008 	add	r2, r3, #8, 0
 3fc:	e58d200c 	str	r2, [sp, #12]
 400:	e593a000 	ldr	sl, [r3]
 404:	e5937004 	ldr	r7, [r3, #4]
 408:	e1a01007 	mov	r1, r7
 40c:	e59f0308 	ldr	r0, [pc, #776]	; 71c <va_printk+0x494>
 410:	ebfffffe 	bl	0 <printk>
 414:	e1a0100a 	mov	r1, sl
 418:	e59f0300 	ldr	r0, [pc, #768]	; 720 <va_printk+0x498>
 41c:	ebfffffe 	bl	0 <printk>
 420:	e3a02003 	mov	r2, #3, 0
 424:	e59f12e8 	ldr	r1, [pc, #744]	; 714 <va_printk+0x48c>
 428:	e1a00006 	mov	r0, r6
 42c:	ebfffffe 	bl	0 <strncmp>
 430:	e3500000 	cmp	r0, #0, 0
 434:	0a000027 	beq	4d8 <va_printk+0x250>
 438:	e3a02003 	mov	r2, #3, 0
 43c:	e59f12d4 	ldr	r1, [pc, #724]	; 718 <va_printk+0x490>
 440:	e1a00006 	mov	r0, r6
 444:	ebfffffe 	bl	0 <strncmp>
 448:	e3500000 	cmp	r0, #0, 0
 44c:	1a00003b 	bne	540 <va_printk+0x2b8>
 450:	e3a06000 	mov	r6, #0, 0
 454:	e58d6004 	str	r6, [sp, #4]
 458:	e58d5000 	str	r5, [sp]
 45c:	e1a03007 	mov	r3, r7
 460:	e3a02080 	mov	r2, #128, 0	; 0x80
 464:	e28d1010 	add	r1, sp, #16, 0
 468:	e3a0000a 	mov	r0, #10, 0
 46c:	ebfffeff 	bl	70 <emit>
 470:	e1a07000 	mov	r7, r0
 474:	e58d6004 	str	r6, [sp, #4]
 478:	e58d5000 	str	r5, [sp]
 47c:	e1a0300a 	mov	r3, sl
 480:	e3a02080 	mov	r2, #128, 0	; 0x80
 484:	e28d1090 	add	r1, sp, #144, 0	; 0x90
 488:	e3a0000a 	mov	r0, #10, 0
 48c:	ebfffef7 	bl	70 <emit>
 490:	e59f128c 	ldr	r1, [pc, #652]	; 724 <va_printk+0x49c>
 494:	e28d0010 	add	r0, sp, #16, 0
 498:	ebfffffe 	bl	0 <strcmp>
 49c:	e1500006 	cmp	r0, r6
 4a0:	1a000021 	bne	52c <va_printk+0x2a4>
 4a4:	e28d1090 	add	r1, sp, #144, 0	; 0x90
 4a8:	e28d0010 	add	r0, sp, #16, 0
 4ac:	ebfffffe 	bl	0 <strcpy>
 4b0:	e1a0600b 	mov	r6, fp
 4b4:	ea00003a 	b	5a4 <va_printk+0x31c>
 4b8:	e59f3268 	ldr	r3, [pc, #616]	; 728 <va_printk+0x4a0>
 4bc:	e58d3000 	str	r3, [sp]
 4c0:	e3a0309f 	mov	r3, #159, 0	; 0x9f
 4c4:	e59f223c 	ldr	r2, [pc, #572]	; 708 <va_printk+0x480>
 4c8:	e59f123c 	ldr	r1, [pc, #572]	; 70c <va_printk+0x484>
 4cc:	e59f023c 	ldr	r0, [pc, #572]	; 710 <va_printk+0x488>
 4d0:	ebfffffe 	bl	0 <printk>
 4d4:	ebfffffe 	bl	0 <clean_reboot>
 4d8:	e3a06000 	mov	r6, #0, 0
 4dc:	e58d6004 	str	r6, [sp, #4]
 4e0:	e58d5000 	str	r5, [sp]
 4e4:	e1a03007 	mov	r3, r7
 4e8:	e3a02080 	mov	r2, #128, 0	; 0x80
 4ec:	e28d1010 	add	r1, sp, #16, 0
 4f0:	e3a00010 	mov	r0, #16, 0
 4f4:	ebfffedd 	bl	70 <emit>
 4f8:	e1a07000 	mov	r7, r0
 4fc:	e58d6004 	str	r6, [sp, #4]
 500:	e58d5000 	str	r5, [sp]
 504:	e1a0300a 	mov	r3, sl
 508:	e3a02080 	mov	r2, #128, 0	; 0x80
 50c:	e28d1090 	add	r1, sp, #144, 0	; 0x90
 510:	e3a00010 	mov	r0, #16, 0
 514:	ebfffed5 	bl	70 <emit>
 518:	e28d1092 	add	r1, sp, #146, 0	; 0x92
 51c:	e28d0010 	add	r0, sp, #16, 0
 520:	ebfffffe 	bl	0 <strcat>
 524:	e1a0600b 	mov	r6, fp
 528:	ea00001d 	b	5a4 <va_printk+0x31c>
 52c:	e28d1090 	add	r1, sp, #144, 0	; 0x90
 530:	e28d0010 	add	r0, sp, #16, 0
 534:	ebfffffe 	bl	0 <strcat>
 538:	e1a0600b 	mov	r6, fp
 53c:	ea000018 	b	5a4 <va_printk+0x31c>
 540:	e58d6000 	str	r6, [sp]
 544:	e3a030b6 	mov	r3, #182, 0	; 0xb6
 548:	e59f21b8 	ldr	r2, [pc, #440]	; 708 <va_printk+0x480>
 54c:	e59f11b8 	ldr	r1, [pc, #440]	; 70c <va_printk+0x484>
 550:	e59f01d4 	ldr	r0, [pc, #468]	; 72c <va_printk+0x4a4>
 554:	ebfffffe 	bl	0 <printk>
 558:	ebfffffe 	bl	0 <clean_reboot>
 55c:	e3a030be 	mov	r3, #190, 0	; 0xbe
 560:	e59f21a0 	ldr	r2, [pc, #416]	; 708 <va_printk+0x480>
 564:	e59f11a0 	ldr	r1, [pc, #416]	; 70c <va_printk+0x484>
 568:	e59f01c0 	ldr	r0, [pc, #448]	; 730 <va_printk+0x4a8>
 56c:	ebfffffe 	bl	0 <printk>
 570:	ebfffffe 	bl	0 <clean_reboot>
 574:	e59d300c 	ldr	r3, [sp, #12]
 578:	e2832004 	add	r2, r3, #4, 0
 57c:	e58d200c 	str	r2, [sp, #12]
 580:	e5933000 	ldr	r3, [r3]
 584:	e3a02001 	mov	r2, #1, 0
 588:	e58d2004 	str	r2, [sp, #4]
 58c:	e58d5000 	str	r5, [sp]
 590:	e3a02080 	mov	r2, #128, 0	; 0x80
 594:	e28d1010 	add	r1, sp, #16, 0
 598:	e3a0000a 	mov	r0, #10, 0
 59c:	ebfffeb3 	bl	70 <emit>
 5a0:	e1a07000 	mov	r7, r0
 5a4:	e2866001 	add	r6, r6, #1, 0
 5a8:	ea00004a 	b	6d8 <va_printk+0x450>
 5ac:	e59d300c 	ldr	r3, [sp, #12]
 5b0:	e2832004 	add	r2, r3, #4, 0
 5b4:	e58d200c 	str	r2, [sp, #12]
 5b8:	e5933000 	ldr	r3, [r3]
 5bc:	e3a02000 	mov	r2, #0, 0
 5c0:	e58d2004 	str	r2, [sp, #4]
 5c4:	e58d5000 	str	r5, [sp]
 5c8:	e3a02080 	mov	r2, #128, 0	; 0x80
 5cc:	e28d1010 	add	r1, sp, #16, 0
 5d0:	e3a0000a 	mov	r0, #10, 0
 5d4:	ebfffea5 	bl	70 <emit>
 5d8:	e1a07000 	mov	r7, r0
 5dc:	eafffff0 	b	5a4 <va_printk+0x31c>
 5e0:	e59d300c 	ldr	r3, [sp, #12]
 5e4:	e2832004 	add	r2, r3, #4, 0
 5e8:	e58d200c 	str	r2, [sp, #12]
 5ec:	e5933000 	ldr	r3, [r3]
 5f0:	e3a02000 	mov	r2, #0, 0
 5f4:	e58d2004 	str	r2, [sp, #4]
 5f8:	e58d5000 	str	r5, [sp]
 5fc:	e3a02080 	mov	r2, #128, 0	; 0x80
 600:	e28d1010 	add	r1, sp, #16, 0
 604:	e3a00010 	mov	r0, #16, 0
 608:	ebfffe98 	bl	70 <emit>
 60c:	e1a07000 	mov	r7, r0
 610:	eaffffe3 	b	5a4 <va_printk+0x31c>
 614:	e59d300c 	ldr	r3, [sp, #12]
 618:	e2832004 	add	r2, r3, #4, 0
 61c:	e58d200c 	str	r2, [sp, #12]
 620:	e5933000 	ldr	r3, [r3]
 624:	e3a02000 	mov	r2, #0, 0
 628:	e58d2004 	str	r2, [sp, #4]
 62c:	e58d5000 	str	r5, [sp]
 630:	e3a02080 	mov	r2, #128, 0	; 0x80
 634:	e28d1010 	add	r1, sp, #16, 0
 638:	e3a00002 	mov	r0, #2, 0
 63c:	ebfffe8b 	bl	70 <emit>
 640:	e1a07000 	mov	r7, r0
 644:	eaffffd6 	b	5a4 <va_printk+0x31c>
 648:	e59d300c 	ldr	r3, [sp, #12]
 64c:	e2832004 	add	r2, r3, #4, 0
 650:	e58d200c 	str	r2, [sp, #12]
 654:	e5937000 	ldr	r7, [r3]
 658:	eaffffd1 	b	5a4 <va_printk+0x31c>
 65c:	e59d300c 	ldr	r3, [sp, #12]
 660:	e2832004 	add	r2, r3, #4, 0
 664:	e58d200c 	str	r2, [sp, #12]
 668:	e5933000 	ldr	r3, [r3]
 66c:	e3a02000 	mov	r2, #0, 0
 670:	e58d2004 	str	r2, [sp, #4]
 674:	e58d5000 	str	r5, [sp]
 678:	e3a02080 	mov	r2, #128, 0	; 0x80
 67c:	e28d1010 	add	r1, sp, #16, 0
 680:	e3a00008 	mov	r0, #8, 0
 684:	ebfffe79 	bl	70 <emit>
 688:	e1a07000 	mov	r7, r0
 68c:	eaffffc4 	b	5a4 <va_printk+0x31c>
 690:	e3a03000 	mov	r3, #0, 0
 694:	e5c63001 	strb	r3, [r6, #1]
 698:	e1a0200a 	mov	r2, sl
 69c:	e1a0100a 	mov	r1, sl
 6a0:	e59f008c 	ldr	r0, [pc, #140]	; 734 <va_printk+0x4ac>
 6a4:	ebfffffe 	bl	0 <printk>
 6a8:	e59f3088 	ldr	r3, [pc, #136]	; 738 <va_printk+0x4b0>
 6ac:	e5933000 	ldr	r3, [r3]
 6b0:	e59d0008 	ldr	r0, [sp, #8]
 6b4:	e12fff33 	blx	r3
 6b8:	e3a030e2 	mov	r3, #226, 0	; 0xe2
 6bc:	e59f2044 	ldr	r2, [pc, #68]	; 708 <va_printk+0x480>
 6c0:	e59f1044 	ldr	r1, [pc, #68]	; 70c <va_printk+0x484>
 6c4:	e59f0070 	ldr	r0, [pc, #112]	; 73c <va_printk+0x4b4>
 6c8:	ebfffffe 	bl	0 <printk>
 6cc:	ebfffffe 	bl	0 <clean_reboot>
 6d0:	e2877001 	add	r7, r7, #1, 0
 6d4:	e4c43001 	strb	r3, [r4], #1
 6d8:	e1540008 	cmp	r4, r8
 6dc:	2afffef7 	bcs	2c0 <va_printk+0x38>
 6e0:	e5d73000 	ldrb	r3, [r7]
 6e4:	e3530000 	cmp	r3, #0, 0
 6e8:	1afffff8 	bne	6d0 <va_printk+0x448>
 6ec:	eafffef3 	b	2c0 <va_printk+0x38>
 6f0:	e3a03000 	mov	r3, #0, 0
 6f4:	e4c43001 	strb	r3, [r4], #1
 6f8:	e0440009 	sub	r0, r4, r9
 6fc:	e28ddf45 	add	sp, sp, #276	; 0x114
 700:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 704:	00000058 	andeq	r0, r0, r8, asr r0
 708:	00000018 	andeq	r0, r0, r8, lsl r0
 70c:	00000000 	andeq	r0, r0, r0
 710:	00000014 	andeq	r0, r0, r4, lsl r0
 714:	00000064 	andeq	r0, r0, r4, rrx
 718:	00000068 	andeq	r0, r0, r8, rrx
 71c:	0000006c 	andeq	r0, r0, ip, rrx
 720:	00000074 	andeq	r0, r0, r4, ror r0
 724:	00000028 	andeq	r0, r0, r8, lsr #32
 728:	0000007c 	andeq	r0, r0, ip, ror r0
 72c:	000000b8 	strheq	r0, [r0], -r8
 730:	000000e0 	andeq	r0, r0, r0, ror #1
 734:	00000108 	andeq	r0, r0, r8, lsl #2
 738:	00000000 	andeq	r0, r0, r0
 73c:	00000138 	andeq	r0, r0, r8, lsr r1

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
   4:	762f6362 	strtvc	r6, [pc], -r2, ror #6
   8:	72702d61 	rsbsvc	r2, r0, #6208	; 0x1840
   c:	6b746e69 	blvs	1d1b9b8 <va_printk+0x1d1b730>
  10:	0000632e 	andeq	r6, r0, lr, lsr #6
  14:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  18:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  1c:	3a73253a 	bcc	1cc950c <va_printk+0x1cc9284>
  20:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  24:	00000a73 	andeq	r0, r0, r3, ror sl
  28:	00000030 	andeq	r0, r0, r0, lsr r0
  2c:	33323130 	teqcc	r2, #12
  30:	37363534 			; <UNDEFINED> instruction: 0x37363534
  34:	00003938 	andeq	r3, r0, r8, lsr r9
  38:	33323130 	teqcc	r2, #12
  3c:	37363534 			; <UNDEFINED> instruction: 0x37363534
  40:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
  44:	66656463 	strbtvs	r6, [r5], -r3, ror #8
  48:	00000000 	andeq	r0, r0, r0
  4c:	00003130 	andeq	r3, r0, r0, lsr r1
  50:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  54:	0070665f 	rsbseq	r6, r0, pc, asr r6
  58:	74646977 	strbtvc	r6, [r4], #-2423	; 0xfffff689
  5c:	203c2068 	eorscs	r2, ip, r8, rrx
  60:	00003233 	andeq	r3, r0, r3, lsr r2
  64:	00786c6c 	rsbseq	r6, r8, ip, ror #24
  68:	00646c6c 	rsbeq	r6, r4, ip, ror #24
  6c:	253d3078 	ldrcs	r3, [sp, #-120]!	; 0xffffff88
  70:	00000a78 	andeq	r0, r0, r8, ror sl
  74:	253d3178 	ldrcs	r3, [sp, #-376]!	; 0xfffffe88
  78:	00000a78 	andeq	r0, r0, r8, ror sl
  7c:	6e727473 	mrcvs	4, 3, r7, cr2, cr3, {3}
  80:	28706d63 	ldmdacs	r0!, {r0, r1, r5, r6, r8, sl, fp, sp, lr}^
  84:	202c7974 	eorcs	r7, ip, r4, ror r9
  88:	786c6c22 	stmdavc	ip!, {r1, r5, sl, fp, sp, lr}^
  8c:	33202c22 			; <UNDEFINED> instruction: 0x33202c22
  90:	3d3d2029 	ldccc	0, cr2, [sp, #-164]!	; 0xffffff5c
  94:	7c203020 	stcvc	0, cr3, [r0], #-128	; 0xffffff80
  98:	7473207c 	ldrbtvc	r2, [r3], #-124	; 0xffffff84
  9c:	6d636e72 	stclvs	14, cr6, [r3, #-456]!	; 0xfffffe38
  a0:	79742870 	ldmdbvc	r4!, {r4, r5, r6, fp, sp}^
  a4:	6c22202c 	stcvs	0, cr2, [r2], #-176	; 0xffffff50
  a8:	2c22646c 	cfstrscs	mvf6, [r2], #-432	; 0xfffffe50
  ac:	20293320 	eorcs	r3, r9, r0, lsr #6
  b0:	30203d3d 	eorcc	r3, r0, sp, lsr sp
  b4:	00000000 	andeq	r0, r0, r0
  b8:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  bc:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  c0:	3a73253a 	bcc	1cc95b0 <va_printk+0x1cc9328>
  c4:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  c8:	736f706d 	cmnvc	pc, #109, 0	; 0x6d
  cc:	6c626973 			; <UNDEFINED> instruction: 0x6c626973
  d0:	66203a65 	strtvs	r3, [r0], -r5, ror #20
  d4:	3c3d746d 	cfldrscc	mvf7, [sp], #-436	; 0xfffffe4c
  d8:	0a3e7325 	beq	f9cd74 <va_printk+0xf9caec>
  dc:	0000000a 	andeq	r0, r0, sl
  e0:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  e4:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  e8:	3a73253a 	bcc	1cc95d8 <va_printk+0x1cc9350>
  ec:	663a6425 	ldrtvs	r6, [sl], -r5, lsr #8
  f0:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  f4:	746f6e20 	strbtvc	r6, [pc], #-3616	; fc <.rodata.str1.4+0xfc>
  f8:	616e6520 	cmnvs	lr, r0, lsr #10
  fc:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xfffff39e
 100:	0a212121 	beq	84858c <va_printk+0x848304>
 104:	00000000 	andeq	r0, r0, r0
 108:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 10c:	203a6b74 	eorscs	r6, sl, r4, ror fp
 110:	20746f6e 	rsbscs	r6, r4, lr, ror #30
 114:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
 118:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
 11c:	65707320 	ldrbvs	r7, [r0, #-800]!	; 0xfffffce0
 120:	69666963 	stmdbvs	r6!, {r0, r1, r5, r6, r8, fp, sp, lr}^
 124:	27207265 	strcs	r7, [r0, -r5, ror #4]!
 128:	20276325 	eorcs	r6, r7, r5, lsr #6
 12c:	63736128 	cmnvs	r3, #10
 130:	253d6969 	ldrcs	r6, [sp, #-2409]!	; 0xfffff697
 134:	000a2964 	andeq	r2, sl, r4, ror #18
 138:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
 13c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
 140:	3a73253a 	bcc	1cc9630 <va_printk+0x1cc93a8>
 144:	703a6425 	eorsvc	r6, sl, r5, lsr #8
 148:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 14c:	7265206b 	rsbvc	r2, r5, #107, 0	; 0x6b
 150:	0a726f72 	beq	1c9bf20 <va_printk+0x1c9bc98>
 154:	Address 0x0000000000000154 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.4008>:
   0:	74696d65 	strbtvc	r6, [r9], #-3429	; 0xfffff29b
   4:	00000000 	andeq	r0, r0, r0

00000008 <__FUNCTION__.3956>:
   8:	5f697072 	svcpl	0x00697072
   c:	5f746573 	svcpl	0x00746573
  10:	7074756f 	rsbsvc	r7, r4, pc, ror #10
  14:	00007475 	andeq	r7, r0, r5, ror r4

00000018 <__FUNCTION__.4034>:
  18:	705f6176 	subsvc	r6, pc, r6, ror r1	; <UNPREDICTABLE>
  1c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  20:	Address 0x0000000000000020 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000ad7 	ldrdeq	r0, [r0], -r7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000178 	andeq	r0, r0, r8, ror r1
  10:	0000110c 	andeq	r1, r0, ip, lsl #2
  14:	00029000 	andeq	r9, r2, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00074000 	andeq	r4, r7, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	0f070403 	svceq	0x00070403
  30:	03000001 	movweq	r0, #1
  34:	00de0601 	sbcseq	r0, lr, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00002405 	andeq	r2, r0, r5, lsl #8
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000007d 	andeq	r0, r0, sp, ror r0
  48:	65050803 	strvs	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	00ad0801 	adceq	r0, sp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00014007 	andeq	r4, r1, r7
  5c:	01010400 	tsteq	r1, r0, lsl #8
  60:	34020000 	strcc	r0, [r2], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000247 	andeq	r0, r0, r7, asr #4
  70:	00000804 	andeq	r0, r0, r4, lsl #16
  74:	19370200 	ldmdbne	r7!, {r9}
  78:	0000007c 	andeq	r0, r0, ip, ror r0
  7c:	ea070803 	b	1c2014 <va_printk+0x1c1d8c>
  80:	05000000 	streq	r0, [r0, #-0]
  84:	00000025 	andeq	r0, r0, r5, lsr #32
  88:	00000092 	muleq	r0, r2, r0
  8c:	00002506 	andeq	r2, r0, r6, lsl #10
  90:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
  94:	03000000 	movweq	r0, #0
  98:	009e0e1c 	addseq	r0, lr, ip, lsl lr
  9c:	04080000 	streq	r0, [r8], #-0
  a0:	00000083 	andeq	r0, r0, r3, lsl #1
  a4:	00002505 	andeq	r2, r0, r5, lsl #10
  a8:	0000b300 	andeq	fp, r0, r0, lsl #6
  ac:	00b30600 	adcseq	r0, r3, r0, lsl #12
  b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  b4:	0000c004 	andeq	ip, r0, r4
  b8:	08010300 	stmdaeq	r1, {r8, r9}
  bc:	00000158 	andeq	r0, r0, r8, asr r1
  c0:	0000b909 	andeq	fp, r0, r9, lsl #18
  c4:	010a0700 	tsteq	sl, r0, lsl #14
  c8:	21030000 	mrscs	r0, (UNDEF: 3)
  cc:	0000d10e 	andeq	sp, r0, lr, lsl #2
  d0:	a4040800 	strge	r0, [r4], #-2048	; 0xfffff800
  d4:	07000000 	streq	r0, [r0, -r0]
  d8:	00000042 	andeq	r0, r0, r2, asr #32
  dc:	b90d0b04 	stmdblt	sp, {r2, r8, r9, fp}
  e0:	07000000 	streq	r0, [r0, -r0]
  e4:	0000022d 	andeq	r0, r0, sp, lsr #4
  e8:	b90d0c04 	stmdblt	sp, {r2, sl, fp}
  ec:	07000000 	streq	r0, [r0, -r0]
  f0:	00000051 	andeq	r0, r0, r1, asr r0
  f4:	b90d0d04 	stmdblt	sp, {r2, r8, sl, fp}
  f8:	07000000 	streq	r0, [r0, -r0]
  fc:	000000c3 	andeq	r0, r0, r3, asr #1
 100:	b90d0e04 	stmdblt	sp, {r2, r9, sl, fp}
 104:	07000000 	streq	r0, [r0, -r0]
 108:	00000272 	andeq	r0, r0, r2, ror r2
 10c:	b90d0f04 	stmdblt	sp, {r2, r8, r9, sl, fp}
 110:	07000000 	streq	r0, [r0, -r0]
 114:	000000a0 	andeq	r0, r0, r0, lsr #1
 118:	b90d1004 	stmdblt	sp, {r2, ip}
 11c:	07000000 	streq	r0, [r0, -r0]
 120:	000002d5 	ldrdeq	r0, [r0], -r5
 124:	b90d1104 	stmdblt	sp, {r2, r8, ip}
 128:	07000000 	streq	r0, [r0, -r0]
 12c:	000000cf 	andeq	r0, r0, pc, asr #1
 130:	b90d1204 	stmdblt	sp, {r2, r9, ip}
 134:	04000000 	streq	r0, [r0], #-0
 138:	00000281 	andeq	r0, r0, r1, lsl #5
 13c:	431b2805 	tstmi	fp, #327680	; 0x50000
 140:	0a000001 	beq	14c <.debug_info+0x14c>
 144:	00000073 	andeq	r0, r0, r3, ror r0
 148:	5a000604 	bpl	1960 <va_printk+0x16d8>
 14c:	0b000001 	bleq	158 <.debug_info+0x158>
 150:	00000153 	andeq	r0, r0, r3, asr r1
 154:	0000015a 	andeq	r0, r0, sl, asr r1
 158:	040c0000 	streq	r0, [ip], #-0
 15c:	00003a04 	andeq	r3, r0, r4, lsl #20
 160:	18630500 	stmdane	r3!, {r8, sl}^
 164:	00000137 	andeq	r0, r0, r7, lsr r1
 168:	0002610d 	andeq	r6, r2, sp, lsl #2
 16c:	05810100 	streq	r0, [r1, #256]	; 0x100
 170:	00000025 	andeq	r0, r0, r5, lsr #32
 174:	00000288 	andeq	r0, r0, r8, lsl #5
 178:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
 17c:	07179c01 	ldreq	r9, [r7, -r1, lsl #24]
 180:	620e0000 	andvs	r0, lr, #0, 0
 184:	01006675 	tsteq	r0, r5, ror r6
 188:	07171581 	ldreq	r1, [r7, -r1, lsl #11]
 18c:	00060000 	andeq	r0, r6, r0
 190:	00000000 	andeq	r0, r0, r0
 194:	6e0e0000 	cdpvs	0, 0, cr0, cr14, cr0, {0}
 198:	1e810100 	rmfnes	f0, f1, f0
 19c:	00000025 	andeq	r0, r0, r5, lsr #32
 1a0:	00000038 	andeq	r0, r0, r8, lsr r0
 1a4:	00000032 	andeq	r0, r0, r2, lsr r0
 1a8:	746d660e 	strbtvc	r6, [sp], #-1550	; 0xfffff9f2
 1ac:	2d810100 	stfcss	f0, [r1]
 1b0:	000000b3 	strheq	r0, [r0], -r3
 1b4:	00000072 	andeq	r0, r0, r2, ror r0
 1b8:	00000066 	andeq	r0, r0, r6, rrx
 1bc:	00011c0f 	andeq	r1, r1, pc, lsl #24
 1c0:	3a810100 	bcc	fe0405c8 <va_printk+0xfe040340>
 1c4:	0000015c 	andeq	r0, r0, ip, asr r1
 1c8:	7dd49103 	ldfvcp	f1, [r4, #12]
 1cc:	01007010 	tsteq	r0, r0, lsl r0
 1d0:	07170882 	ldreq	r0, [r7, -r2, lsl #17]
 1d4:	00d00000 	sbcseq	r0, r0, r0
 1d8:	00bc0000 	adcseq	r0, ip, r0
 1dc:	65100000 	ldrvs	r0, [r0, #-0]
 1e0:	12820100 	addne	r0, r2, #0
 1e4:	00000717 	andeq	r0, r0, r7, lsl r7
 1e8:	00000152 	andeq	r0, r0, r2, asr r1
 1ec:	0000014e 	andeq	r0, r0, lr, asr #2
 1f0:	00307810 	eorseq	r7, r0, r0, lsl r8
 1f4:	5d0e8301 	stcpl	3, cr8, [lr, #-4]
 1f8:	7f000000 	svcvc	0x00000000
 1fc:	79000001 	stmdbvc	r0, {r0}
 200:	10000001 	andne	r0, r0, r1
 204:	01003178 	tsteq	r0, r8, ror r1
 208:	005d1183 	subseq	r1, sp, r3, lsl #3
 20c:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
 210:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
 214:	30110000 	andscc	r0, r1, r0
 218:	01000001 	tsteq	r0, r1
 21c:	00b31186 	adcseq	r1, r3, r6, lsl #3
 220:	01ce0000 	biceq	r0, lr, r0
 224:	01ca0000 	biceq	r0, sl, r0
 228:	86120000 	ldrhi	r0, [r2], -r0
 22c:	2d000000 	stccs	0, cr0, [r0, #-0]
 230:	05000007 	streq	r0, [r0, #-7]
 234:	00001803 	andeq	r1, r0, r3, lsl #16
 238:	02f01300 	rscseq	r1, r0, #0, 6
 23c:	04000000 	streq	r0, [r0], #-0
 240:	73100000 	tstvc	r0, #0, 0
 244:	0a910100 	beq	fe44064c <va_printk+0xfe4403c4>
 248:	00000717 	andeq	r0, r0, r7, lsl r7
 24c:	00000204 	andeq	r0, r0, r4, lsl #4
 250:	000001ee 	andeq	r0, r0, lr, ror #3
 254:	6d756e14 	ldclvs	14, cr6, [r5, #-80]!	; 0xffffffb0
 258:	0d910100 	ldfeqs	f0, [r1]
 25c:	00000732 	andeq	r0, r0, r2, lsr r7
 260:	7dd89103 	ldfvcp	f1, [r8, #12]
 264:	0002e215 	andeq	lr, r2, r5, lsl r2
 268:	17910100 	ldrne	r0, [r1, r0, lsl #2]
 26c:	00000732 	andeq	r0, r0, r2, lsr r7
 270:	7ed89103 	atnvce	f1, f3
 274:	00005f11 	andeq	r5, r0, r1, lsl pc
 278:	0d920100 	ldfeqs	f0, [r2]
 27c:	0000002c 	andeq	r0, r0, ip, lsr #32
 280:	0000028b 	andeq	r0, r0, fp, lsl #5
 284:	00000285 	andeq	r0, r0, r5, lsl #5
 288:	0003b816 	andeq	fp, r3, r6, lsl r8
 28c:	0001a400 	andeq	sl, r1, r0, lsl #8
 290:	00053900 	andeq	r3, r5, r0, lsl #18
 294:	79741000 	ldmdbvc	r4!, {ip}^
 298:	1d9e0100 	ldfnes	f0, [lr]
 29c:	000000b3 	strheq	r0, [r0], -r3
 2a0:	000002bf 			; <UNDEFINED> instruction: 0x000002bf
 2a4:	000002b5 			; <UNDEFINED> instruction: 0x000002b5
 2a8:	00787817 	rsbseq	r7, r8, r7, lsl r8
 2ac:	701aa201 	andsvc	sl, sl, r1, lsl #4
 2b0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 2b4:	000003c8 	andeq	r0, r0, r8, asr #7
 2b8:	00000a92 	muleq	r0, r2, sl
 2bc:	000002d5 	ldrdeq	r0, [r0], -r5
 2c0:	02500119 	subseq	r0, r0, #1073741830	; 0x40000006
 2c4:	01190076 	tsteq	r9, r6, ror r0
 2c8:	64030551 	strvs	r0, [r3], #-1361	; 0xfffffaaf
 2cc:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 2d0:	33015201 	movwcc	r5, #4609	; 0x1201
 2d4:	03e01800 	mvneq	r1, #0, 16
 2d8:	0a920000 	beq	fe4802e0 <va_printk+0xfe480058>
 2dc:	02f70000 	rscseq	r0, r7, #0, 0
 2e0:	01190000 	tsteq	r9, r0
 2e4:	00760250 	rsbseq	r0, r6, r0, asr r2
 2e8:	05510119 	ldrbeq	r0, [r1, #-281]	; 0xfffffee7
 2ec:	00006803 	andeq	r6, r0, r3, lsl #16
 2f0:	52011900 	andpl	r1, r1, #0, 18
 2f4:	18003301 	stmdane	r0, {r0, r8, r9, ip, sp}
 2f8:	00000414 	andeq	r0, r0, r4, lsl r4
 2fc:	00000a9e 	muleq	r0, lr, sl
 300:	00000314 	andeq	r0, r0, r4, lsl r3
 304:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
 308:	00006c03 	andeq	r6, r0, r3, lsl #24
 30c:	51011900 	tstpl	r1, r0, lsl #18
 310:	00007702 	andeq	r7, r0, r2, lsl #14
 314:	00042018 	andeq	r2, r4, r8, lsl r0
 318:	000a9e00 	andeq	r9, sl, r0, lsl #28
 31c:	00033100 	andeq	r3, r3, r0, lsl #2
 320:	50011900 	andpl	r1, r1, r0, lsl #18
 324:	00740305 	rsbseq	r0, r4, r5, lsl #6
 328:	01190000 	tsteq	r9, r0
 32c:	007a0251 	rsbseq	r0, sl, r1, asr r2
 330:	04301800 	ldrteq	r1, [r0], #-2048	; 0xfffff800
 334:	0a920000 	beq	fe48033c <va_printk+0xfe4800b4>
 338:	03530000 	cmpeq	r3, #0, 0
 33c:	01190000 	tsteq	r9, r0
 340:	00760250 	rsbseq	r0, r6, r0, asr r2
 344:	05510119 	ldrbeq	r0, [r1, #-281]	; 0xfffffee7
 348:	00006403 	andeq	r6, r0, r3, lsl #8
 34c:	52011900 	andpl	r1, r1, #0, 18
 350:	18003301 	stmdane	r0, {r0, r8, r9, ip, sp}
 354:	00000448 	andeq	r0, r0, r8, asr #8
 358:	00000a92 	muleq	r0, r2, sl
 35c:	00000375 	andeq	r0, r0, r5, ror r3
 360:	02500119 	subseq	r0, r0, #1073741830	; 0x40000006
 364:	01190076 	tsteq	r9, r6, ror r0
 368:	68030551 	stmdavs	r3, {r0, r4, r6, r8, sl}
 36c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 370:	33015201 	movwcc	r5, #4609	; 0x1201
 374:	04701800 	ldrbteq	r1, [r0], #-2048	; 0xfffff800
 378:	07420000 	strbeq	r0, [r2, -r0]
 37c:	03a90000 			; <UNDEFINED> instruction: 0x03a90000
 380:	01190000 	tsteq	r9, r0
 384:	193a0150 	ldmdbne	sl!, {r4, r6, r8}
 388:	91035101 	tstls	r3, r1, lsl #2
 38c:	01197dd0 			; <UNDEFINED> instruction: 0x01197dd0
 390:	80080252 	andhi	r0, r8, r2, asr r2
 394:	02530119 	subseq	r0, r3, #1073741830	; 0x40000006
 398:	02190077 	andseq	r0, r9, #119, 0	; 0x77
 39c:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
 3a0:	7d021900 	vstrvc.16	s2, [r2, #-0]	; <UNPREDICTABLE>
 3a4:	00760204 	rsbseq	r0, r6, r4, lsl #4
 3a8:	04901800 	ldreq	r1, [r0], #2048	; 0x800
 3ac:	07420000 	strbeq	r0, [r2, -r0]
 3b0:	03dd0000 	bicseq	r0, sp, #0, 0
 3b4:	01190000 	tsteq	r9, r0
 3b8:	193a0150 	ldmdbne	sl!, {r4, r6, r8}
 3bc:	91035101 	tstls	r3, r1, lsl #2
 3c0:	01197ed0 			; <UNDEFINED> instruction: 0x01197ed0
 3c4:	80080252 	andhi	r0, r8, r2, asr r2
 3c8:	02530119 	subseq	r0, r3, #1073741830	; 0x40000006
 3cc:	0219007a 	andseq	r0, r9, #122, 0	; 0x7a
 3d0:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
 3d4:	7d021900 	vstrvc.16	s2, [r2, #-0]	; <UNPREDICTABLE>
 3d8:	00760204 	rsbseq	r0, r6, r4, lsl #4
 3dc:	049c1800 	ldreq	r1, [ip], #2048	; 0x800
 3e0:	0aaa0000 	beq	fea803e8 <va_printk+0xfea80160>
 3e4:	03fb0000 	mvnseq	r0, #0, 0
 3e8:	01190000 	tsteq	r9, r0
 3ec:	d0910350 	addsle	r0, r1, r0, asr r3
 3f0:	5101197d 	tstpl	r1, sp, ror r9
 3f4:	00280305 	eoreq	r0, r8, r5, lsl #6
 3f8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 3fc:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
 400:	00000ab6 			; <UNDEFINED> instruction: 0x00000ab6
 404:	00000417 	andeq	r0, r0, r7, lsl r4
 408:	03500119 	cmpeq	r0, #1073741830	; 0x40000006
 40c:	197dd091 	ldmdbne	sp!, {r0, r4, r7, ip, lr, pc}^
 410:	91035101 	tstls	r3, r1, lsl #2
 414:	18007ed0 	stmdane	r0, {r4, r6, r7, r9, sl, fp, ip, sp, lr}
 418:	000004d4 	ldrdeq	r0, [r0], -r4
 41c:	00000a9e 	muleq	r0, lr, sl
 420:	00000450 	andeq	r0, r0, r0, asr r4
 424:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
 428:	00001403 	andeq	r1, r0, r3, lsl #8
 42c:	51011900 	tstpl	r1, r0, lsl #18
 430:	00000305 	andeq	r0, r0, r5, lsl #6
 434:	01190000 	tsteq	r9, r0
 438:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 43c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 440:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 444:	7d02199f 	vstrvc.16	s2, [r2, #-318]	; 0xfffffec2	; <UNPREDICTABLE>
 448:	7c030500 	cfstr32vc	mvfx0, [r3], {-0}
 44c:	00000000 	andeq	r0, r0, r0
 450:	0004d81a 	andeq	sp, r4, sl, lsl r8
 454:	000ac200 	andeq	ip, sl, r0, lsl #4
 458:	04f81800 	ldrbteq	r1, [r8], #2048	; 0x800
 45c:	07420000 	strbeq	r0, [r2, -r0]
 460:	048d0000 	streq	r0, [sp], #0
 464:	01190000 	tsteq	r9, r0
 468:	19400150 	stmdbne	r0, {r4, r6, r8}^
 46c:	91035101 	tstls	r3, r1, lsl #2
 470:	01197dd0 			; <UNDEFINED> instruction: 0x01197dd0
 474:	80080252 	andhi	r0, r8, r2, asr r2
 478:	02530119 	subseq	r0, r3, #1073741830	; 0x40000006
 47c:	02190077 	andseq	r0, r9, #119, 0	; 0x77
 480:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
 484:	7d021900 	vstrvc.16	s2, [r2, #-0]	; <UNPREDICTABLE>
 488:	00760204 	rsbseq	r0, r6, r4, lsl #4
 48c:	05181800 	ldreq	r1, [r8, #-2048]	; 0xfffff800
 490:	07420000 	strbeq	r0, [r2, -r0]
 494:	04c10000 	strbeq	r0, [r1], #0
 498:	01190000 	tsteq	r9, r0
 49c:	19400150 	stmdbne	r0, {r4, r6, r8}^
 4a0:	91035101 	tstls	r3, r1, lsl #2
 4a4:	01197ed0 			; <UNDEFINED> instruction: 0x01197ed0
 4a8:	80080252 	andhi	r0, r8, r2, asr r2
 4ac:	02530119 	subseq	r0, r3, #1073741830	; 0x40000006
 4b0:	0219007a 	andseq	r0, r9, #122, 0	; 0x7a
 4b4:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
 4b8:	7d021900 	vstrvc.16	s2, [r2, #-0]	; <UNPREDICTABLE>
 4bc:	00760204 	rsbseq	r0, r6, r4, lsl #4
 4c0:	05241800 	streq	r1, [r4, #-2048]!	; 0xfffff800
 4c4:	0ace0000 	beq	ff3804cc <va_printk+0xff380244>
 4c8:	04dd0000 	ldrbeq	r0, [sp], #0
 4cc:	01190000 	tsteq	r9, r0
 4d0:	d0910350 	addsle	r0, r1, r0, asr r3
 4d4:	5101197d 	tstpl	r1, sp, ror r9
 4d8:	7ed29103 	atnvcs	f1, f3
 4dc:	05381800 	ldreq	r1, [r8, #-2048]!	; 0xfffff800
 4e0:	0ace0000 	beq	ff3804e8 <va_printk+0xff380260>
 4e4:	04f90000 	ldrbteq	r0, [r9], #0
 4e8:	01190000 	tsteq	r9, r0
 4ec:	d0910350 	addsle	r0, r1, r0, asr r3
 4f0:	5101197d 	tstpl	r1, sp, ror r9
 4f4:	7ed09103 	atnvcs	f1, f3
 4f8:	05581800 	ldrbeq	r1, [r8, #-2048]	; 0xfffff800
 4fc:	0a9e0000 	beq	fe780504 <va_printk+0xfe78027c>
 500:	052f0000 	streq	r0, [pc, #-0]!	; 508 <.debug_info+0x508>
 504:	01190000 	tsteq	r9, r0
 508:	b8030550 	stmdalt	r3, {r4, r6, r8, sl}
 50c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 510:	03055101 	movweq	r5, #20737	; 0x5101
 514:	00000000 	andeq	r0, r0, r0
 518:	05520119 	ldrbeq	r0, [r2, #-281]	; 0xfffffee7
 51c:	00001803 	andeq	r1, r0, r3, lsl #16
 520:	53011900 	movwpl	r1, #6400	; 0x1900
 524:	19b60802 	ldmibne	r6!, {r1, fp}
 528:	02007d02 	andeq	r7, r0, #128	; 0x80
 52c:	1a000076 	bne	70c <.debug_info+0x70c>
 530:	0000055c 	andeq	r0, r0, ip, asr r5
 534:	00000ac2 	andeq	r0, r0, r2, asr #21
 538:	03081800 	movweq	r1, #34816	; 0x8800
 53c:	09c00000 	stmibeq	r0, {}^	; <UNPREDICTABLE>
 540:	054d0000 	strbeq	r0, [sp, #-0]
 544:	01190000 	tsteq	r9, r0
 548:	00770250 	rsbseq	r0, r7, r0, asr r2
 54c:	03b41800 			; <UNDEFINED> instruction: 0x03b41800
 550:	0a9e0000 	beq	fe780558 <va_printk+0xfe7802d0>
 554:	05860000 	streq	r0, [r6]
 558:	01190000 	tsteq	r9, r0
 55c:	14030550 	strne	r0, [r3], #-1360	; 0xfffffab0
 560:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 564:	03055101 	movweq	r5, #20737	; 0x5101
 568:	00000000 	andeq	r0, r0, r0
 56c:	05520119 	ldrbeq	r0, [r2, #-281]	; 0xfffffee7
 570:	00001803 	andeq	r1, r0, r3, lsl #16
 574:	53011900 	movwpl	r1, #6400	; 0x1900
 578:	19980802 	ldmibne	r8, {r1, fp}
 57c:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 580:	00005803 	andeq	r5, r0, r3, lsl #16
 584:	b81a0000 	ldmdalt	sl, {}	; <UNPREDICTABLE>
 588:	c2000003 	andgt	r0, r0, #3, 0
 58c:	1800000a 	stmdane	r0, {r1, r3}
 590:	00000570 	andeq	r0, r0, r0, ror r5
 594:	00000a9e 	muleq	r0, lr, sl
 598:	000005be 			; <UNDEFINED> instruction: 0x000005be
 59c:	05500119 	ldrbeq	r0, [r0, #-281]	; 0xfffffee7
 5a0:	0000e003 	andeq	lr, r0, r3
 5a4:	51011900 	tstpl	r1, r0, lsl #18
 5a8:	00000305 	andeq	r0, r0, r5, lsl #6
 5ac:	01190000 	tsteq	r9, r0
 5b0:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 5b4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 5b8:	08025301 	stmdaeq	r2, {r0, r8, r9, ip, lr}
 5bc:	741a00be 	ldrvc	r0, [sl], #-190	; 0xffffff42
 5c0:	c2000005 	andgt	r0, r0, #5, 0
 5c4:	1800000a 	stmdane	r0, {r1, r3}
 5c8:	000005a0 	andeq	r0, r0, r0, lsr #11
 5cc:	00000742 	andeq	r0, r0, r2, asr #14
 5d0:	000005f4 	strdeq	r0, [r0], -r4
 5d4:	01500119 	cmpeq	r0, r9, lsl r1
 5d8:	5101193a 	tstpl	r1, sl, lsr r9
 5dc:	7dd09103 	ldfvcp	f1, [r0, #12]
 5e0:	02520119 	subseq	r0, r2, #1073741830	; 0x40000006
 5e4:	02198008 	andseq	r8, r9, #8, 0
 5e8:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
 5ec:	7d021900 	vstrvc.16	s2, [r2, #-0]	; <UNPREDICTABLE>
 5f0:	00310104 	eorseq	r0, r1, r4, lsl #2
 5f4:	0005d818 	andeq	sp, r5, r8, lsl r8
 5f8:	00074200 	andeq	r4, r7, r0, lsl #4
 5fc:	00062100 	andeq	r2, r6, r0, lsl #2
 600:	50011900 	andpl	r1, r1, r0, lsl #18
 604:	01193a01 	tsteq	r9, r1, lsl #20
 608:	d0910351 	addsle	r0, r1, r1, asr r3
 60c:	5201197d 	andpl	r1, r1, #2048000	; 0x1f4000
 610:	19800802 	stmibne	r0, {r1, fp}
 614:	02007d02 	andeq	r7, r0, #128	; 0x80
 618:	02190075 	andseq	r0, r9, #117, 0	; 0x75
 61c:	3001047d 	andcc	r0, r1, sp, ror r4
 620:	060c1800 	streq	r1, [ip], -r0, lsl #16
 624:	07420000 	strbeq	r0, [r2, -r0]
 628:	064e0000 	strbeq	r0, [lr], -r0
 62c:	01190000 	tsteq	r9, r0
 630:	19400150 	stmdbne	r0, {r4, r6, r8}^
 634:	91035101 	tstls	r3, r1, lsl #2
 638:	01197dd0 			; <UNDEFINED> instruction: 0x01197dd0
 63c:	80080252 	andhi	r0, r8, r2, asr r2
 640:	007d0219 	rsbseq	r0, sp, r9, lsl r2
 644:	19007502 	stmdbne	r0, {r1, r8, sl, ip, sp, lr}
 648:	01047d02 	tsteq	r4, r2, lsl #26
 64c:	40180030 	andsmi	r0, r8, r0, lsr r0
 650:	42000006 	andmi	r0, r0, #6, 0
 654:	7b000007 	blvc	678 <.debug_info+0x678>
 658:	19000006 	stmdbne	r0, {r1, r2}
 65c:	32015001 	andcc	r5, r1, #1, 0
 660:	03510119 	cmpeq	r1, #1073741830	; 0x40000006
 664:	197dd091 	ldmdbne	sp!, {r0, r4, r7, ip, lr, pc}^
 668:	08025201 	stmdaeq	r2, {r0, r9, ip, lr}
 66c:	7d021980 	vstrvc.16	s2, [r2, #-256]	; 0xffffff00	; <UNPREDICTABLE>
 670:	00750200 	rsbseq	r0, r5, r0, lsl #4
 674:	047d0219 	ldrbteq	r0, [sp], #-537	; 0xfffffde7
 678:	18003001 	stmdane	r0, {r0, ip, sp}
 67c:	00000688 	andeq	r0, r0, r8, lsl #13
 680:	00000742 	andeq	r0, r0, r2, asr #14
 684:	000006a8 	andeq	r0, r0, r8, lsr #13
 688:	01500119 	cmpeq	r0, r9, lsl r1
 68c:	51011938 	tstpl	r1, r8, lsr r9
 690:	7dd09103 	ldfvcp	f1, [r0, #12]
 694:	02520119 	subseq	r0, r2, #1073741830	; 0x40000006
 698:	02198008 	andseq	r8, r9, #8, 0
 69c:	7502007d 	strvc	r0, [r2, #-125]	; 0xffffff83
 6a0:	7d021900 	vstrvc.16	s2, [r2, #-0]	; <UNPREDICTABLE>
 6a4:	00300104 	eorseq	r0, r0, r4, lsl #2
 6a8:	0006a818 	andeq	sl, r6, r8, lsl r8
 6ac:	000a9e00 	andeq	r9, sl, r0, lsl #28
 6b0:	0006cb00 	andeq	ip, r6, r0, lsl #22
 6b4:	50011900 	andpl	r1, r1, r0, lsl #18
 6b8:	01080305 	tsteq	r8, r5, lsl #6
 6bc:	01190000 	tsteq	r9, r0
 6c0:	007a0251 	rsbseq	r0, sl, r1, asr r2
 6c4:	02520119 	subseq	r0, r2, #1073741830	; 0x40000006
 6c8:	1b00007a 	blne	8b8 <.debug_info+0x8b8>
 6cc:	000006b8 			; <UNDEFINED> instruction: 0x000006b8
 6d0:	000006dd 	ldrdeq	r0, [r0], -sp
 6d4:	04500119 	ldrbeq	r0, [r0], #-281	; 0xfffffee7
 6d8:	067dc891 			; <UNDEFINED> instruction: 0x067dc891
 6dc:	06cc1800 	strbeq	r1, [ip], r0, lsl #16
 6e0:	0a9e0000 	beq	fe7806e8 <va_printk+0xfe780460>
 6e4:	070c0000 	streq	r0, [ip, -r0]
 6e8:	01190000 	tsteq	r9, r0
 6ec:	38030550 	stmdacc	r3, {r4, r6, r8, sl}
 6f0:	19000001 	stmdbne	r0, {r0}
 6f4:	03055101 	movweq	r5, #20737	; 0x5101
 6f8:	00000000 	andeq	r0, r0, r0
 6fc:	05520119 	ldrbeq	r0, [r2, #-281]	; 0xfffffee7
 700:	00001803 	andeq	r1, r0, r3, lsl #16
 704:	53011900 	movwpl	r1, #6400	; 0x1900
 708:	00e20802 	rsceq	r0, r2, r2, lsl #16
 70c:	0006d01a 	andeq	sp, r6, sl, lsl r0
 710:	000ac200 	andeq	ip, sl, r0, lsl #4
 714:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 718:	0000b904 	andeq	fp, r0, r4, lsl #18
 71c:	00c01c00 	sbceq	r1, r0, r0, lsl #24
 720:	072d0000 	streq	r0, [sp, -r0]!
 724:	2c1d0000 	ldccs	0, cr0, [sp], {-0}
 728:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 72c:	071d0900 	ldreq	r0, [sp, -r0, lsl #18]
 730:	b91c0000 	ldmdblt	ip, {}	; <UNPREDICTABLE>
 734:	42000000 	andmi	r0, r0, #0, 0
 738:	1d000007 	stcne	0, cr0, [r0, #-28]	; 0xffffffe4
 73c:	0000002c 	andeq	r0, r0, ip, lsr #32
 740:	3a1e007f 	bcc	780204 <va_printk+0x77ff7c>
 744:	01000002 	tsteq	r0, r2
 748:	07170149 	ldreq	r0, [r7, -r9, asr #2]
 74c:	00700000 	rsbseq	r0, r0, r0
 750:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
 754:	9c010000 	stcls	0, cr0, [r1], {-0}
 758:	000008ab 	andeq	r0, r0, fp, lsr #17
 75c:	0002ef1f 	andeq	lr, r2, pc, lsl pc
 760:	0f490100 	svceq	0x00490100
 764:	0000002c 	andeq	r0, r0, ip, lsr #32
 768:	00000308 	andeq	r0, r0, r8, lsl #6
 76c:	00000302 	andeq	r0, r0, r2, lsl #6
 770:	7473640e 	ldrbtvc	r6, [r3], #-1038	; 0xfffffbf2
 774:	1b490100 	blne	1240b7c <va_printk+0x12408f4>
 778:	00000717 	andeq	r0, r0, r7, lsl r7
 77c:	00000346 	andeq	r0, r0, r6, asr #6
 780:	00000336 	andeq	r0, r0, r6, lsr r3
 784:	01006e0e 	tsteq	r0, lr, lsl #28
 788:	00252449 	eoreq	r2, r5, r9, asr #8
 78c:	03aa0000 			; <UNDEFINED> instruction: 0x03aa0000
 790:	03a60000 			; <UNDEFINED> instruction: 0x03a60000
 794:	760e0000 	strvc	r0, [lr], -r0
 798:	01006c61 	tsteq	r0, r1, ror #24
 79c:	00252b49 	eoreq	r2, r5, r9, asr #22
 7a0:	03d40000 	bicseq	r0, r4, #0, 0
 7a4:	03c80000 	biceq	r0, r8, #0, 0
 7a8:	5f1f0000 	svcpl	0x001f0000
 7ac:	01000000 	mrseq	r0, (UNDEF: 0)
 7b0:	00253449 	eoreq	r3, r5, r9, asr #8
 7b4:	042a0000 	strteq	r0, [sl], #-0
 7b8:	04240000 	strteq	r0, [r4], #-0
 7bc:	f40f0000 	vst4.8	{d0-d3}, [pc], r0
 7c0:	01000002 	tsteq	r0, r2
 7c4:	00253f49 	eoreq	r3, r5, r9, asr #30
 7c8:	91020000 	mrsls	r0, (UNDEF: 2)
 7cc:	75621404 	strbvc	r1, [r2, #-1028]!	; 0xfffffbfc
 7d0:	4e010066 	cdpmi	0, 0, cr0, cr1, cr6, {3}
 7d4:	0008ab07 	andeq	sl, r8, r7, lsl #22
 7d8:	a8910300 	ldmge	r1, {r8, r9}
 7dc:	0070107f 	rsbseq	r1, r0, pc, ror r0
 7e0:	17114e01 	ldrne	r4, [r1, -r1, lsl #28]
 7e4:	74000007 	strvc	r0, [r0], #-7
 7e8:	54000004 	strpl	r0, [r0], #-4
 7ec:	10000004 	andne	r0, r0, r4
 7f0:	4f010075 	svcmi	0x00010075
 7f4:	00002c0b 	andeq	r2, r0, fp, lsl #24
 7f8:	00055a00 	andeq	r5, r5, r0, lsl #20
 7fc:	00054600 	andeq	r4, r5, r0, lsl #12
 800:	00861200 	addeq	r1, r6, r0, lsl #4
 804:	08cb0000 	stmiaeq	fp, {}^	; <UNPREDICTABLE>
 808:	03050000 	movweq	r0, #20480	; 0x5000
 80c:	00000000 	andeq	r0, r0, r0
 810:	0000dc16 	andeq	sp, r0, r6, lsl ip
 814:	00007800 	andeq	r7, r0, r0, lsl #16
 818:	00083200 	andeq	r3, r8, r0, lsl #4
 81c:	016b1100 	cmneq	fp, r0, lsl #2
 820:	54010000 	strpl	r0, [r1], #-0
 824:	00002c0d 	andeq	r2, r0, sp, lsl #24
 828:	0005db00 	andeq	sp, r5, r0, lsl #22
 82c:	0005d300 	andeq	sp, r5, r0, lsl #6
 830:	94180000 	ldrls	r0, [r8], #-0
 834:	5d000001 	stcpl	0, cr0, [r0, #-4]
 838:	47000009 	strmi	r0, [r0, -r9]
 83c:	19000008 	stmdbne	r0, {r3}
 840:	91035101 	tstls	r3, r1, lsl #2
 844:	18007fa0 	stmdane	r0, {r5, r7, r8, r9, sl, fp, ip, sp, lr}
 848:	000001a8 	andeq	r0, r0, r8, lsr #3
 84c:	000008d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 850:	00000868 	andeq	r0, r0, r8, ror #16
 854:	02500119 	subseq	r0, r0, #1073741830	; 0x40000006
 858:	01190075 	tsteq	r9, r5, ror r0
 85c:	00740251 	rsbseq	r0, r4, r1, asr r2
 860:	03530119 	cmpeq	r3, #1073741830	; 0x40000006
 864:	007fa091 			; <UNDEFINED> instruction: 0x007fa091
 868:	00020018 	andeq	r0, r2, r8, lsl r0
 86c:	000a9e00 	andeq	r9, sl, r0, lsl #28
 870:	0008a100 	andeq	sl, r8, r0, lsl #2
 874:	50011900 	andpl	r1, r1, r0, lsl #18
 878:	00140305 	andseq	r0, r4, r5, lsl #6
 87c:	01190000 	tsteq	r9, r0
 880:	00030551 	andeq	r0, r3, r1, asr r5
 884:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 888:	03055201 	movweq	r5, #20993	; 0x5201
 88c:	00000000 	andeq	r0, r0, r0
 890:	02530119 	subseq	r0, r3, #1073741830	; 0x40000006
 894:	02197908 	andseq	r7, r9, #8, 18	; 0x20000
 898:	0305007d 	movweq	r0, #20605	; 0x507d
 89c:	00000028 	andeq	r0, r0, r8, lsr #32
 8a0:	02041a00 	andeq	r1, r4, #0, 20
 8a4:	0ac20000 	beq	ff0808ac <va_printk+0xff080624>
 8a8:	1c000000 	stcne	0, cr0, [r0], {-0}
 8ac:	000000b9 	strheq	r0, [r0], -r9
 8b0:	000008bb 			; <UNDEFINED> instruction: 0x000008bb
 8b4:	00002c1d 	andeq	r2, r0, sp, lsl ip
 8b8:	1c003f00 	stcne	15, cr3, [r0], {-0}
 8bc:	000000c0 	andeq	r0, r0, r0, asr #1
 8c0:	000008cb 	andeq	r0, r0, fp, asr #17
 8c4:	00002c1d 	andeq	r2, r0, sp, lsl ip
 8c8:	09000400 	stmdbeq	r0, {sl}
 8cc:	000008bb 			; <UNDEFINED> instruction: 0x000008bb
 8d0:	0002591e 	andeq	r5, r2, lr, lsl r9
 8d4:	0e380100 	rsfeqe	f0, f0, f0
 8d8:	00000717 	andeq	r0, r0, r7, lsl r7
 8dc:	00000038 	andeq	r0, r0, r8, lsr r0
 8e0:	00000038 	andeq	r0, r0, r8, lsr r0
 8e4:	095d9c01 	ldmdbeq	sp, {r0, sl, fp, ip, pc}^
 8e8:	640e0000 	strvs	r0, [lr], #-0
 8ec:	01007473 	tsteq	r0, r3, ror r4
 8f0:	07171c38 			; <UNDEFINED> instruction: 0x07171c38
 8f4:	061c0000 	ldreq	r0, [ip], -r0
 8f8:	06120000 	ldreq	r0, [r2], -r0
 8fc:	6e0e0000 	cdpvs	0, 0, cr0, cr14, cr0, {0}
 900:	25380100 	ldrcs	r0, [r8, #-256]!	; 0xffffff00
 904:	00000025 	andeq	r0, r0, r5, lsr #32
 908:	00000663 	andeq	r0, r0, r3, ror #12
 90c:	0000065f 	andeq	r0, r0, pc, asr r6
 910:	0100700e 	tsteq	r0, lr
 914:	07172e38 			; <UNDEFINED> instruction: 0x07172e38
 918:	068c0000 	streq	r0, [ip], r0
 91c:	06840000 	streq	r0, [r4], r0
 920:	3a1f0000 	bcc	7c0008 <va_printk+0x7bfd80>
 924:	01000001 	tsteq	r0, r1
 928:	07173738 			; <UNDEFINED> instruction: 0x07173738
 92c:	06c60000 	strbeq	r0, [r6], r0
 930:	06c20000 	strbeq	r0, [r2], r0
 934:	6c100000 	ldcvs	0, cr0, [r0], {-0}
 938:	01006e65 	tsteq	r0, r5, ror #28
 93c:	0025063a 	eoreq	r0, r5, sl, lsr r6
 940:	06ec0000 	strbteq	r0, [ip], r0
 944:	06e40000 	strbteq	r0, [r4], r0
 948:	73100000 	tstvc	r0, #0, 0
 94c:	083e0100 	ldmdaeq	lr!, {r8}
 950:	00000717 	andeq	r0, r0, r7, lsl r7
 954:	0000073a 	andeq	r0, r0, sl, lsr r7
 958:	00000738 	andeq	r0, r0, r8, lsr r7
 95c:	61702000 	cmnvs	r0, r0
 960:	2e010064 	cdpcs	0, 0, cr0, cr1, cr4, {3}
 964:	0007170e 	andeq	r1, r7, lr, lsl #14
 968:	00001400 	andeq	r1, r0, r0, lsl #8
 96c:	00002400 	andeq	r2, r0, r0, lsl #8
 970:	c09c0100 	addsgt	r0, ip, r0, lsl #2
 974:	0e000009 	cdpeq	0, 0, cr0, cr0, cr9, {0}
 978:	2e010070 	mcrcs	0, 0, r0, cr1, cr0, {3}
 97c:	00071718 	andeq	r1, r7, r8, lsl r7
 980:	00075300 	andeq	r5, r7, r0, lsl #6
 984:	00074d00 	andeq	r4, r7, r0, lsl #26
 988:	02ef1f00 	rsceq	r1, pc, #0, 30
 98c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 990:	00071722 	andeq	r1, r7, r2, lsr #14
 994:	00078200 	andeq	r8, r7, r0, lsl #4
 998:	00077e00 	andeq	r7, r7, r0, lsl #28
 99c:	005f0f00 	subseq	r0, pc, r0, lsl #30
 9a0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 9a4:	0000252c 	andeq	r2, r0, ip, lsr #10
 9a8:	10520100 	subsne	r0, r2, r0, lsl #2
 9ac:	006e656c 	rsbeq	r6, lr, ip, ror #10
 9b0:	25062f01 	strcs	r2, [r6, #-3841]	; 0xfffff0ff
 9b4:	a5000000 	strge	r0, [r0, #-0]
 9b8:	a3000007 	movwge	r0, #7
 9bc:	00000007 	andeq	r0, r0, r7
 9c0:	0000001e 	andeq	r0, r0, lr, lsl r0
 9c4:	0c270100 	stfeqs	f0, [r7], #-0
 9c8:	00000025 	andeq	r0, r0, r5, lsr #32
 9cc:	00000000 	andeq	r0, r0, r0
 9d0:	00000014 	andeq	r0, r0, r4, lsl r0
 9d4:	09ed9c01 	stmibeq	sp!, {r0, sl, fp, ip, pc}^
 9d8:	630e0000 	movwvs	r0, #57344	; 0xe000
 9dc:	18270100 	stmdane	r7!, {r8}
 9e0:	00000025 	andeq	r0, r0, r5, lsr #32
 9e4:	000007be 			; <UNDEFINED> instruction: 0x000007be
 9e8:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
 9ec:	01212100 			; <UNDEFINED> instruction: 0x01212100
 9f0:	1f010000 	svcne	0x00010000
 9f4:	00022406 	andeq	r2, r2, r6, lsl #8
 9f8:	00006400 	andeq	r6, r0, r0, lsl #8
 9fc:	7d9c0100 	ldfvcs	f0, [ip]
 a00:	1f00000a 	svcne	0x0000000a
 a04:	000000bb 	strheq	r0, [r0], -fp
 a08:	9e1b1f01 	cdpls	15, 1, cr1, cr11, cr1, {0}
 a0c:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
 a10:	ec000007 	stc	0, cr0, [r0], {7}
 a14:	1f000007 	svcne	0x00000007
 a18:	0000023f 	andeq	r0, r0, pc, lsr r2
 a1c:	d1301f01 	teqle	r0, r1, lsl #30
 a20:	15000000 	strne	r0, [r0, #-0]
 a24:	11000008 	tstne	r0, r8
 a28:	12000008 	andne	r0, r0, #8, 0
 a2c:	00000086 	andeq	r0, r0, r6, lsl #1
 a30:	00000a8d 	andeq	r0, r0, sp, lsl #21
 a34:	00080305 	andeq	r0, r8, r5, lsl #6
 a38:	6c180000 	ldcvs	0, cr0, [r8], {-0}
 a3c:	9e000002 	cdpls	0, 0, cr0, cr0, cr2, {0}
 a40:	7300000a 	movwvc	r0, #10
 a44:	1900000a 	stmdbne	r0, {r1, r3}
 a48:	03055001 	movweq	r5, #20481	; 0x5001
 a4c:	00000014 	andeq	r0, r0, r4, lsl r0
 a50:	05510119 	ldrbeq	r0, [r1, #-281]	; 0xfffffee7
 a54:	00000003 	andeq	r0, r0, r3
 a58:	52011900 	andpl	r1, r1, #0, 18
 a5c:	00080305 	andeq	r0, r8, r5, lsl #6
 a60:	01190000 	tsteq	r9, r0
 a64:	20080253 	andcs	r0, r8, r3, asr r2
 a68:	007d0219 	rsbseq	r0, sp, r9, lsl r2
 a6c:	00500305 	subseq	r0, r0, r5, lsl #6
 a70:	1a000000 	bne	a78 <.debug_info+0xa78>
 a74:	00000270 	andeq	r0, r0, r0, ror r2
 a78:	00000ac2 	andeq	r0, r0, r2, asr #21
 a7c:	00c01c00 	sbceq	r1, r0, r0, lsl #24
 a80:	0a8d0000 	beq	fe340a88 <va_printk+0xfe340800>
 a84:	2c1d0000 	ldccs	0, cr0, [sp], {-0}
 a88:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 a8c:	0a7d0900 	beq	1f42e94 <va_printk+0x1f42c0c>
 a90:	e7220000 	str	r0, [r2, -r0]!
 a94:	e7000002 	str	r0, [r0, -r2]
 a98:	03000002 	movweq	r0, #2
 a9c:	712205ed 	smulwtvc	r2, sp, r5
 aa0:	71000001 	tstvc	r0, r1
 aa4:	03000001 	movweq	r0, #1
 aa8:	6b220628 	blvs	8818a8 <va_printk+0x881620>
 aac:	6b000002 	blvs	10 <.debug_info+0x10>
 ab0:	03000002 	movweq	r0, #2
 ab4:	642205ec 	strtvs	r0, [r2], #-1516	; 0xfffffa14
 ab8:	64000001 	strvs	r0, [r0], #-1
 abc:	03000001 	movweq	r0, #1
 ac0:	932207ef 			; <UNDEFINED> instruction: 0x932207ef
 ac4:	93000000 	movwls	r0, #0
 ac8:	03000000 	movweq	r0, #0
 acc:	5d22066e 	stcpl	6, cr0, [r2, #-440]!	; 0xfffffe48
 ad0:	5d000001 	stcpl	0, cr0, [r0, #-4]
 ad4:	03000001 	movweq	r0, #1
 ad8:	Address 0x0000000000000ad8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <va_printk+0x2bfe24>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <va_printk+0xe835b8>
  30:	0b390b3b 	bleq	e42d24 <va_printk+0xe42a9c>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <va_printk+0x3809cc>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	01130a00 	tsteq	r3, r0, lsl #20
  70:	0b0b0e03 	bleq	2c3884 <va_printk+0x2c35fc>
  74:	0b3b0b3a 	bleq	ec2d64 <va_printk+0xec2adc>
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	03000d0b 	movweq	r0, #3339	; 0xd0b
  80:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
  84:	0019340b 	andseq	r3, r9, fp, lsl #8
  88:	000f0c00 	andeq	r0, pc, r0, lsl #24
  8c:	00000b0b 	andeq	r0, r0, fp, lsl #22
  90:	3f012e0d 	svccc	0x00012e0d
  94:	3a0e0319 	bcc	380d00 <va_printk+0x380a78>
  98:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  a0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  a4:	97184006 	ldrls	r4, [r8, -r6]
  a8:	13011942 	movwne	r1, #6466	; 0x1942
  ac:	050e0000 	streq	r0, [lr, #-0]
  b0:	3a080300 	bcc	200cb8 <va_printk+0x200a30>
  b4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  b8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  bc:	1742b717 	smlaldne	fp, r2, r7, r7
  c0:	050f0000 	streq	r0, [pc, #-0]	; c8 <.debug_abbrev+0xc8>
  c4:	3a0e0300 	bcc	380ccc <va_printk+0x380a44>
  c8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  cc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  d0:	10000018 	andne	r0, r0, r8, lsl r0
  d4:	08030034 	stmdaeq	r3, {r2, r4, r5}
  d8:	0b3b0b3a 	bleq	ec2dc8 <va_printk+0xec2b40>
  dc:	13490b39 	movtne	r0, #39737	; 0x9b39
  e0:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  e4:	11000017 	tstne	r0, r7, lsl r0
  e8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  ec:	0b3b0b3a 	bleq	ec2ddc <va_printk+0xec2b54>
  f0:	13490b39 	movtne	r0, #39737	; 0x9b39
  f4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  f8:	12000017 	andne	r0, r0, #23, 0
  fc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 100:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
 104:	00001802 	andeq	r1, r0, r2, lsl #16
 108:	11010b13 	tstne	r1, r3, lsl fp
 10c:	00061201 	andeq	r1, r6, r1, lsl #4
 110:	00341400 	eorseq	r1, r4, r0, lsl #8
 114:	0b3a0803 	bleq	e82128 <va_printk+0xe81ea0>
 118:	0b390b3b 	bleq	e42e0c <va_printk+0xe42b84>
 11c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 120:	34150000 	ldrcc	r0, [r5], #-0
 124:	3a0e0300 	bcc	380d2c <va_printk+0x380aa4>
 128:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 12c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 130:	16000018 			; <UNDEFINED> instruction: 0x16000018
 134:	0111010b 	tsteq	r1, fp, lsl #2
 138:	13010612 	movwne	r0, #5650	; 0x1612
 13c:	34170000 	ldrcc	r0, [r7], #-0
 140:	3a080300 	bcc	200d48 <va_printk+0x200ac0>
 144:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 148:	0013490b 	andseq	r4, r3, fp, lsl #18
 14c:	82891800 	addhi	r1, r9, #0, 16
 150:	01110101 	tsteq	r1, r1, lsl #2
 154:	13011331 	movwne	r1, #4913	; 0x1331
 158:	8a190000 	bhi	640160 <va_printk+0x63fed8>
 15c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
 160:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
 164:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
 168:	11000182 	smlabbne	r0, r2, r1, r0
 16c:	00133101 	andseq	r3, r3, r1, lsl #2
 170:	82891b00 	addhi	r1, r9, #0, 22
 174:	01110101 	tsteq	r1, r1, lsl #2
 178:	00001301 	andeq	r1, r0, r1, lsl #6
 17c:	4901011c 	stmdbmi	r1, {r2, r3, r4, r8}
 180:	00130113 	andseq	r0, r3, r3, lsl r1
 184:	00211d00 	eoreq	r1, r1, r0, lsl #26
 188:	0b2f1349 	bleq	bc4eb4 <va_printk+0xbc4c2c>
 18c:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
 190:	3a0e0301 	bcc	380d9c <va_printk+0x380b14>
 194:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 198:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 19c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 1a0:	97184006 	ldrls	r4, [r8, -r6]
 1a4:	13011942 	movwne	r1, #6466	; 0x1942
 1a8:	051f0000 	ldreq	r0, [pc, #-0]	; 1b0 <.debug_abbrev+0x1b0>
 1ac:	3a0e0300 	bcc	380db4 <va_printk+0x380b2c>
 1b0:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1b4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 1b8:	1742b717 	smlaldne	fp, r2, r7, r7
 1bc:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
 1c0:	3a080301 	bcc	200dcc <va_printk+0x200b44>
 1c4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1c8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 1cc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 1d0:	97184006 	ldrls	r4, [r8, -r6]
 1d4:	13011942 	movwne	r1, #6466	; 0x1942
 1d8:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
 1dc:	03193f01 	tsteq	r9, #1, 30
 1e0:	3b0b3a0e 	blcc	2cea20 <va_printk+0x2ce798>
 1e4:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 1e8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 1ec:	97184006 	ldrls	r4, [r8, -r6]
 1f0:	13011942 	movwne	r1, #6466	; 0x1942
 1f4:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
 1f8:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 1fc:	030e6e19 	movweq	r6, #60953	; 0xee19
 200:	3b0b3a0e 	blcc	2cea40 <va_printk+0x2ce7b8>
 204:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	02880000 	addeq	r0, r8, #0, 0
   8:	02b80000 	adcseq	r0, r8, #0, 0
   c:	00010000 	andeq	r0, r1, r0
  10:	0002b850 	andeq	fp, r2, r0, asr r8
  14:	00070400 	andeq	r0, r7, r0, lsl #8
  18:	59000100 	stmdbpl	r0, {r8}
  1c:	00000704 	andeq	r0, r0, r4, lsl #14
  20:	00000740 	andeq	r0, r0, r0, asr #14
  24:	01f30004 	mvnseq	r0, r4
  28:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  38:	00000288 	andeq	r0, r0, r8, lsl #5
  3c:	000002a0 	andeq	r0, r0, r0, lsr #5
  40:	a0510001 	subsge	r0, r1, r1
  44:	b8000002 	stmdalt	r0, {r1}
  48:	03000002 	movweq	r0, #2
  4c:	9f017100 	svcls	0x00017100
  50:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
  54:	00000740 	andeq	r0, r0, r0, asr #14
  58:	01f30004 	mvnseq	r0, r4
  5c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
  70:	02880000 	addeq	r0, r8, #0, 0
  74:	02b80000 	adcseq	r0, r8, #0, 0
  78:	00010000 	andeq	r0, r1, r0
  7c:	0002b852 	andeq	fp, r2, r2, asr r8
  80:	0003ec00 	andeq	lr, r3, r0, lsl #24
  84:	56000100 	strpl	r0, [r0], -r0, lsl #2
  88:	000003ec 	andeq	r0, r0, ip, ror #7
  8c:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
  90:	b85b0001 	ldmdalt	fp, {r0}^
  94:	d8000004 	stmdale	r0, {r2}
  98:	01000004 	tsteq	r0, r4
  9c:	04d85600 	ldrbeq	r5, [r8], #1536	; 0x600
  a0:	055c0000 	ldrbeq	r0, [ip, #-0]
  a4:	00010000 	andeq	r0, r1, r0
  a8:	00055c5b 	andeq	r5, r5, fp, asr ip
  ac:	00070400 	andeq	r0, r7, r0, lsl #8
  b0:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
  bc:	00000001 	andeq	r0, r0, r1
  c0:	01000000 	mrseq	r0, (UNDEF: 0)
  c4:	00000001 	andeq	r0, r0, r1
  c8:	02000000 	andeq	r0, r0, #0, 0
  cc:	00000002 	andeq	r0, r0, r2
  d0:	0000029c 	muleq	r0, ip, r2
  d4:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
  d8:	b8500001 	ldmdalt	r0, {r0}^
  dc:	bc000002 	stclt	0, cr0, [r0], {2}
  e0:	01000002 	tsteq	r0, r2
  e4:	02bc5400 	adcseq	r5, ip, #0, 8
  e8:	02c00000 	sbceq	r0, r0, #0, 0
  ec:	00030000 	andeq	r0, r3, r0
  f0:	c09f0174 	addsgt	r0, pc, r4, ror r1	; <UNPREDICTABLE>
  f4:	e4000002 	str	r0, [r0], #-2
  f8:	01000002 	tsteq	r0, r2
  fc:	02e45400 	rsceq	r5, r4, #0, 8
 100:	02e80000 	rsceq	r0, r8, #0, 0
 104:	00030000 	andeq	r0, r3, r0
 108:	e89f0174 	ldm	pc, {r2, r4, r5, r6, r8}	; <UNPREDICTABLE>
 10c:	d4000002 	strle	r0, [r0], #-2
 110:	01000006 	tsteq	r0, r6
 114:	06d45400 	ldrbeq	r5, [r4], r0, lsl #8
 118:	06d80000 	ldrbeq	r0, [r8], r0
 11c:	00030000 	andeq	r0, r3, r0
 120:	d89f0174 	ldmle	pc, {r2, r4, r5, r6, r8}	; <UNPREDICTABLE>
 124:	f0000006 			; <UNDEFINED> instruction: 0xf0000006
 128:	01000006 	tsteq	r0, r6
 12c:	06f05400 	ldrbteq	r5, [r0], r0, lsl #8
 130:	06f80000 	ldrbteq	r0, [r8], r0
 134:	00030000 	andeq	r0, r3, r0
 138:	f89f0174 			; <UNDEFINED> instruction: 0xf89f0174
 13c:	04000006 	streq	r0, [r0], #-6
 140:	01000007 	tsteq	r0, r7
 144:	00005400 	andeq	r5, r0, r0, lsl #8
	...
 150:	02a40000 	adceq	r0, r4, #0, 0
 154:	07040000 	streq	r0, [r4, -r0]
 158:	00010000 	andeq	r0, r1, r0
 15c:	00070458 	andeq	r0, r7, r8, asr r4
 160:	00074000 	andeq	r4, r7, r0
 164:	f3000a00 	vpmax.u8	d0, d0, d0
 168:	01f35101 	mvnseq	r5, r1, lsl #2
 16c:	1c312250 	lfmne	f2, 4, [r1], #-320	; 0xfffffec0
 170:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 174:	00000000 	andeq	r0, r0, r0
 178:	00000100 	andeq	r0, r0, r0, lsl #2
 17c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 180:	74000004 	strvc	r0, [r0], #-4
 184:	01000004 	tsteq	r0, r4
 188:	04d85700 	ldrbeq	r5, [r8], #1792	; 0x700
 18c:	04fc0000 	ldrbteq	r0, [ip], #0
 190:	00010000 	andeq	r0, r1, r0
 194:	00054057 	andeq	r4, r5, r7, asr r0
 198:	00055c00 	andeq	r5, r5, r0, lsl #24
 19c:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
 1a8:	00000002 	andeq	r0, r0, r2
 1ac:	00000408 	andeq	r0, r0, r8, lsl #8
 1b0:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
 1b4:	d85a0001 	ldmdale	sl, {r0}^
 1b8:	5c000004 	stcpl	0, cr0, [r0], {4}
 1bc:	01000005 	tsteq	r0, r5
 1c0:	00005a00 	andeq	r5, r0, r0, lsl #20
 1c4:	00000000 	andeq	r0, r0, r0
 1c8:	00010000 	andeq	r0, r1, r0
 1cc:	02ac0000 	adceq	r0, ip, #0, 0
 1d0:	02b80000 	adcseq	r0, r8, #0, 0
 1d4:	00010000 	andeq	r0, r1, r0
 1d8:	0002b852 	andeq	fp, r2, r2, asr r8
 1dc:	00074000 	andeq	r4, r7, r0
 1e0:	91000300 	mrsls	r0, LR_irq
 1e4:	00007dc8 	andeq	r7, r0, r8, asr #27
	...
 1f4:	01000000 	mrseq	r0, (UNDEF: 0)
 1f8:	00000001 	andeq	r0, r0, r1
	...
 204:	00000474 	andeq	r0, r0, r4, ror r4
 208:	0000048c 	andeq	r0, r0, ip, lsl #9
 20c:	8c500001 	mrrchi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 210:	b8000004 	stmdalt	r0, {r2}
 214:	01000004 	tsteq	r0, r4
 218:	04fc5700 	ldrbteq	r5, [ip], #1792	; 0x700
 21c:	05140000 	ldreq	r0, [r4, #-0]
 220:	00010000 	andeq	r0, r1, r0
 224:	00051450 	andeq	r1, r5, r0, asr r4
 228:	00054000 	andeq	r4, r5, r0
 22c:	57000100 	strpl	r0, [r0, -r0, lsl #2]
 230:	000005a4 	andeq	r0, r0, r4, lsr #11
 234:	000005a4 	andeq	r0, r0, r4, lsr #11
 238:	a4500001 	ldrbge	r0, [r0], #-1
 23c:	ac000005 	stcge	0, cr0, [r0], {5}
 240:	01000005 	tsteq	r0, r5
 244:	05dc5700 	ldrbeq	r5, [ip, #1792]	; 0x700
 248:	05e00000 	strbeq	r0, [r0, #0]!
 24c:	00010000 	andeq	r0, r1, r0
 250:	00061050 	andeq	r1, r6, r0, asr r0
 254:	00061400 	andeq	r1, r6, r0, lsl #8
 258:	50000100 	andpl	r0, r0, r0, lsl #2
 25c:	00000644 	andeq	r0, r0, r4, asr #12
 260:	00000648 	andeq	r0, r0, r8, asr #12
 264:	8c500001 	mrrchi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 268:	90000006 	andls	r0, r0, r6
 26c:	01000006 	tsteq	r0, r6
 270:	06d05000 	ldrbeq	r5, [r0], r0
 274:	06f00000 	ldrbteq	r0, [r0], r0
 278:	00010000 	andeq	r0, r1, r0
 27c:	00000057 	andeq	r0, r0, r7, asr r0
 280:	00000000 	andeq	r0, r0, r0
 284:	00000200 	andeq	r0, r0, r0, lsl #4
 288:	f4000000 	vst4.8	{d0-d3}, [r0], r0
 28c:	f8000002 			; <UNDEFINED> instruction: 0xf8000002
 290:	02000002 	andeq	r0, r0, #2, 0
 294:	f89f3000 			; <UNDEFINED> instruction: 0xf89f3000
 298:	14000002 	strne	r0, [r0], #-2
 29c:	01000003 	tsteq	r0, r3
 2a0:	031c5500 	tsteq	ip, #0, 10
 2a4:	06f00000 	ldrbteq	r0, [r0], r0
 2a8:	00010000 	andeq	r0, r1, r0
 2ac:	00000055 	andeq	r0, r0, r5, asr r0
 2b0:	00000000 	andeq	r0, r0, r0
 2b4:	00000100 	andeq	r0, r0, r0, lsl #2
 2b8:	00000000 	andeq	r0, r0, r0
 2bc:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 2c0:	54000003 	strpl	r0, [r0], #-3
 2c4:	01000004 	tsteq	r0, r4
 2c8:	04545600 	ldrbeq	r5, [r4], #-1536	; 0xfffffa00
 2cc:	04b80000 	ldrteq	r0, [r8], #0
 2d0:	00030000 	andeq	r0, r3, r0
 2d4:	b89f7e7b 	ldmlt	pc, {r0, r1, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
 2d8:	dc000004 	stcle	0, cr0, [r0], {4}
 2dc:	01000004 	tsteq	r0, r4
 2e0:	04dc5600 	ldrbeq	r5, [ip], #1536	; 0x600
 2e4:	05400000 	strbeq	r0, [r0, #-0]
 2e8:	00030000 	andeq	r0, r3, r0
 2ec:	409f7e7b 	addsmi	r7, pc, fp, ror lr	; <UNPREDICTABLE>
 2f0:	5c000005 	stcpl	0, cr0, [r0], {5}
 2f4:	01000005 	tsteq	r0, r5
 2f8:	00005600 	andeq	r5, r0, r0, lsl #12
	...
 308:	00000070 	andeq	r0, r0, r0, ror r0
 30c:	00000094 	muleq	r0, r4, r0
 310:	94500001 	ldrbls	r0, [r0], #-1
 314:	fc000000 	stc2	0, cr0, [r0], {-0}
 318:	03000000 	movweq	r0, #0
 31c:	9f027000 	svcls	0x00027000
 320:	000000fc 	strdeq	r0, [r0], -ip
 324:	00000224 	andeq	r0, r0, r4, lsr #4
 328:	01f30004 	mvnseq	r0, r4
 32c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 344:	00700000 	rsbseq	r0, r0, r0
 348:	00e00000 	rsceq	r0, r0, r0
 34c:	00010000 	andeq	r0, r1, r0
 350:	0000e051 	andeq	lr, r0, r1, asr r0
 354:	00015400 	andeq	r5, r1, r0, lsl #8
 358:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 35c:	00000154 	andeq	r0, r0, r4, asr r1
 360:	00000158 	andeq	r0, r0, r8, asr r1
 364:	58510001 	ldmdapl	r1, {r0}^
 368:	b0000001 	andlt	r0, r0, r1
 36c:	01000001 	tsteq	r0, r1
 370:	01b05500 	lslseq	r5, r0, #10
 374:	01c00000 	biceq	r0, r0, r0
 378:	00010000 	andeq	r0, r1, r0
 37c:	0001c051 	andeq	ip, r1, r1, asr r0
 380:	0001e400 	andeq	lr, r1, r0, lsl #8
 384:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
 388:	000001e4 	andeq	r0, r0, r4, ror #3
 38c:	000001f8 	strdeq	r0, [r0], -r8
 390:	f8510001 			; <UNDEFINED> instruction: 0xf8510001
 394:	24000001 	strcs	r0, [r0], #-1
 398:	01000002 	tsteq	r0, r2
 39c:	00005500 	andeq	r5, r0, r0, lsl #10
	...
 3a8:	00700000 	rsbseq	r0, r0, r0
 3ac:	00840000 	addeq	r0, r4, r0
 3b0:	00010000 	andeq	r0, r1, r0
 3b4:	00008452 	andeq	r8, r0, r2, asr r4
 3b8:	00022400 	andeq	r2, r2, r0, lsl #8
 3bc:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
 3cc:	00000100 	andeq	r0, r0, r0, lsl #2
 3d0:	00000000 	andeq	r0, r0, r0
 3d4:	00000070 	andeq	r0, r0, r0, ror r0
 3d8:	000000f4 	strdeq	r0, [r0], -r4
 3dc:	4c530001 	mrrcmi	0, 0, r0, r3, cr1
 3e0:	80000001 	andhi	r0, r0, r1
 3e4:	01000001 	tsteq	r0, r1
 3e8:	01805300 	orreq	r5, r0, r0, lsl #6
 3ec:	018c0000 	orreq	r0, ip, r0
 3f0:	00040000 	andeq	r0, r4, r0
 3f4:	9f5301f3 	svcls	0x005301f3
 3f8:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
 3fc:	000001e8 	andeq	r0, r0, r8, ror #3
 400:	e8530001 	ldmda	r3, {r0}^
 404:	ff000001 			; <UNDEFINED> instruction: 0xff000001
 408:	01000001 	tsteq	r0, r1
 40c:	01ff5c00 	mvnseq	r5, r0, lsl #24
 410:	02240000 	eoreq	r0, r4, #0, 0
 414:	00040000 	andeq	r0, r4, r0
 418:	9f5301f3 	svcls	0x005301f3
	...
 428:	00700000 	rsbseq	r0, r0, r0
 42c:	008c0000 	addeq	r0, ip, r0
 430:	00020000 	andeq	r0, r2, r0
 434:	008c0091 	umulleq	r0, ip, r1, r0
 438:	01930000 	orrseq	r0, r3, r0
 43c:	00010000 	andeq	r0, r1, r0
 440:	0001b052 	andeq	fp, r1, r2, asr r0
 444:	0001f400 	andeq	pc, r1, r0, lsl #8
 448:	52000100 	andpl	r0, r0, #0
	...
 454:	01000001 	tsteq	r0, r1
 458:	00000001 	andeq	r0, r0, r1
 45c:	00000000 	andeq	r0, r0, r0
 460:	01010100 	mrseq	r0, (UNDEF: 17)
 464:	01000001 	tsteq	r0, r1
 468:	00000001 	andeq	r0, r0, r1
	...
 474:	0000008c 	andeq	r0, r0, ip, lsl #1
 478:	000000fc 	strdeq	r0, [r0], -ip
 47c:	a0910004 	addsge	r0, r1, r4
 480:	00fc9f7f 	rscseq	r9, ip, pc, ror pc
 484:	013c0000 	teqeq	ip, r0
 488:	00010000 	andeq	r0, r1, r0
 48c:	00013c50 	andeq	r3, r1, r0, asr ip
 490:	00014800 	andeq	r4, r1, r0, lsl #16
 494:	71000300 	mrsvc	r0, LR_irq
 498:	01489f02 	cmpeq	r8, r2, lsl #30
 49c:	014c0000 	mrseq	r0, (UNDEF: 76)
 4a0:	00010000 	andeq	r0, r1, r0
 4a4:	00014c50 	andeq	r4, r1, r0, asr ip
 4a8:	00015800 	andeq	r5, r1, r0, lsl #16
 4ac:	91000400 	tstls	r0, r0, lsl #8
 4b0:	589f7fa0 	ldmpl	pc, {r5, r7, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
 4b4:	6c000001 	stcvs	0, cr0, [r0], {1}
 4b8:	01000001 	tsteq	r0, r1
 4bc:	016c5100 	cmneq	ip, r0, lsl #2
 4c0:	01780000 	cmneq	r8, r0
 4c4:	00030000 	andeq	r0, r3, r0
 4c8:	789f7f71 	ldmvc	pc, {r0, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
 4cc:	84000001 	strhi	r0, [r0], #-1
 4d0:	03000001 	movweq	r0, #1
 4d4:	9f017100 	svcls	0x00017100
 4d8:	00000184 	andeq	r0, r0, r4, lsl #3
 4dc:	00000193 	muleq	r0, r3, r1
 4e0:	b0500001 	subslt	r0, r0, r1
 4e4:	b0000001 	andlt	r0, r0, r1
 4e8:	04000001 	streq	r0, [r0], #-1
 4ec:	7fa09100 	svcvc	0x00a09100
 4f0:	0001b09f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
 4f4:	0001b800 	andeq	fp, r1, r0, lsl #16
 4f8:	91000400 	tstls	r0, r0, lsl #8
 4fc:	b89f7fa1 	ldmlt	pc, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr}	; <UNPREDICTABLE>
 500:	bc000001 	stclt	0, cr0, [r0], {1}
 504:	01000001 	tsteq	r0, r1
 508:	01bc5000 			; <UNDEFINED> instruction: 0x01bc5000
 50c:	01c00000 	biceq	r0, r0, r0
 510:	00040000 	andeq	r0, r4, r0
 514:	9f7fa091 	svcls	0x007fa091
 518:	000001c0 	andeq	r0, r0, r0, asr #3
 51c:	000001d4 	ldrdeq	r0, [r0], -r4
 520:	d4500001 	ldrble	r0, [r0], #-1
 524:	e4000001 	str	r0, [r0], #-1
 528:	03000001 	movweq	r0, #1
 52c:	9f7f7000 	svcls	0x007f7000
 530:	000001e4 	andeq	r0, r0, r4, ror #3
 534:	00000224 	andeq	r0, r0, r4, lsr #4
 538:	a0910004 	addsge	r0, r1, r4
 53c:	00009f7f 	andeq	r9, r0, pc, ror pc
	...
 548:	00010100 	andeq	r0, r1, r0, lsl #2
	...
 558:	00900000 	addseq	r0, r0, r0
 55c:	00dc0000 	sbcseq	r0, ip, r0
 560:	00010000 	andeq	r0, r1, r0
 564:	0000dc5c 	andeq	sp, r0, ip, asr ip
 568:	0000f400 	andeq	pc, r0, r0, lsl #8
 56c:	53000100 	movwpl	r0, #256	; 0x100
 570:	000000f4 	strdeq	r0, [r0], -r4
 574:	0000014c 	andeq	r0, r0, ip, asr #2
 578:	4c5c0001 	mrrcmi	0, 0, r0, ip, cr1
 57c:	58000001 	stmdapl	r0, {r0}
 580:	01000001 	tsteq	r0, r1
 584:	01585300 	cmpeq	r8, r0, lsl #6
 588:	01740000 	cmneq	r4, r0
 58c:	00010000 	andeq	r0, r1, r0
 590:	0001b05c 	andeq	fp, r1, ip, asr r0
 594:	0001c000 	andeq	ip, r1, r0
 598:	53000100 	movwpl	r0, #256	; 0x100
 59c:	000001c0 	andeq	r0, r0, r0, asr #3
 5a0:	000001dc 	ldrdeq	r0, [r0], -ip
 5a4:	e45c0001 	ldrb	r0, [ip], #-1
 5a8:	e8000001 	stmda	r0, {r0}
 5ac:	01000001 	tsteq	r0, r1
 5b0:	01e85300 	mvneq	r5, r0, lsl #6
 5b4:	01ff0000 	mvnseq	r0, r0
 5b8:	00010000 	andeq	r0, r1, r0
 5bc:	0001ff5c 	andeq	pc, r1, ip, asr pc	; <UNPREDICTABLE>
 5c0:	00022400 	andeq	r2, r2, r0, lsl #8
 5c4:	f3000400 	vshl.u8	d0, d0, d0
 5c8:	009f5301 	addseq	r5, pc, r1, lsl #6
 5cc:	00000000 	andeq	r0, r0, r0
 5d0:	01000000 	mrseq	r0, (UNDEF: 0)
 5d4:	00000101 	andeq	r0, r0, r1, lsl #2
 5d8:	dc000000 	stcle	0, cr0, [r0], {-0}
 5dc:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
 5e0:	02000000 	andeq	r0, r0, #0, 0
 5e4:	f09f3000 			; <UNDEFINED> instruction: 0xf09f3000
 5e8:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
 5ec:	02000000 	andeq	r0, r0, #0, 0
 5f0:	fc9f3100 	ldc2	1, cr3, [pc], {0}
 5f4:	4c000000 	stcmi	0, cr0, [r0], {-0}
 5f8:	01000001 	tsteq	r0, r1
 5fc:	014c5600 	cmpeq	ip, r0, lsl #12
 600:	01540000 	cmpeq	r4, r0
 604:	00020000 	andeq	r0, r2, r0
 608:	00009f30 	andeq	r9, r0, r0, lsr pc
	...
 614:	00010100 	andeq	r0, r1, r0, lsl #2
 618:	00010100 	andeq	r0, r1, r0, lsl #2
 61c:	00000038 	andeq	r0, r0, r8, lsr r0
 620:	00000054 	andeq	r0, r0, r4, asr r0
 624:	54500001 	ldrbpl	r0, [r0], #-1
 628:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
 62c:	01000000 	mrseq	r0, (UNDEF: 0)
 630:	00585200 	subseq	r5, r8, r0, lsl #4
 634:	00600000 	rsbeq	r0, r0, r0
 638:	00030000 	andeq	r0, r3, r0
 63c:	609f0172 	addsvs	r0, pc, r2, ror r1	; <UNPREDICTABLE>
 640:	64000000 	strvs	r0, [r0], #-0
 644:	01000000 	mrseq	r0, (UNDEF: 0)
 648:	00645200 	rsbeq	r5, r4, r0, lsl #4
 64c:	00700000 	rsbseq	r0, r0, r0
 650:	00030000 	andeq	r0, r3, r0
 654:	009f0172 	addseq	r0, pc, r2, ror r1	; <UNPREDICTABLE>
	...
 660:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 664:	50000000 	andpl	r0, r0, r0
 668:	01000000 	mrseq	r0, (UNDEF: 0)
 66c:	00505100 	subseq	r5, r0, r0, lsl #2
 670:	00700000 	rsbseq	r0, r0, r0
 674:	00040000 	andeq	r0, r4, r0
 678:	9f5101f3 	svcls	0x005101f3
	...
 688:	00010100 	andeq	r0, r1, r0, lsl #2
 68c:	00000038 	andeq	r0, r0, r8, lsr r0
 690:	00000050 	andeq	r0, r0, r0, asr r0
 694:	50520001 	subspl	r0, r2, r1
 698:	5c000000 	stcpl	0, cr0, [r0], {-0}
 69c:	01000000 	mrseq	r0, (UNDEF: 0)
 6a0:	005c5100 	subseq	r5, ip, r0, lsl #2
 6a4:	00600000 	rsbeq	r0, r0, r0
 6a8:	00030000 	andeq	r0, r3, r0
 6ac:	609f0171 	addsvs	r0, pc, r1, ror r1	; <UNPREDICTABLE>
 6b0:	70000000 	andvc	r0, r0, r0
 6b4:	01000000 	mrseq	r0, (UNDEF: 0)
 6b8:	00005100 	andeq	r5, r0, r0, lsl #2
	...
 6c4:	00380000 	eorseq	r0, r8, r0
 6c8:	004c0000 	subeq	r0, ip, r0
 6cc:	00010000 	andeq	r0, r1, r0
 6d0:	00004c53 	andeq	r4, r0, r3, asr ip
 6d4:	00006800 	andeq	r6, r0, r0, lsl #16
 6d8:	53000100 	movwpl	r0, #256	; 0x100
	...
 6ec:	00000040 	andeq	r0, r0, r0, asr #32
 6f0:	00000048 	andeq	r0, r0, r8, asr #32
 6f4:	485c0001 	ldmdami	ip, {r0}^
 6f8:	4c000000 	stcmi	0, cr0, [r0], {-0}
 6fc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 700:	73007200 	movwvc	r7, #512	; 0x200
 704:	01231c00 			; <UNDEFINED> instruction: 0x01231c00
 708:	00004c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
 70c:	00005400 	andeq	r5, r0, r0, lsl #8
 710:	72000900 	andvc	r0, r0, #0, 18
 714:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
 718:	9f01231c 	svcls	0x0001231c
 71c:	00000054 	andeq	r0, r0, r4, asr r0
 720:	00000070 	andeq	r0, r0, r0, ror r0
 724:	01f3000a 	mvnseq	r0, sl
 728:	5301f352 	movwpl	pc, #4946	; 0x1352	; <UNPREDICTABLE>
 72c:	9f01231c 	svcls	0x0001231c
	...
 738:	004c0001 	subeq	r0, ip, r1
 73c:	00700000 	rsbseq	r0, r0, r0
 740:	00010000 	andeq	r0, r1, r0
 744:	00000050 	andeq	r0, r0, r0, asr r0
 748:	00000000 	andeq	r0, r0, r0
 74c:	01010000 	mrseq	r0, (UNDEF: 1)
 750:	14000000 	strne	r0, [r0], #-0
 754:	1c000000 	stcne	0, cr0, [r0], {-0}
 758:	01000000 	mrseq	r0, (UNDEF: 0)
 75c:	001c5000 	andseq	r5, ip, r0
 760:	00240000 	eoreq	r0, r4, r0
 764:	00030000 	andeq	r0, r3, r0
 768:	249f0170 	ldrcs	r0, [pc], #368	; 770 <.debug_loc+0x770>
 76c:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 770:	01000000 	mrseq	r0, (UNDEF: 0)
 774:	00005000 	andeq	r5, r0, r0
	...
 780:	00140000 	andseq	r0, r4, r0
 784:	00180000 	andseq	r0, r8, r0
 788:	00010000 	andeq	r0, r1, r0
 78c:	00001851 	andeq	r1, r0, r1, asr r8
 790:	00003800 	andeq	r3, r0, r0, lsl #16
 794:	f3000400 	vshl.u8	d0, d0, d0
 798:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 7a4:	00001800 	andeq	r1, r0, r0, lsl #16
 7a8:	00003800 	andeq	r3, r0, r0, lsl #16
 7ac:	51000100 	mrspl	r0, (UNDEF: 16)
	...
 7c0:	00040000 	andeq	r0, r4, r0
 7c4:	00010000 	andeq	r0, r1, r0
 7c8:	00000450 	andeq	r0, r0, r0, asr r4
 7cc:	00000c00 	andeq	r0, r0, r0, lsl #24
 7d0:	70000300 	andvc	r0, r0, r0, lsl #6
 7d4:	000c9f30 	andeq	r9, ip, r0, lsr pc
 7d8:	00140000 	andseq	r0, r4, r0
 7dc:	00040000 	andeq	r0, r4, r0
 7e0:	9f5001f3 	svcls	0x005001f3
	...
 7f0:	00000224 	andeq	r0, r0, r4, lsr #4
 7f4:	00000268 	andeq	r0, r0, r8, ror #4
 7f8:	68500001 	ldmdavs	r0, {r0}^
 7fc:	88000002 	stmdahi	r0, {r1}
 800:	04000002 	streq	r0, [r0], #-2
 804:	5001f300 	andpl	pc, r1, r0, lsl #6
 808:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 814:	00022400 	andeq	r2, r2, r0, lsl #8
 818:	00026400 	andeq	r6, r2, r0, lsl #8
 81c:	51000100 	mrspl	r0, (UNDEF: 16)
 820:	00000264 	andeq	r0, r0, r4, ror #4
 824:	00000288 	andeq	r0, r0, r8, lsl #5
 828:	01f30004 	mvnseq	r0, r4
 82c:	00009f51 	andeq	r9, r0, r1, asr pc
 830:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000740 	andeq	r0, r0, r0, asr #14
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000617 	andeq	r0, r0, r7, lsl r6
   4:	01110003 	tsteq	r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  20:	752f0063 	strvc	r0, [pc, #-99]!	; ffffffc5 <va_printk+0xfffffd3d>
  24:	6c2f7273 	sfmvs	f7, 4, [pc], #-460	; fffffe60 <va_printk+0xfffffbd8>
  28:	6c61636f 	stclvs	3, cr6, [r1], #-444	; 0xfffffe44
  2c:	6c65432f 	stclvs	3, cr4, [r5], #-188	; 0xffffff44
  30:	2f72616c 	svccs	0x0072616c
  34:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  38:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  3c:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  40:	2f392d69 	svccs	0x00392d69
  44:	30322d39 	eorscc	r2, r2, r9, lsr sp
  48:	34713931 	ldrbtcc	r3, [r1], #-2353	; 0xfffff6cf
  4c:	3173632d 	cmncc	r3, sp, lsr #6
  50:	2f653730 	svccs	0x00653730
  54:	2f62696c 	svccs	0x0062696c
  58:	2f636367 	svccs	0x00636367
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
  64:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
  68:	2e392f69 	cdpcs	15, 3, cr2, cr9, cr9, {3}
  6c:	2f312e32 	svccs	0x00312e32
  70:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  74:	00656475 	rsbeq	r6, r5, r5, ror r4
  78:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  7c:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  80:	2f616e6e 	svccs	0x00616e6e
  84:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  88:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  8c:	63532f73 	cmpvs	r3, #460	; 0x1cc
  90:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; fffffef8 <va_printk+0xfffffc70>
  94:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; ffffffe0 <va_printk+0xfffffd58>
  98:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
  9c:	6e754a2f 	vaddvs.f32	s9, s10, s31
  a0:	2f726f69 	svccs	0x00726f69
  a4:	2f323253 	svccs	0x00323253
  a8:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
  ac:	2f584c30 	svccs	0x00584c30
  b0:	6f63796d 	svcvs	0x0063796d
  b4:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; ffffff2c <va_printk+0xfffffca4>
  b8:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  bc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
  c0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
  c4:	61760000 	cmnvs	r6, r0
  c8:	6972702d 	ldmdbvs	r2!, {r0, r2, r3, r5, ip, sp, lr}^
  cc:	2e6b746e 	cdpcs	4, 6, cr7, cr11, cr14, {3}
  d0:	00010063 	andeq	r0, r1, r3, rrx
  d4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  d8:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  dc:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  e0:	00020068 	andeq	r0, r2, r8, rrx
  e4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  e8:	0300682e 	movweq	r6, #2094	; 0x82e
  ec:	70720000 	rsbsvc	r0, r2, r0
  f0:	6e692d69 	cdpvs	13, 6, cr2, cr9, cr9, {3}
  f4:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
  f8:	682e6c61 	stmdavs	lr!, {r0, r5, r6, sl, fp, sp, lr}
  fc:	00000300 	andeq	r0, r0, r0, lsl #6
 100:	61647473 	smcvs	18243	; 0x4743
 104:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
 108:	00000200 	andeq	r0, r0, r0, lsl #4
 10c:	6975623c 	ldmdbvs	r5!, {r2, r3, r4, r5, r9, sp, lr}^
 110:	692d746c 	pushvs	{r2, r3, r5, r6, sl, ip, sp, lr}
 114:	00003e6e 	andeq	r3, r0, lr, ror #28
 118:	05000000 	streq	r0, [r0, #-0]
 11c:	0205001b 	andeq	r0, r5, #27, 0
 120:	00000000 	andeq	r0, r0, r0
 124:	05012603 	streq	r2, [r1, #-1539]	; 0xfffff9fd
 128:	2d05011d 	stfcss	f0, [r5, #-116]	; 0xffffff8c
 12c:	01050106 	tsteq	r5, r6, lsl #2
 130:	33054a2e 	movwcc	r4, #23086	; 0x5a2e
 134:	02055106 	andeq	r5, r5, #-2147483647	; 0x80000001
 138:	06060513 			; <UNDEFINED> instruction: 0x06060513
 13c:	06020501 	streq	r0, [r2], -r1, lsl #10
 140:	00080530 	andeq	r0, r8, r0, lsr r5
 144:	01010402 	tsteq	r1, r2, lsl #8
 148:	02000205 	andeq	r0, r0, #1342177280	; 0x50000000
 14c:	01060104 	tsteq	r6, r4, lsl #2
 150:	02000305 	andeq	r0, r0, #335544320	; 0x14000000
 154:	2f060204 	svccs	0x00060204
 158:	02000805 	andeq	r0, r0, #327680	; 0x50000
 15c:	01060204 	tsteq	r6, r4, lsl #4
 160:	02001505 	andeq	r1, r0, #20971520	; 0x1400000
 164:	49060204 	stmdbmi	r6, {r2, r9}
 168:	02001805 	andeq	r1, r0, #327680	; 0x50000
 16c:	01060204 	tsteq	r6, r4, lsl #4
 170:	02040200 	andeq	r0, r4, #0, 4
 174:	0602052e 	streq	r0, [r2], -lr, lsr #10
 178:	06050530 			; <UNDEFINED> instruction: 0x06050530
 17c:	06020501 	streq	r0, [r2], -r1, lsl #10
 180:	0601054b 	streq	r0, [r1], -fp, asr #10
 184:	063e0513 			; <UNDEFINED> instruction: 0x063e0513
 188:	14020531 	strne	r0, [r2], #-1329	; 0xfffffacf
 18c:	01060e05 	tsteq	r6, r5, lsl #28
 190:	052e0605 	streq	r0, [lr, #-1541]!	; 0xfffff9fb
 194:	052f0602 	streq	r0, [pc, #-1538]!	; fffffb9a <va_printk+0xfffff912>
 198:	05010604 	streq	r0, [r1, #-1540]	; 0xfffff9fc
 19c:	052f0603 	streq	r0, [pc, #-1539]!	; fffffba1 <va_printk+0xfffff919>
 1a0:	05010611 	streq	r0, [r1, #-1553]	; 0xfffff9ef
 1a4:	02052e09 	andeq	r2, r5, #144	; 0x90
 1a8:	05153006 	ldreq	r3, [r5, #-6]
 1ac:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 1b0:	0b052e02 	bleq	14b9c0 <va_printk+0x14b738>
 1b4:	01040200 	mrseq	r0, R12_usr
 1b8:	02052e06 	andeq	r2, r5, #96	; 0x60
 1bc:	01040200 	mrseq	r0, R12_usr
 1c0:	03050106 	movweq	r0, #20742	; 0x5106
 1c4:	03040200 	movweq	r0, #16896	; 0x4200
 1c8:	0c052f06 	stceq	15, cr2, [r5], {6}
 1cc:	03040200 	movweq	r0, #16896	; 0x4200
 1d0:	0a050106 	beq	1405f0 <va_printk+0x140368>
 1d4:	03040200 	movweq	r0, #16896	; 0x4200
 1d8:	0017052e 	andseq	r0, r7, lr, lsr #10
 1dc:	06030402 	streq	r0, [r3], -r2, lsl #8
 1e0:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
 1e4:	05010603 	streq	r0, [r1, #-1539]	; 0xfffff9fd
 1e8:	05300602 	ldreq	r0, [r0, #-1538]!	; 0xfffff9fe
 1ec:	2e010609 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx9
 1f0:	30060205 	andcc	r0, r6, r5, lsl #4
 1f4:	13060105 	movwne	r0, #24837	; 0x6105
 1f8:	31064905 	tstcc	r6, r5, lsl #18
 1fc:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
 200:	0405a006 	streq	sl, [r5], #-6
 204:	03050106 	movweq	r0, #20742	; 0x5106
 208:	09052f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, sp}
 20c:	02050106 	andeq	r0, r5, #-2147483647	; 0x80000001
 210:	05133006 	ldreq	r3, [r3, #-6]
 214:	0501060b 	streq	r0, [r1, #-1547]	; 0xfffff9f5
 218:	06300602 	ldrteq	r0, [r0], -r2, lsl #12
 21c:	0604052e 	streq	r0, [r4], -lr, lsr #10
 220:	13152402 	tstne	r5, #33554432	; 0x2000000
 224:	01060f05 	tsteq	r6, r5, lsl #30
 228:	4a06052e 	bmi	1816e8 <va_printk+0x181460>
 22c:	4b060505 	blmi	181648 <va_printk+0x1813c0>
 230:	06090513 			; <UNDEFINED> instruction: 0x06090513
 234:	06050501 	streq	r0, [r5], -r1, lsl #10
 238:	060b052f 	streq	r0, [fp], -pc, lsr #10
 23c:	000d0510 	andeq	r0, sp, r0, lsl r5
 240:	2c010402 	cfstrscs	mvf0, [r1], {2}
 244:	02000405 	andeq	r0, r0, #83886080	; 0x5000000
 248:	34060104 	strcc	r0, [r6], #-260	; 0xfffffefc
 24c:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 250:	05130104 	ldreq	r0, [r3, #-260]	; 0xfffffefc
 254:	0402001b 	streq	r0, [r2], #-27	; 0xffffffe5
 258:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 25c:	04020007 	streq	r0, [r2], #-7
 260:	1805d601 	stmdane	r5, {r0, r9, sl, ip, lr, pc}
 264:	01040200 	mrseq	r0, R12_usr
 268:	000a052e 	andeq	r0, sl, lr, lsr #10
 26c:	4a010402 	bmi	4127c <va_printk+0x40ff4>
 270:	02000b05 	andeq	r0, r0, #5120	; 0x1400
 274:	2f060104 	svccs	0x00060104
 278:	02000e05 	andeq	r0, r0, #80	; 0x50
 27c:	2e060104 	adfcss	f0, f6, f4
 280:	02000405 	andeq	r0, r0, #83886080	; 0x5000000
 284:	062e0104 	strteq	r0, [lr], -r4, lsl #2
 288:	0606054b 	streq	r0, [r6], -fp, asr #10
 28c:	06050501 	streq	r0, [r5], -r1, lsl #10
 290:	060a052f 	streq	r0, [sl], -pc, lsr #10
 294:	4a070501 	bmi	1c16a0 <va_printk+0x1c1418>
 298:	030d052e 	movweq	r0, #54574	; 0xd52e
 29c:	054a2e76 	strbeq	r2, [sl, #-3702]	; 0xfffff18a
 2a0:	0d050d0b 	stceq	13, cr0, [r5, #-44]	; 0xffffffd4
 2a4:	01040200 	mrseq	r0, R12_usr
 2a8:	2e140306 	cdpcs	3, 1, cr0, cr4, cr6, {0}
 2ac:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
 2b0:	05130104 	ldreq	r0, [r3, #-260]	; 0xfffffefc
 2b4:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
 2b8:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 2bc:	0402002a 	streq	r0, [r2], #-42	; 0xffffffd6
 2c0:	16052e01 	strne	r2, [r5], -r1, lsl #28
 2c4:	01040200 	mrseq	r0, R12_usr
 2c8:	0014054a 	andseq	r0, r4, sl, asr #10
 2cc:	06010402 	streq	r0, [r1], -r2, lsl #8
 2d0:	000d054b 	andeq	r0, sp, fp, asr #10
 2d4:	06010402 	streq	r0, [r1], -r2, lsl #8
 2d8:	04020001 	streq	r0, [r2], #-1
 2dc:	2f064a01 	svccs	0x00064a01
 2e0:	01061205 	tsteq	r6, r5, lsl #4
 2e4:	060d054a 	streq	r0, [sp], -sl, asr #10
 2e8:	0612052f 	ldreq	r0, [r2], -pc, lsr #10
 2ec:	06190501 	ldreq	r0, [r9], -r1, lsl #10
 2f0:	0004054b 	andeq	r0, r4, fp, asr #10
 2f4:	03020402 	movweq	r0, #9218	; 0x2402
 2f8:	02000111 	andeq	r0, r0, #1073741828	; 0x40000004
 2fc:	05010204 	streq	r0, [r1, #-516]	; 0xfffffdfc
 300:	04020002 	streq	r0, [r2], #-2
 304:	09051502 	stmdbeq	r5, {r1, r8, sl, ip}
 308:	02040200 	andeq	r0, r4, #0, 4
 30c:	02000106 	andeq	r0, r0, #-2147483647	; 0x80000001
 310:	054a0204 	strbeq	r0, [sl, #-516]	; 0xfffffdfc
 314:	04020001 	streq	r0, [r2], #-1
 318:	04059f02 	streq	r9, [r5], #-3842	; 0xfffff0fe
 31c:	4a6e0306 	bmi	1b80f3c <va_printk+0x1b80cb4>
 320:	01060905 	tsteq	r6, r5, lsl #18
 324:	2f060405 	svccs	0x00060405
 328:	11060605 	tstne	r6, r5, lsl #12
 32c:	052f0405 	streq	r0, [pc, #-1029]!	; ffffff2f <va_printk+0xfffffca7>
 330:	2e63030b 	cdpcs	3, 6, cr0, cr3, cr11, {0}
 334:	02001905 	andeq	r1, r0, #81920	; 0x14000
 338:	03060104 	movweq	r0, #24836	; 0x6104
 33c:	1a052e24 	bne	14bbd4 <va_printk+0x14b94c>
 340:	01040200 	mrseq	r0, R12_usr
 344:	00280513 	eoreq	r0, r8, r3, lsl r5
 348:	06010402 	streq	r0, [r1], -r2, lsl #8
 34c:	00250501 	eoreq	r0, r5, r1, lsl #10
 350:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 354:	02001f05 	andeq	r1, r0, #5, 30
 358:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
 35c:	0402000b 	streq	r0, [r2], #-11
 360:	054b0601 	strbeq	r0, [fp, #-1537]	; 0xfffff9ff
 364:	04020004 	streq	r0, [r2], #-4
 368:	00010601 	andeq	r0, r1, r1, lsl #12
 36c:	4a010402 	bmi	4137c <va_printk+0x410f4>
 370:	01040200 	mrseq	r0, R12_usr
 374:	02004e06 	andeq	r4, r0, #96	; 0x60
 378:	00010104 	andeq	r0, r1, r4, lsl #2
 37c:	01010402 	tsteq	r1, r2, lsl #8
 380:	01040200 	mrseq	r0, R12_usr
 384:	04020001 	streq	r0, [r2], #-1
 388:	002e0601 	eoreq	r0, lr, r1, lsl #12
 38c:	66010402 	strvs	r0, [r1], -r2, lsl #8
 390:	01040200 	mrseq	r0, R12_usr
 394:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
 398:	054a0601 	strbeq	r0, [sl, #-1537]	; 0xfffff9ff
 39c:	7fa60348 	svcvc	0x00a60348
 3a0:	05052008 	streq	r2, [r5, #-8]
 3a4:	2e060113 	mcrcs	1, 0, r0, cr6, cr3, {0}
 3a8:	02040200 	andeq	r0, r4, #0, 4
 3ac:	02002e06 	andeq	r2, r0, #96	; 0x60
 3b0:	00010204 	andeq	r0, r1, r4, lsl #4
 3b4:	13020402 	movwne	r0, #9218	; 0x2402
 3b8:	02001105 	andeq	r1, r0, #1073741825	; 0x40000001
 3bc:	01060204 	tsteq	r6, r4, lsl #4
 3c0:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 3c4:	4b060204 	blmi	180bdc <va_printk+0x180954>
 3c8:	02000705 	andeq	r0, r0, #1310720	; 0x140000
 3cc:	01060204 	tsteq	r6, r4, lsl #4
 3d0:	4b060905 	blmi	1827ec <va_printk+0x182564>
 3d4:	01060e05 	tsteq	r6, r5, lsl #28
 3d8:	02004805 	andeq	r4, r0, #327680	; 0x50000
 3dc:	05620104 	strbeq	r0, [r2, #-260]!	; 0xfffffefc
 3e0:	04020005 	streq	r0, [r2], #-5
 3e4:	004b0601 	subeq	r0, fp, r1, lsl #12
 3e8:	01010402 	tsteq	r1, r2, lsl #8
 3ec:	01040200 	mrseq	r0, R12_usr
 3f0:	02009e06 	andeq	r9, r0, #96	; 0x60
 3f4:	002e0104 	eoreq	r0, lr, r4, lsl #2
 3f8:	06010402 	streq	r0, [r1], -r2, lsl #8
 3fc:	0340052e 	movteq	r0, #1326	; 0x52e
 400:	06d600e1 	ldrbeq	r0, [r6], r1, ror #1
 404:	06020501 	streq	r0, [r2], -r1, lsl #10
 408:	061e059f 			; <UNDEFINED> instruction: 0x061e059f
 40c:	2e120501 	cfmul32cs	mvfx0, mvfx2, mvfx1
 410:	2f060505 	svccs	0x00060505
 414:	05140205 	ldreq	r0, [r4, #-517]	; 0xfffffdfb
 418:	05010609 	streq	r0, [r1, #-1545]	; 0xfffff9f7
 41c:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 420:	08051302 	stmdaeq	r5, {r1, r8, r9, ip}
 424:	02050d06 	andeq	r0, r5, #384	; 0x180
 428:	06040533 			; <UNDEFINED> instruction: 0x06040533
 42c:	060f054c 	streq	r0, [pc], -ip, asr #10
 430:	2e090501 	cfsh32cs	mvfx0, mvfx9, #1
 434:	2c060805 	stccs	8, cr0, [r6], {5}
 438:	2e060205 	cdpcs	2, 0, cr0, cr6, cr5, {0}
 43c:	02000d05 	andeq	r0, r0, #320	; 0x140
 440:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
 444:	054b0603 	strbeq	r0, [fp, #-1539]	; 0xfffff9fd
 448:	05010605 	streq	r0, [r1, #-1541]	; 0xfffff9fb
 44c:	054d0608 	strbeq	r0, [sp, #-1544]	; 0xfffff9f8
 450:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 454:	04052e0a 	streq	r2, [r5], #-3594	; 0xfffff1f6
 458:	09052f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, sp}
 45c:	04050106 	streq	r0, [r5], #-262	; 0xfffffefa
 460:	07052f06 	streq	r2, [r5, -r6, lsl #30]
 464:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
 468:	05300604 	ldreq	r0, [r0, #-1540]!	; 0xfffff9fc
 46c:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 470:	13300604 	teqne	r0, #4, 12	; 0x400000
 474:	060d0514 			; <UNDEFINED> instruction: 0x060d0514
 478:	06090510 			; <UNDEFINED> instruction: 0x06090510
 47c:	06120530 			; <UNDEFINED> instruction: 0x06120530
 480:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 484:	05660905 	strbeq	r0, [r6, #-2309]!	; 0xfffff6fb
 488:	054b0605 	strbeq	r0, [fp, #-1541]	; 0xfffff9fb
 48c:	05010612 	streq	r0, [r1, #-1554]	; 0xfffff9ee
 490:	0b052e16 	bleq	14bcf0 <va_printk+0x14ba68>
 494:	0605052e 	streq	r0, [r5], -lr, lsr #10
 498:	0608052f 	streq	r0, [r8], -pc, lsr #10
 49c:	04052e01 	streq	r2, [r5], #-3585	; 0xfffff1ff
 4a0:	4a013006 	bmi	4c4c0 <va_printk+0x4c238>
 4a4:	02001501 	andeq	r1, r0, #4194304	; 0x400000
 4a8:	36020104 	strcc	r0, [r2], -r4, lsl #2
 4ac:	0402000f 	streq	r0, [r2], #-15
 4b0:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 4b4:	05d60104 	ldrbeq	r0, [r6, #260]	; 0x104
 4b8:	01133411 	tsteq	r3, r1, lsl r4
 4bc:	02040200 	andeq	r0, r4, #0, 4
 4c0:	0200ba06 	andeq	fp, r0, #24576	; 0x6000
 4c4:	ba060304 	blt	1810dc <va_printk+0x180e54>
 4c8:	03040200 	movweq	r0, #16896	; 0x4200
 4cc:	04020001 	streq	r0, [r2], #-1
 4d0:	15051403 	strne	r1, [r5, #-1027]	; 0xfffffbfd
 4d4:	03040200 	movweq	r0, #16896	; 0x4200
 4d8:	11050106 	tstne	r5, r6, lsl #2
 4dc:	03040200 	movweq	r0, #16896	; 0x4200
 4e0:	1a052f06 	bne	14c100 <va_printk+0x14be78>
 4e4:	03040200 	movweq	r0, #16896	; 0x4200
 4e8:	11050106 	tstne	r5, r6, lsl #2
 4ec:	03040200 	movweq	r0, #16896	; 0x4200
 4f0:	0200d706 	andeq	sp, r0, #1572864	; 0x180000
 4f4:	00130304 	andseq	r0, r3, r4, lsl #6
 4f8:	14030402 	strne	r0, [r3], #-1026	; 0xfffffbfe
 4fc:	03040200 	movweq	r0, #16896	; 0x4200
 500:	04020067 	streq	r0, [r2], #-103	; 0xffffff99
 504:	14056803 	strne	r6, [r5], #-2051	; 0xfffff7fd
 508:	03040200 	movweq	r0, #16896	; 0x4200
 50c:	13050106 	movwne	r0, #20742	; 0x5106
 510:	03040200 	movweq	r0, #16896	; 0x4200
 514:	06180582 	ldreq	r0, [r8], -r2, lsl #11
 518:	061b054e 	ldreq	r0, [fp], -lr, asr #10
 51c:	821a0501 	andshi	r0, sl, #4194304	; 0x400000
 520:	4b060905 	blmi	18293c <va_printk+0x1826b4>
 524:	01060d05 	tsteq	r6, r5, lsl #26
 528:	0609052e 	streq	r0, [r9], -lr, lsr #10
 52c:	05ba06f3 	ldreq	r0, [sl, #1779]!	; 0x6f3
 530:	05300615 	ldreq	r0, [r0, #-1557]!	; 0xfffff9eb
 534:	05010618 	streq	r0, [r1, #-1560]	; 0xfffff9e8
 538:	19056617 	stmdbne	r5, {r0, r1, r2, r4, r9, sl, sp, lr}
 53c:	15054b06 	strne	r4, [r5, #-2822]	; 0xfffff4fa
 540:	666f0306 	strbtvs	r0, [pc], -r6, lsl #6
 544:	48061105 	stmdami	r6, {r0, r2, r8, ip}
 548:	0905d601 	stmdbeq	r5, {r0, r9, sl, ip, lr, pc}
 54c:	052e0b03 	streq	r0, [lr, #-2819]!	; 0xfffff4fd
 550:	2e01060d 	cfmadd32cs	mvax0, mvfx0, mvfx1, mvfx13
 554:	f3060905 	vmls.i8	d0, d6, d5
 558:	1505ba06 	strne	fp, [r5, #-2566]	; 0xfffff5fa
 55c:	03062f06 	movweq	r2, #28422	; 0x6f06
 560:	19056675 	stmdbne	r5, {r0, r2, r4, r5, r6, r9, sl, sp, lr}
 564:	4a130306 	bmi	4c1184 <va_printk+0x4c0efc>
 568:	03061505 	movweq	r1, #25861	; 0x6505
 56c:	0306666d 	movweq	r6, #26221	; 0x666d
 570:	ba014a15 	blt	52dcc <va_printk+0x52b44>
 574:	05052e06 	streq	r2, [r5, #-3590]	; 0xfffff1fa
 578:	9e011a06 	vmlals.f32	s2, s2, s12
 57c:	010e032e 	tsteq	lr, lr, lsr #6
 580:	01060905 	tsteq	r6, r5, lsl #18
 584:	08060505 	stmdaeq	r6, {r0, r2, r8, sl}
 588:	03040575 	movweq	r0, #17781	; 0x4575
 58c:	07050118 	smladeq	r5, r8, r1, r0
 590:	04050106 	streq	r0, [r5], #-262	; 0xfffffefa
 594:	05053106 	streq	r3, [r5, #-262]	; 0xfffffefa
 598:	052e6703 	streq	r6, [lr, #-1795]!	; 0xfffff8fd
 59c:	0501061c 	streq	r0, [r1, #-1564]	; 0xfffff9e4
 5a0:	05058209 	streq	r8, [r5, #-521]	; 0xfffffdf7
 5a4:	0531f306 	ldreq	pc, [r1, #-774]!	; 0xfffffcfa
 5a8:	0501061c 	streq	r0, [r1, #-1564]	; 0xfffff9e4
 5ac:	05058209 	streq	r8, [r5, #-521]	; 0xfffffdf7
 5b0:	0530f306 	ldreq	pc, [r0, #-774]!	; 0xfffffcfa
 5b4:	0501061b 	streq	r0, [r1, #-1563]	; 0xfffff9e5
 5b8:	05058209 	streq	r8, [r5, #-521]	; 0xfffffdf7
 5bc:	0530f306 	ldreq	pc, [r0, #-774]!	; 0xfffffcfa
 5c0:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 5c4:	30830605 	addcc	r0, r3, r5, lsl #12
 5c8:	01060905 	tsteq	r6, r5, lsl #18
 5cc:	08060505 	stmdaeq	r6, {r0, r2, r8, sl}
 5d0:	30110575 	andscc	r0, r1, r5, ror r5
 5d4:	01062205 	tsteq	r6, r5, lsl #4
 5d8:	4b060505 	blmi	1819f4 <va_printk+0x18176c>
 5dc:	05831105 	streq	r1, [r3, #261]	; 0x105
 5e0:	9e018305 	cdpls	3, 0, cr8, cr1, cr5, {0}
 5e4:	060e0535 			; <UNDEFINED> instruction: 0x060e0535
 5e8:	2e0a0501 	cfsh32cs	mvfx0, mvfx10, #1
 5ec:	04052d06 	streq	r2, [r5], #-3334	; 0xfffff2fa
 5f0:	13050106 	movwne	r0, #20742	; 0x5106
 5f4:	01040200 	mrseq	r0, R12_usr
 5f8:	0010054a 	andseq	r0, r0, sl, asr #10
 5fc:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 600:	01040200 	mrseq	r0, R12_usr
 604:	06020566 	streq	r0, [r2], -r6, ror #10
 608:	06070516 			; <UNDEFINED> instruction: 0x06070516
 60c:	06020501 	streq	r0, [r2], -r1, lsl #10
 610:	0601054b 	streq	r0, [r1], -fp, asr #10
 614:	1e026613 	mcrne	6, 0, r6, cr2, cr3, {0}
 618:	Address 0x0000000000000618 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69647369 	stmdbvs	r4!, {r0, r3, r5, r6, r8, r9, ip, sp, lr}^
   4:	00746967 	rsbseq	r6, r4, r7, ror #18
   8:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
   c:	745f3436 	ldrbvc	r3, [pc], #-1078	; 14 <.debug_str+0x14>
  10:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 18 <.debug_str+0x18>
  14:	2f636269 	svccs	0x00636269
  18:	702d6176 	eorvc	r6, sp, r6, ror r1
  1c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  20:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  24:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  28:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  2c:	70720074 	rsbsvc	r0, r2, r4, ror r0
  30:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  34:	61686374 	smcvs	34356	; 0x8634
  38:	61760072 	cmnvs	r6, r2, ror r0
  3c:	73696c5f 	cmnvc	r9, #24320	; 0x5f00
  40:	5f5f0074 	svcpl	0x005f0074
  44:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  48:	6174735f 	cmnvs	r4, pc, asr r3
  4c:	5f5f7472 	svcpl	0x005f7472
  50:	625f5f00 	subsvs	r5, pc, #0, 30
  54:	735f7373 	cmpvc	pc, #-872415231	; 0xcc000001
  58:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  5c:	77005f5f 	smlsdvc	r0, pc, pc, r5	; <UNPREDICTABLE>
  60:	68746469 	ldmdavs	r4!, {r0, r3, r5, r6, sl, sp, lr}^
  64:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  68:	6f6c2067 	svcvs	0x006c2067
  6c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  70:	5f00746e 	svcpl	0x0000746e
  74:	5f61765f 	svcpl	0x0061765f
  78:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
  7c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  80:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  84:	5f5f0074 	svcpl	0x005f0074
  88:	434e5546 	movtmi	r5, #58694	; 0xe546
  8c:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
  90:	63005f5f 	movwvs	r5, #3935	; 0xf5f
  94:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  98:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  9c:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  a0:	61645f5f 	cmnvs	r4, pc, asr pc
  a4:	655f6174 	ldrbvs	r6, [pc, #-372]	; ffffff38 <va_printk+0xfffffcb0>
  a8:	5f5f646e 	svcpl	0x005f646e
  ac:	736e7500 	cmnvc	lr, #0, 10
  b0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  b4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  b8:	70007261 	andvc	r7, r0, r1, ror #4
  bc:	5f637475 	svcpl	0x00637475
  c0:	5f007066 	svcpl	0x00007066
  c4:	7373625f 	cmnvc	r3, #-268435451	; 0xf0000005
  c8:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  cc:	5f005f5f 	svcpl	0x00005f5f
  d0:	6165685f 	cmnvs	r5, pc, asr r8
  d4:	74735f70 	ldrbtvc	r5, [r3], #-3952	; 0xfffff090
  d8:	5f747261 	svcpl	0x00747261
  dc:	6973005f 	ldmdbvs	r3!, {r0, r1, r2, r3, r4, r6}^
  e0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  e4:	61686320 	cmnvs	r8, r0, lsr #6
  e8:	6f6c0072 	svcvs	0x006c0072
  ec:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  f0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  f4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  f8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  fc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 100:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 104:	5f323374 	svcpl	0x00323374
 108:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
 10c:	75006b74 	strvc	r6, [r0, #-2932]	; 0xfffff48c
 110:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 114:	2064656e 	rsbcs	r6, r4, lr, ror #10
 118:	00746e69 	rsbseq	r6, r4, r9, ror #28
 11c:	73677261 	cmnvc	r7, #268435462	; 0x10000006
 120:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 124:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 128:	74756f5f 	ldrbtvc	r6, [r5], #-3935	; 0xfffff0a1
 12c:	00747570 	rsbseq	r7, r4, r0, ror r5
 130:	5f746d66 	svcpl	0x00746d66
 134:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 138:	74730074 	ldrbtvc	r0, [r3], #-116	; 0xffffff8c
 13c:	00747261 	rsbseq	r7, r4, r1, ror #4
 140:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 144:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 148:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 14c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 150:	5f00746e 	svcpl	0x0000746e
 154:	0070615f 	rsbseq	r6, r0, pc, asr r1
 158:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 15c:	72747300 	rsbsvc	r7, r4, #0, 6
 160:	00746163 	rsbseq	r6, r4, r3, ror #2
 164:	63727473 	cmnvs	r2, #1929379840	; 0x73000000
 168:	6e007970 			; <UNDEFINED> instruction: 0x6e007970
 16c:	705f6765 	subsvc	r6, pc, r5, ror #14
 170:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 174:	006b746e 	rsbeq	r7, fp, lr, ror #8
 178:	20554e47 	subscs	r4, r5, r7, asr #28
 17c:	20393943 	eorscs	r3, r9, r3, asr #18
 180:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 184:	30322031 	eorscc	r2, r2, r1, lsr r0
 188:	30313931 	eorscc	r3, r1, r1, lsr r9
 18c:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 190:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 194:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 198:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 19c:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 1a0:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 1a4:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 1a8:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 1ac:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 1b0:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 1b4:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 1b8:	205d3939 	subscs	r3, sp, r9, lsr r9
 1bc:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 1c0:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 1c4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1c8:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 1cc:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1d0:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 1d4:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 1d8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1dc:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 1e0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1e4:	6f6c666d 	svcvs	0x006c666d
 1e8:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 1ec:	733d6962 	teqvc	sp, #1605632	; 0x188000
 1f0:	2074666f 	rsbscs	r6, r4, pc, ror #12
 1f4:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1f8:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1fc:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 200:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 204:	7a6b3676 	bvc	1acdbe4 <va_printk+0x1acd95c>
 208:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 20c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 210:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 214:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 218:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 21c:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 220:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 224:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 228:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 22c:	635f5f00 	cmpvs	pc, #0, 30
 230:	5f65646f 	svcpl	0x0065646f
 234:	5f646e65 	svcpl	0x00646e65
 238:	6d65005f 	stclvs	0, cr0, [r5, #-380]!	; 0xfffffe84
 23c:	70007469 	andvc	r7, r0, r9, ror #8
 240:	5f737475 	svcpl	0x00737475
 244:	6c007066 	stcvs	0, cr7, [r0], {102}	; 0x66
 248:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 24c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 250:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 254:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 258:	76657200 	strbtvc	r7, [r5], -r0, lsl #4
 25c:	65737265 	ldrbvs	r7, [r3, #-613]!	; 0xfffffd9b
 260:	5f617600 	svcpl	0x00617600
 264:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 268:	73006b74 	movwvc	r6, #2932	; 0xb74
 26c:	6d637274 	sfmvs	f7, 2, [r3, #-464]!	; 0xfffffe30
 270:	5f5f0070 	svcpl	0x005f0070
 274:	61746164 	cmnvs	r4, r4, ror #2
 278:	6174735f 	cmnvs	r4, pc, asr r3
 27c:	5f5f7472 	svcpl	0x005f7472
 280:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
 284:	5f63756e 	svcpl	0x0063756e
 288:	6c5f6176 	ldfvse	f6, [pc], {118}	; 0x76
 28c:	00747369 	rsbseq	r7, r4, r9, ror #6
 290:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 294:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
 298:	2f616e6e 	svccs	0x00616e6e
 29c:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
 2a0:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
 2a4:	63532f73 	cmpvs	r3, #460	; 0x1cc
 2a8:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; 110 <.debug_str+0x110>
 2ac:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; 1f8 <.debug_str+0x1f8>
 2b0:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
 2b4:	6e754a2f 	vaddvs.f32	s9, s10, s31
 2b8:	2f726f69 	svccs	0x00726f69
 2bc:	2f323253 	svccs	0x00323253
 2c0:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 2c4:	2f584c30 	svccs	0x00584c30
 2c8:	6f63796d 	svcvs	0x0063796d
 2cc:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; 144 <.debug_str+0x144>
 2d0:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 2d4:	705f5f00 	subsvc	r5, pc, r0, lsl #30
 2d8:	5f676f72 	svcpl	0x00676f72
 2dc:	5f646e65 	svcpl	0x00646e65
 2e0:	756e005f 	strbvc	r0, [lr, #-95]!	; 0xffffffa1
 2e4:	7300316d 	movwvc	r3, #365	; 0x16d
 2e8:	636e7274 	cmnvs	lr, #116, 4	; 0x40000007
 2ec:	6200706d 	andvs	r7, r0, #109, 0	; 0x6d
 2f0:	00657361 	rsbeq	r7, r5, r1, ror #6
 2f4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 2f8:	705f6465 	subsvc	r6, pc, r5, ror #8
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <va_printk+0x80a368>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000024 	andeq	r0, r0, r4, lsr #32
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000000 	andeq	r0, r0, r0
  38:	00000038 	andeq	r0, r0, r8, lsr r0
  3c:	00000038 	andeq	r0, r0, r8, lsr r0
  40:	00000024 	andeq	r0, r0, r4, lsr #32
  44:	00000000 	andeq	r0, r0, r0
  48:	00000070 	andeq	r0, r0, r0, ror r0
  4c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
  50:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xfffff1be
  54:	86048505 	strhi	r8, [r4], -r5, lsl #10
  58:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
  5c:	600e4201 	andvs	r4, lr, r1, lsl #4
  60:	0e0a9a02 	vmlaeq.f32	s18, s20, s4
  64:	000b4214 	andeq	r4, fp, r4, lsl r2
  68:	00000014 	andeq	r0, r0, r4, lsl r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	00000224 	andeq	r0, r0, r4, lsr #4
  74:	00000064 	andeq	r0, r0, r4, rrx
  78:	8e040e54 	mcrhi	14, 0, r0, cr4, cr4, {2}
  7c:	100e4201 	andne	r4, lr, r1, lsl #4
  80:	0000002c 	andeq	r0, r0, ip, lsr #32
  84:	00000000 	andeq	r0, r0, r0
  88:	00000288 	andeq	r0, r0, r8, lsl #5
  8c:	000004b8 			; <UNDEFINED> instruction: 0x000004b8
  90:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
  94:	86088509 	strhi	r8, [r8], -r9, lsl #10
  98:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
  9c:	8a048905 	bhi	1224b8 <va_printk+0x122230>
  a0:	8e028b03 	vmlahi.f64	d8, d2, d3
  a4:	b80e4201 	stmdalt	lr, {r0, r9, lr}
  a8:	02380302 	eorseq	r0, r8, #134217728	; 0x8000000
  ac:	0000240e 	andeq	r2, r0, lr, lsl #8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <va_printk+0x12cd5a4>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <va_printk+0x461a8>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


asm-helpers.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <asm_not_reached_helper>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0000 	str	r0, [sp]
   c:	e3a03004 	mov	r3, #4, 0
  10:	e59f200c 	ldr	r2, [pc, #12]	; 24 <asm_not_reached_helper+0x24>
  14:	e59f100c 	ldr	r1, [pc, #12]	; 28 <asm_not_reached_helper+0x28>
  18:	e59f000c 	ldr	r0, [pc, #12]	; 2c <asm_not_reached_helper+0x2c>
  1c:	ebfffffe 	bl	0 <printk>
  20:	ebfffffe 	bl	0 <clean_reboot>
	...
  2c:	0000001c 	andeq	r0, r0, ip, lsl r0

00000030 <asm_not_implemented_helper>:
  30:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  34:	e24dd00c 	sub	sp, sp, #12, 0
  38:	e58d0000 	str	r0, [sp]
  3c:	e3a03007 	mov	r3, #7, 0
  40:	e59f200c 	ldr	r2, [pc, #12]	; 54 <asm_not_implemented_helper+0x24>
  44:	e59f100c 	ldr	r1, [pc, #12]	; 58 <asm_not_implemented_helper+0x28>
  48:	e59f000c 	ldr	r0, [pc, #12]	; 5c <asm_not_implemented_helper+0x2c>
  4c:	ebfffffe 	bl	0 <printk>
  50:	ebfffffe 	bl	0 <clean_reboot>
  54:	00000018 	andeq	r0, r0, r8, lsl r0
  58:	00000000 	andeq	r0, r0, r0
  5c:	00000048 	andeq	r0, r0, r8, asr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	2d6d7361 	stclcs	3, cr7, [sp, #-388]!	; 0xfffffe7c
  10:	706c6568 	rsbvc	r6, ip, r8, ror #10
  14:	2e737265 	cdpcs	2, 7, cr7, cr3, cr5, {3}
  18:	00000063 	andeq	r0, r0, r3, rrx
  1c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  20:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  24:	3a73253a 	bcc	1cc9514 <asm_not_implemented_helper+0x1cc94e4>
  28:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  2c:	736f706d 	cmnvc	pc, #109, 0	; 0x6d
  30:	6c626973 			; <UNDEFINED> instruction: 0x6c626973
  34:	72203a65 	eorvc	r3, r0, #413696	; 0x65000
  38:	68636165 	stmdavs	r3!, {r0, r2, r5, r6, r8, sp, lr}^
  3c:	70206465 	eorvc	r6, r0, r5, ror #8
  40:	78253d63 	stmdavc	r5!, {r0, r1, r5, r6, r8, sl, fp, ip, sp}
  44:	00000a0a 	andeq	r0, r0, sl, lsl #20
  48:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  4c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  50:	3a73253a 	bcc	1cc9540 <asm_not_implemented_helper+0x1cc9510>
  54:	753a6425 	ldrvc	r6, [sl, #-1061]!	; 0xfffffbdb
  58:	706d696e 	rsbvc	r6, sp, lr, ror #18
  5c:	656d656c 	strbvs	r6, [sp, #-1388]!	; 0xfffffa94
  60:	6465746e 	strbtvs	r7, [r5], #-1134	; 0xfffffb92
  64:	6370203a 	cmnvs	r0, #58, 0	; 0x3a
  68:	0a78253d 	beq	1e09564 <asm_not_implemented_helper+0x1e09534>
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3941>:
   0:	5f6d7361 	svcpl	0x006d7361
   4:	5f746f6e 	svcpl	0x00746f6e
   8:	63616572 	cmnvs	r1, #478150656	; 0x1c800000
   c:	5f646568 	svcpl	0x00646568
  10:	706c6568 	rsbvc	r6, ip, r8, ror #10
  14:	00007265 	andeq	r7, r0, r5, ror #4

00000018 <__FUNCTION__.3945>:
  18:	5f6d7361 	svcpl	0x006d7361
  1c:	5f746f6e 	svcpl	0x00746f6e
  20:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
  24:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
  28:	5f646574 	svcpl	0x00646574
  2c:	706c6568 	rsbvc	r6, ip, r8, ror #10
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001fa 	strdeq	r0, [r0], -sl
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000155 	andeq	r0, r0, r5, asr r1
  10:	00001b0c 	andeq	r1, r0, ip, lsl #22
  14:	0000d700 	andeq	sp, r0, r0, lsl #14
  18:	00000000 	andeq	r0, r0, r0
  1c:	00006000 	andeq	r6, r0, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	99070403 	stmdbls	r7, {r0, r1, sl}
  30:	03000000 	movweq	r0, #0
  34:	01490601 	cmpeq	r9, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00012105 	andeq	r2, r1, r5, lsl #2
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000140 	andeq	r0, r0, r0, asr #2
  48:	bd050803 	stclt	8, cr0, [r5, #-12]
  4c:	03000000 	movweq	r0, #0
  50:	00670801 	rsbeq	r0, r7, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005407 	andeq	r5, r0, r7, lsl #8
  5c:	01370400 	teqeq	r7, r0, lsl #8
  60:	34030000 	strcc	r0, [r3], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	00000042 	andeq	r0, r0, r2, asr #32
  70:	a6070803 	strge	r0, [r7], -r3, lsl #16
  74:	05000000 	streq	r0, [r0, #-0]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	cb070000 	blgt	1c0008 <asm_not_implemented_helper+0x1bffd8>
  88:	02000000 	andeq	r0, r0, #0, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010300 	stmdaeq	r1, {r8, r9}
  b0:	0000011c 	andeq	r0, r0, ip, lsl r1
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	01320700 	teqeq	r2, r0, lsl #14
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	00000000 	andeq	r0, r0, r0
  d0:	30060601 	andcc	r0, r6, r1, lsl #12
  d4:	30000000 	andcc	r0, r0, r0
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	0001439c 	muleq	r1, ip, r3
  e0:	63700b00 	cmnvs	r0, #0, 22
  e4:	2a060100 	bcs	1804ec <asm_not_implemented_helper+0x1804bc>
  e8:	0000005d 	andeq	r0, r0, sp, asr r0
  ec:	00000006 	andeq	r0, r0, r6
  f0:	00000000 	andeq	r0, r0, r0
  f4:	0000750c 	andeq	r7, r0, ip, lsl #10
  f8:	00015300 	andeq	r5, r1, r0, lsl #6
  fc:	18030500 	stmdane	r3, {r8, sl}
 100:	0d000000 	stceq	0, cr0, [r0, #-0]
 104:	00000050 	andeq	r0, r0, r0, asr r0
 108:	000001e5 	andeq	r0, r0, r5, ror #3
 10c:	00000139 	andeq	r0, r0, r9, lsr r1
 110:	0550010e 	ldrbeq	r0, [r0, #-270]	; 0xfffffef2
 114:	00004803 	andeq	r4, r0, r3, lsl #16
 118:	51010e00 	tstpl	r1, r0, lsl #28
 11c:	00000305 	andeq	r0, r0, r5, lsl #6
 120:	010e0000 	mrseq	r0, (UNDEF: 14)
 124:	18030552 	stmdane	r3, {r1, r4, r6, r8, sl}
 128:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 12c:	37015301 	strcc	r5, [r1, -r1, lsl #6]
 130:	007d020e 	rsbseq	r0, sp, lr, lsl #4
 134:	5001f303 	andpl	pc, r1, r3, lsl #6
 138:	00540f00 	subseq	r0, r4, r0, lsl #30
 13c:	01f10000 	mvnseq	r0, r0
 140:	10000000 	andne	r0, r0, r0
 144:	000000b4 	strheq	r0, [r0], -r4
 148:	00000153 	andeq	r0, r0, r3, asr r1
 14c:	00002c11 	andeq	r2, r0, r1, lsl ip
 150:	09001a00 	stmdbeq	r0, {r9, fp, ip}
 154:	00000143 	andeq	r0, r0, r3, asr #2
 158:	0000820a 	andeq	r8, r0, sl, lsl #4
 15c:	06030100 	streq	r0, [r3], -r0, lsl #2
 160:	00000000 	andeq	r0, r0, r0
 164:	00000030 	andeq	r0, r0, r0, lsr r0
 168:	01d09c01 	bicseq	r9, r0, r1, lsl #24
 16c:	700b0000 	andvc	r0, fp, r0
 170:	03010063 	movweq	r0, #4195	; 0x1063
 174:	00005d26 	andeq	r5, r0, r6, lsr #26
 178:	00003900 	andeq	r3, r0, r0, lsl #18
 17c:	00003300 	andeq	r3, r0, r0, lsl #6
 180:	00750c00 	rsbseq	r0, r5, r0, lsl #24
 184:	01e00000 	mvneq	r0, r0
 188:	03050000 	movweq	r0, #20480	; 0x5000
 18c:	00000000 	andeq	r0, r0, r0
 190:	0000200d 	andeq	r2, r0, sp
 194:	0001e500 	andeq	lr, r1, r0, lsl #10
 198:	0001c600 	andeq	ip, r1, r0, lsl #12
 19c:	50010e00 	andpl	r0, r1, r0, lsl #28
 1a0:	001c0305 	andseq	r0, ip, r5, lsl #6
 1a4:	010e0000 	mrseq	r0, (UNDEF: 14)
 1a8:	00030551 	andeq	r0, r3, r1, asr r5
 1ac:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 1b0:	03055201 	movweq	r5, #20993	; 0x5201
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	0153010e 	cmpeq	r3, lr, lsl #2
 1bc:	7d020e34 	stcvc	14, cr0, [r2, #-208]	; 0xffffff30
 1c0:	01f30300 	mvnseq	r0, r0, lsl #6
 1c4:	240f0050 	strcs	r0, [pc], #-80	; 8 <.debug_info+0x8>
 1c8:	f1000000 	cps	#0
 1cc:	00000001 	andeq	r0, r0, r1
 1d0:	0000b410 	andeq	fp, r0, r0, lsl r4
 1d4:	0001e000 	andeq	lr, r1, r0
 1d8:	002c1100 	eoreq	r1, ip, r0, lsl #2
 1dc:	00160000 	andseq	r0, r6, r0
 1e0:	0001d009 	andeq	sp, r1, r9
 1e4:	012b1200 			; <UNDEFINED> instruction: 0x012b1200
 1e8:	012b0000 			; <UNDEFINED> instruction: 0x012b0000
 1ec:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 1f0:	00351206 	eorseq	r1, r5, r6, lsl #4
 1f4:	00350000 	eorseq	r0, r5, r0
 1f8:	6e020000 	cdpvs	0, 0, cr0, cr2, cr0, {0}
 1fc:	Address 0x00000000000001fc is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <asm_not_implemented_helper+0x2c007c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <asm_not_implemented_helper+0xe83810>
  30:	0b390b3b 	bleq	e42d24 <asm_not_implemented_helper+0xe42cf4>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <asm_not_implemented_helper+0x380c24>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <asm_not_implemented_helper+0xec2d34>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	06120111 			; <UNDEFINED> instruction: 0x06120111
  80:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  84:	00130119 	andseq	r0, r3, r9, lsl r1
  88:	00050b00 	andeq	r0, r5, r0, lsl #22
  8c:	0b3a0803 	bleq	e820a0 <asm_not_implemented_helper+0xe82070>
  90:	0b390b3b 	bleq	e42d84 <asm_not_implemented_helper+0xe42d54>
  94:	17021349 	strne	r1, [r2, -r9, asr #6]
  98:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  9c:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a0:	13490e03 	movtne	r0, #40451	; 0x9e03
  a4:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  a8:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
  ac:	11010182 	smlabbne	r1, r2, r1, r0
  b0:	01133101 	tsteq	r3, r1, lsl #2
  b4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  b8:	0001828a 	andeq	r8, r1, sl, lsl #5
  bc:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  c0:	0f000018 	svceq	0x00000018
  c4:	00018289 	andeq	r8, r1, r9, lsl #5
  c8:	13310111 	teqne	r1, #1073741828	; 0x40000004
  cc:	01100000 	tsteq	r0, r0
  d0:	01134901 	tsteq	r3, r1, lsl #18
  d4:	11000013 	tstne	r0, r3, lsl r0
  d8:	13490021 	movtne	r0, #36897	; 0x9021
  dc:	00000b2f 	andeq	r0, r0, pc, lsr #22
  e0:	3f002e12 	svccc	0x00002e12
  e4:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  e8:	3a0e030e 	bcc	380d28 <asm_not_implemented_helper+0x380cf8>
  ec:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f0:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00300000 	eorseq	r0, r0, r0
   8:	004c0000 	subeq	r0, ip, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00004c50 	andeq	r4, r0, r0, asr ip
  14:	00004f00 	andeq	r4, r0, r0, lsl #30
  18:	7d000200 	sfmvc	f0, 4, [r0, #-0]
  1c:	00004f00 	andeq	r4, r0, r0, lsl #30
  20:	00006000 	andeq	r6, r0, r0
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
	...
  3c:	00001c00 	andeq	r1, r0, r0, lsl #24
  40:	50000100 	andpl	r0, r0, r0, lsl #2
  44:	0000001c 	andeq	r0, r0, ip, lsl r0
  48:	0000001f 	andeq	r0, r0, pc, lsl r0
  4c:	007d0002 	rsbseq	r0, sp, r2
  50:	0000001f 	andeq	r0, r0, pc, lsl r0
  54:	00000030 	andeq	r0, r0, r0, lsr r0
  58:	01f30004 	mvnseq	r0, r4
  5c:	00009f50 	andeq	r9, r0, r0, asr pc
  60:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000060 	andeq	r0, r0, r0, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000011a 	andeq	r0, r0, sl, lsl r1
   4:	00ec0003 	rsceq	r0, ip, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <asm_not_implemented_helper+0xffffff04>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
  78:	636f6c2f 	cmnvs	pc, #12032	; 0x2f00
  7c:	432f6c61 			; <UNDEFINED> instruction: 0x432f6c61
  80:	616c6c65 	cmnvs	ip, r5, ror #24
  84:	72612f72 	rsbvc	r2, r1, #456	; 0x1c8
  88:	6f6e2d6d 	svcvs	0x006e2d6d
  8c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  90:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  94:	2d392f39 	ldccs	15, cr2, [r9, #-228]!	; 0xffffff1c
  98:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  9c:	632d3471 			; <UNDEFINED> instruction: 0x632d3471
  a0:	37303173 			; <UNDEFINED> instruction: 0x37303173
  a4:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  a8:	63672f62 	cmnvs	r7, #392	; 0x188
  ac:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  b0:	6f6e2d6d 	svcvs	0x006e2d6d
  b4:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  b8:	2f696261 	svccs	0x00696261
  bc:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  c0:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  c4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  c8:	61000065 	tstvs	r0, r5, rrx
  cc:	682d6d73 	stmdavs	sp!, {r0, r1, r4, r5, r6, r8, sl, fp, sp, lr}
  d0:	65706c65 	ldrbvs	r6, [r0, #-3173]!	; 0xfffff39b
  d4:	632e7372 			; <UNDEFINED> instruction: 0x632e7372
  d8:	00000100 	andeq	r0, r0, r0, lsl #2
  dc:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  e0:	00020068 	andeq	r0, r2, r8, rrx
  e4:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
  e8:	2d746e69 	ldclcs	14, cr6, [r4, #-420]!	; 0xfffffe5c
  ec:	2e636367 	cdpcs	3, 6, cr6, cr3, cr7, {3}
  f0:	00030068 	andeq	r0, r3, r8, rrx
  f4:	2a050000 	bcs	1400fc <asm_not_implemented_helper+0x1400cc>
  f8:	00020500 	andeq	r0, r2, r0, lsl #10
  fc:	14000000 	strne	r0, [r0], #-0
 100:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 104:	06014b06 	streq	r4, [r1], -r6, lsl #22
 108:	052e069e 	streq	r0, [lr, #-1694]!	; 0xfffff962
 10c:	0106842e 	tsteq	r6, lr, lsr #8
 110:	4b060505 	blmi	18152c <asm_not_implemented_helper+0x1814fc>
 114:	069e0601 	ldreq	r0, [lr], r1, lsl #12
 118:	0008022e 	andeq	r0, r8, lr, lsr #4
 11c:	Address 0x000000000000011c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f6d7361 	svcpl	0x006d7361
   4:	5f746f6e 	svcpl	0x00746f6e
   8:	6c706d69 	ldclvs	13, cr6, [r0], #-420	; 0xfffffe5c
   c:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
  10:	5f646574 	svcpl	0x00646574
  14:	706c6568 	rsbvc	r6, ip, r8, ror #10
  18:	2e007265 	cdpcs	2, 0, cr7, cr0, cr5, {3}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	612f6372 			; <UNDEFINED> instruction: 0x612f6372
  28:	682d6d73 	stmdavs	sp!, {r0, r1, r4, r5, r6, r8, sl, fp, sp, lr}
  2c:	65706c65 	ldrbvs	r6, [r0, #-3173]!	; 0xfffff39b
  30:	632e7372 			; <UNDEFINED> instruction: 0x632e7372
  34:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  38:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
  3c:	6f6f6265 	svcvs	0x006f6265
  40:	6f6c0074 	svcvs	0x006c0074
  44:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	00746e69 	rsbseq	r6, r4, r9, ror #28
  54:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  58:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  5c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  60:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  64:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  68:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  6c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  70:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  74:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  78:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  7c:	5f4e4f49 	svcpl	0x004e4f49
  80:	7361005f 	cmnvc	r1, #95, 0	; 0x5f
  84:	6f6e5f6d 	svcvs	0x006e5f6d
  88:	65725f74 	ldrbvs	r5, [r2, #-3956]!	; 0xfffff08c
  8c:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
  90:	65685f64 	strbvs	r5, [r8, #-3940]!	; 0xfffff09c
  94:	7265706c 	rsbvc	r7, r5, #108, 0	; 0x6c
  98:	736e7500 	cmnvc	lr, #0, 10
  9c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  a4:	6f6c0074 	svcvs	0x006c0074
  a8:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  ac:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  b4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  b8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  bc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  c0:	6f6c2067 	svcvs	0x006c2067
  c4:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  c8:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  cc:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  d0:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  d4:	2f007261 	svccs	0x00007261
  d8:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  dc:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  e0:	442f616e 	strtmi	r6, [pc], #-366	; e8 <.debug_str+0xe8>
  e4:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  e8:	73746e65 	cmnvc	r4, #1616	; 0x650
  ec:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  f0:	2f6c6f6f 	svccs	0x006c6f6f
  f4:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  f8:	2f656765 	svccs	0x00656765
  fc:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
 100:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
 104:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
 108:	30343253 	eorscc	r3, r4, r3, asr r2
 10c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffffe4 <asm_not_implemented_helper+0xffffffb4>
 110:	646f6379 	strbtvs	r6, [pc], #-889	; 118 <.debug_str+0x118>
 114:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
 118:	00697062 	rsbeq	r7, r9, r2, rrx
 11c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 120:	6f687300 	svcvs	0x00687300
 124:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 128:	7000746e 	andvc	r7, r0, lr, ror #8
 12c:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 130:	7570006b 	ldrbvc	r0, [r0, #-107]!	; 0xffffff95
 134:	75006b74 	strvc	r6, [r0, #-2932]	; 0xfffff48c
 138:	33746e69 	cmncc	r4, #1680	; 0x690
 13c:	00745f32 	rsbseq	r5, r4, r2, lsr pc
 140:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 144:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 148:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 14c:	2064656e 	rsbcs	r6, r4, lr, ror #10
 150:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 154:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 158:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 15c:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 160:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 164:	31393130 	teqcc	r9, r0, lsr r1
 168:	20353230 	eorscs	r3, r5, r0, lsr r2
 16c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 170:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 174:	415b2029 	cmpmi	fp, r9, lsr #32
 178:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 17c:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 180:	6172622d 	cmnvs	r2, sp, lsr #4
 184:	2068636e 	rsbcs	r6, r8, lr, ror #6
 188:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 18c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 190:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 194:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 198:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 19c:	613d7570 	teqvs	sp, r0, ror r5
 1a0:	31316d72 	teqcc	r1, r2, ror sp
 1a4:	7a6a3637 	bvc	1a8da88 <asm_not_implemented_helper+0x1a8da58>
 1a8:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1ac:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 1b0:	613d656e 	teqvs	sp, lr, ror #10
 1b4:	31316d72 	teqcc	r1, r2, ror sp
 1b8:	7a6a3637 	bvc	1a8da9c <asm_not_implemented_helper+0x1a8da6c>
 1bc:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1c0:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 1c4:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 1c8:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 1cc:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 1d0:	616d2d20 	cmnvs	sp, r0, lsr #26
 1d4:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1d8:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1dc:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1e0:	6b36766d 	blvs	d9db9c <asm_not_implemented_helper+0xd9db6c>
 1e4:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1e8:	20626467 	rsbcs	r6, r2, r7, ror #8
 1ec:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1f0:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1f4:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1f8:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1fc:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 200:	61747365 	cmnvs	r4, r5, ror #6
 204:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 208:	Address 0x0000000000000208 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <asm_not_implemented_helper+0x80a5c0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000030 	andeq	r0, r0, r0, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000030 	andeq	r0, r0, r0, lsr r0
  34:	00000030 	andeq	r0, r0, r0, lsr r0
  38:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  3c:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <asm_not_implemented_helper+0x12cd7fc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <asm_not_implemented_helper+0x46400>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


cache-flush.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <flush_all_caches>:
   0:	e3a00000 	mov	r0, #0, 0
   4:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
   8:	ee070fd5 	mcr	15, 0, r0, cr7, cr5, {6}
   c:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  10:	ee070f95 	mcr	15, 0, r0, cr7, cr5, {4}
  14:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <flush_all_caches+0x168d82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


cache.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <enable_cache>:
   0:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
   4:	e3833b06 	orr	r3, r3, #6144	; 0x1800
   8:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
   c:	e12fff1e 	bx	lr

00000010 <disable_cache>:
  10:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
  14:	e3c33b06 	bic	r3, r3, #6144	; 0x1800
  18:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
  1c:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000010a 	andeq	r0, r0, sl, lsl #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000fa 	strdeq	r0, [r0], -sl
  10:	0001af0c 	andeq	sl, r1, ip, lsl #30
  14:	00007f00 	andeq	r7, r0, r0, lsl #30
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	41070403 	tstmi	r7, r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	00ee0601 	rsceq	r0, lr, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000c905 	andeq	ip, r0, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000e5 	andeq	r0, r0, r5, ror #1
  48:	65050803 	strvs	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	000e0801 	andeq	r0, lr, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002e07 	andeq	r2, r0, r7, lsl #28
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	4e070803 	cdpmi	8, 0, cr0, cr7, cr3, {0}
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	73060000 	movwvc	r0, #24576	; 0x6000
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000c4 	andeq	r0, r0, r4, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00e00600 	rsceq	r0, r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	10060c01 	andne	r0, r6, r1, lsl #24
  c8:	10000000 	andne	r0, r0, r0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0000e89c 	muleq	r0, ip, r8
  d4:	00720a00 	rsbseq	r0, r2, r0, lsl #20
  d8:	2c0e0d01 	stccs	13, cr0, [lr], {1}
  dc:	06000000 	streq	r0, [r0], -r0
	...
  e8:	0000d30b 	andeq	sp, r0, fp, lsl #6
  ec:	06030100 	streq	r0, [r3], -r0, lsl #2
  f0:	00000000 	andeq	r0, r0, r0
  f4:	00000010 	andeq	r0, r0, r0, lsl r0
  f8:	720a9c01 	andvc	r9, sl, #256	; 0x100
  fc:	0e040100 	adfeqs	f0, f4, f0
 100:	0000002c 	andeq	r0, r0, ip, lsr #32
 104:	0000003b 	andeq	r0, r0, fp, lsr r0
 108:	00000035 	andeq	r0, r0, r5, lsr r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <disable_cache+0x2c009c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <disable_cache+0xec2d20>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <disable_cache+0x2ce894>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	340a0000 	strcc	r0, [sl], #-0
  7c:	3a080300 	bcc	200c84 <disable_cache+0x200c74>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  90:	03193f01 	tsteq	r9, #1, 30
  94:	3b0b3a0e 	blcc	2ce8d4 <disable_cache+0x2ce8c4>
  98:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  9c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  a0:	97184006 	ldrls	r4, [r8, -r6]
  a4:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	00140000 	andseq	r0, r4, r0
   8:	00140000 	andseq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001453 	andeq	r1, r0, r3, asr r4
  14:	00001800 	andeq	r1, r0, r0, lsl #16
  18:	73000700 	movwvc	r0, #1792	; 0x700
  1c:	efff0b00 	svc	0x00ff0b00
  20:	00189f1a 	andseq	r9, r8, sl, lsl pc
  24:	00200000 	eoreq	r0, r0, r0
  28:	00010000 	andeq	r0, r1, r0
  2c:	00000053 	andeq	r0, r0, r3, asr r0
  30:	00000000 	andeq	r0, r0, r0
  34:	01010000 	mrseq	r0, (UNDEF: 1)
  38:	04000000 	streq	r0, [r0], #-0
  3c:	04000000 	streq	r0, [r0], #-0
  40:	01000000 	mrseq	r0, (UNDEF: 0)
  44:	00045300 	andeq	r5, r4, r0, lsl #6
  48:	00080000 	andeq	r0, r8, r0
  4c:	00070000 	andeq	r0, r7, r0
  50:	000a0073 	andeq	r0, sl, r3, ror r0
  54:	089f2110 	ldmeq	pc, {r4, r8, sp}	; <UNPREDICTABLE>
  58:	10000000 	andne	r0, r0, r0
  5c:	01000000 	mrseq	r0, (UNDEF: 0)
  60:	00005300 	andeq	r5, r0, r0, lsl #6
  64:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000c1 	andeq	r0, r0, r1, asr #1
   4:	00800003 	addeq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <disable_cache+0xffffff24>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	63616300 	cmnvs	r1, #0, 6
  78:	632e6568 			; <UNDEFINED> instruction: 0x632e6568
  7c:	00000100 	andeq	r0, r0, r0, lsl #2
  80:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  84:	00020068 	andeq	r0, r2, r8, rrx
  88:	19050000 	stmdbne	r5, {}	; <UNPREDICTABLE>
  8c:	00020500 	andeq	r0, r2, r0, lsl #10
  90:	14000000 	strne	r0, [r0], #-0
  94:	13130505 	tstne	r3, #20971520	; 0x1400000
  98:	132f0205 			; <UNDEFINED> instruction: 0x132f0205
  9c:	01060405 	tsteq	r6, r5, lsl #8
  a0:	2f060505 	svccs	0x00060505
  a4:	2f060105 	svccs	0x00060105
  a8:	31061a05 	tstcc	r6, r5, lsl #20
  ac:	13130505 	tstne	r3, #20971520	; 0x1400000
  b0:	13300205 	teqne	r0, #1342177280	; 0x50000000
  b4:	01060405 	tsteq	r6, r5, lsl #8
  b8:	2f060505 	svccs	0x00060505
  bc:	2f060105 	svccs	0x00060105
  c0:	01000202 	tsteq	r0, r2, lsl #4
  c4:	Address 0x00000000000000c4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	61736964 	cmnvs	r3, r4, ror #18
   4:	5f656c62 	svcpl	0x00656c62
   8:	68636163 	stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^
   c:	6e750065 	cdpvs	0, 7, cr0, cr5, cr5, {3}
  10:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  14:	63206465 			; <UNDEFINED> instruction: 0x63206465
  18:	00726168 	rsbseq	r6, r2, r8, ror #2
  1c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  20:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  24:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  28:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  2c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  30:	2074726f 	rsbscs	r7, r4, pc, ror #4
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	736e7500 	cmnvc	lr, #0, 10
  44:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  48:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  4c:	6f6c0074 	svcvs	0x006c0074
  50:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  54:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  58:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  5c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  68:	6f6c2067 	svcvs	0x006c2067
  6c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  70:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  74:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  78:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  7c:	2f007261 	svccs	0x00007261
  80:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  84:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  88:	442f616e 	strtmi	r6, [pc], #-366	; 90 <.debug_str+0x90>
  8c:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  90:	73746e65 	cmnvc	r4, #1616	; 0x650
  94:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  98:	2f6c6f6f 	svccs	0x006c6f6f
  9c:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  a0:	2f656765 	svccs	0x00656765
  a4:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  a8:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  ac:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  b0:	30343253 	eorscc	r3, r4, r3, asr r2
  b4:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff8c <disable_cache+0xffffff7c>
  b8:	646f6379 	strbtvs	r6, [pc], #-889	; c0 <.debug_str+0xc0>
  bc:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  c0:	00697062 	rsbeq	r7, r9, r2, rrx
  c4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  c8:	6f687300 	svcvs	0x00687300
  cc:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  d0:	6500746e 	strvs	r7, [r0, #-1134]	; 0xfffffb92
  d4:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  d8:	61635f65 	cmnvs	r3, r5, ror #30
  dc:	00656863 	rsbeq	r6, r5, r3, ror #16
  e0:	6b747570 	blvs	1d1d6a8 <disable_cache+0x1d1d698>
  e4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  e8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  ec:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  f0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  f4:	61686320 	cmnvs	r8, r0, lsr #6
  f8:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  fc:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 100:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 104:	20312e32 	eorscs	r2, r1, r2, lsr lr
 108:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 10c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 110:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 114:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 118:	5b202965 	blpl	80a6b4 <disable_cache+0x80a6a4>
 11c:	2f4d5241 	svccs	0x004d5241
 120:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 124:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 128:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 12c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 130:	6f697369 	svcvs	0x00697369
 134:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 138:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 13c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 140:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 144:	316d7261 	cmncc	sp, r1, ror #4
 148:	6a363731 	bvs	d8de14 <disable_cache+0xd8de04>
 14c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 150:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 154:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 158:	316d7261 	cmncc	sp, r1, ror #4
 15c:	6a363731 	bvs	d8de28 <disable_cache+0xd8de18>
 160:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 164:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 168:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 16c:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 170:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 174:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 178:	206d7261 	rsbcs	r7, sp, r1, ror #4
 17c:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 180:	613d6863 	teqvs	sp, r3, ror #16
 184:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 188:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 18c:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 190:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 194:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 198:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 19c:	20393975 	eorscs	r3, r9, r5, ror r9
 1a0:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1a4:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1a8:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1ac:	2e00676e 	cdpcs	7, 0, cr6, cr0, cr14, {3}
 1b0:	6174732f 	cmnvs	r4, pc, lsr #6
 1b4:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 1b8:	632f6372 			; <UNDEFINED> instruction: 0x632f6372
 1bc:	65686361 	strbvs	r6, [r8, #-865]!	; 0xfffffc9f
 1c0:	Address 0x00000000000001c0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <disable_cache+0x80a5e0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000010 	andeq	r0, r0, r0, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000010 	andeq	r0, r0, r0, lsl r0
  2c:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <disable_cache+0x12cd81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <disable_cache+0x46420>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


clean-reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <clean_reboot>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f3018 	ldr	r3, [pc, #24]	; 24 <clean_reboot+0x24>
   8:	e5933000 	ldr	r3, [r3]
   c:	e59f0014 	ldr	r0, [pc, #20]	; 28 <clean_reboot+0x28>
  10:	e12fff33 	blx	r3
  14:	ebfffffe 	bl	0 <uart_flush_tx>
  18:	e3a0000a 	mov	r0, #10, 0
  1c:	ebfffffe 	bl	0 <delay_ms>
  20:	ebfffffe 	bl	0 <rpi_reboot>
	...

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	454e4f44 	strbmi	r4, [lr, #-3908]	; 0xfffff0bc
   4:	0a212121 	beq	848490 <clean_reboot+0x848490>
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000012f 	andeq	r0, r0, pc, lsr #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000129 	andeq	r0, r0, r9, lsr #2
  10:	0000780c 	andeq	r7, r0, ip, lsl #16
  14:	0000ad00 	andeq	sl, r0, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	00002c00 	andeq	r2, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	54070403 	strpl	r0, [r7], #-1027	; 0xfffffbfd
  30:	03000000 	movweq	r0, #0
  34:	011d0601 	tsteq	sp, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000f705 	andeq	pc, r0, r5, lsl #14
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000106 	andeq	r0, r0, r6, lsl #2
  48:	93050803 	movwls	r0, #22531	; 0x5803
  4c:	03000000 	movweq	r0, #0
  50:	000b0801 	andeq	r0, fp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004107 	andeq	r4, r0, r7, lsl #2
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000002f 	andeq	r0, r0, pc, lsr #32
  64:	61070803 	tstvs	r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	a1060000 	mrsge	r0, (UNDEF: 6)
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000f2 	strdeq	r0, [r0], -r2
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01010600 	tsteq	r1, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000022 	andeq	r0, r0, r2, lsr #32
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	2c000000 	stccs	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	00010e9c 	muleq	r1, ip, lr
  d4:	00140a00 	andseq	r0, r4, r0, lsl #20
  d8:	00e80000 	rsceq	r0, r8, r0
  dc:	010b0000 	mrseq	r0, (UNDEF: 11)
  e0:	00030550 	andeq	r0, r3, r0, asr r5
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000180c 	andeq	r1, r0, ip, lsl #16
  ec:	00010e00 	andeq	r0, r1, r0, lsl #28
  f0:	00200d00 	eoreq	r0, r0, r0, lsl #26
  f4:	011a0000 	tsteq	sl, r0
  f8:	01040000 	mrseq	r0, (UNDEF: 4)
  fc:	010b0000 	mrseq	r0, (UNDEF: 11)
 100:	003a0150 	eorseq	r0, sl, r0, asr r1
 104:	0000240c 	andeq	r2, r0, ip, lsl #8
 108:	00012600 	andeq	r2, r1, r0, lsl #12
 10c:	0f0e0000 	svceq	0x000e0000
 110:	0f000001 	svceq	0x00000001
 114:	02000001 	andeq	r0, r0, #1, 0
 118:	190e064d 	stmdbne	lr, {r0, r2, r3, r6, r9, sl}
 11c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
 120:	02000000 	andeq	r0, r0, #0, 0
 124:	000e0658 	andeq	r0, lr, r8, asr r6
 128:	00000000 	andeq	r0, r0, r0
 12c:	02000000 	andeq	r0, r0, #0, 0
 130:	Address 0x0000000000000130 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <clean_reboot+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <clean_reboot+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <clean_reboot+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	19018719 	stmdbne	r1, {r0, r3, r4, r8, r9, sl, pc}
  70:	06120111 			; <UNDEFINED> instruction: 0x06120111
  74:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  78:	00130119 	andseq	r0, r3, r9, lsl r1
  7c:	82890a00 	addhi	r0, r9, #0, 20
  80:	01110101 	tsteq	r1, r1, lsl #2
  84:	00001301 	andeq	r1, r0, r1, lsl #6
  88:	01828a0b 	orreq	r8, r2, fp, lsl #20
  8c:	91180200 	tstls	r8, r0, lsl #4
  90:	00001842 	andeq	r1, r0, r2, asr #16
  94:	0182890c 	orreq	r8, r2, ip, lsl #18
  98:	31011100 	mrscc	r1, (UNDEF: 17)
  9c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  a0:	01018289 	smlabbeq	r1, r9, r2, r8
  a4:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a8:	00001301 	andeq	r1, r0, r1, lsl #6
  ac:	3f002e0e 	svccc	0x00002e0e
  b0:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  b4:	3a0e030e 	bcc	380cf4 <clean_reboot+0x380cf4>
  b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  bc:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000002c 	andeq	r0, r0, ip, lsr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a2 	andeq	r0, r0, r2, lsr #1
   4:	00870003 	addeq	r0, r7, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <clean_reboot+0xffffff34>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  78:	722d6e61 	eorvc	r6, sp, #1552	; 0x610
  7c:	6f6f6265 	svcvs	0x006f6265
  80:	00632e74 	rsbeq	r2, r3, r4, ror lr
  84:	72000001 	andvc	r0, r0, #1, 0
  88:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  8c:	00000200 	andeq	r0, r0, r0, lsl #4
  90:	00190500 	andseq	r0, r9, r0, lsl #10
  94:	00000205 	andeq	r0, r0, r5, lsl #4
  98:	05150000 	ldreq	r0, [r5, #-0]
  9c:	2f832f05 	svccs	0x00832f05
  a0:	0006024b 	andeq	r0, r6, fp, asr #4
  a4:	Address 0x00000000000000a4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	7500746f 	strvc	r7, [r0, #-1135]	; 0xfffffb91
   c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  10:	2064656e 	rsbcs	r6, r4, lr, ror #10
  14:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  18:	6c656400 	cfstrdvs	mvd6, [r5], #-0
  1c:	6d5f7961 	vldrvs.16	s15, [pc, #-194]	; ffffff62 <clean_reboot+0xffffff62>	; <UNPREDICTABLE>
  20:	6c630073 	stclvs	0, cr0, [r3], #-460	; 0xfffffe34
  24:	5f6e6165 	svcpl	0x006e6165
  28:	6f626572 	svcvs	0x00626572
  2c:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  30:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  34:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  38:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  3c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  40:	6f687300 	svcvs	0x00687300
  44:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	00746e69 	rsbseq	r6, r4, r9, ror #28
  54:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  58:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  5c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  60:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  64:	6f6c2067 	svcvs	0x006c2067
  68:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  6c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  70:	2064656e 	rsbcs	r6, r4, lr, ror #10
  74:	00746e69 	rsbseq	r6, r4, r9, ror #28
  78:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
  7c:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  80:	2f637273 	svccs	0x00637273
  84:	61656c63 	cmnvs	r5, r3, ror #24
  88:	65722d6e 	ldrbvs	r2, [r2, #-3438]!	; 0xfffff292
  8c:	746f6f62 	strbtvc	r6, [pc], #-3938	; 94 <.debug_str+0x94>
  90:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
  94:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  98:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  9c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a0:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  a4:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  a8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  ac:	73552f00 	cmpvc	r5, #0, 30
  b0:	2f737265 	svccs	0x00737265
  b4:	616e6e61 	cmnvs	lr, r1, ror #28
  b8:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  bc:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  c0:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  c4:	6f6f6863 	svcvs	0x006f6863
  c8:	6f432f6c 	svcvs	0x00432f6c
  cc:	67656c6c 	strbvs	r6, [r5, -ip, ror #24]!
  d0:	754a2f65 	strbvc	r2, [sl, #-3941]	; 0xfffff09b
  d4:	726f696e 	rsbvc	r6, pc, #1802240	; 0x1b8000
  d8:	3232532f 	eorscc	r5, r2, #-1140850688	; 0xbc000000
  dc:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
  e0:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
  e4:	63796d2f 	cmnvs	r9, #3008	; 0xbc0
  e8:	2f65646f 	svccs	0x0065646f
  ec:	7062696c 	rsbvc	r6, r2, ip, ror #18
  f0:	68630069 	stmdavs	r3!, {r0, r3, r5, r6}^
  f4:	73007261 	movwvc	r7, #609	; 0x261
  f8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  fc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 100:	74757000 	ldrbtvc	r7, [r5], #-0
 104:	6f6c006b 	svcvs	0x006c006b
 108:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 10c:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 110:	5f747261 	svcpl	0x00747261
 114:	73756c66 	cmnvc	r5, #26112	; 0x6600
 118:	78745f68 	ldmdavc	r4!, {r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 11c:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 120:	2064656e 	rsbcs	r6, r4, lr, ror #10
 124:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 128:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 12c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 130:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 134:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 138:	31393130 	teqcc	r9, r0, lsr r1
 13c:	20353230 	eorscs	r3, r5, r0, lsr r2
 140:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 144:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 148:	415b2029 	cmpmi	fp, r9, lsr #32
 14c:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 150:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 154:	6172622d 	cmnvs	r2, sp, lsr #4
 158:	2068636e 	rsbcs	r6, r8, lr, ror #6
 15c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 160:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 164:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 168:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 16c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 170:	613d7570 	teqvs	sp, r0, ror r5
 174:	31316d72 	teqcc	r1, r2, ror sp
 178:	7a6a3637 	bvc	1a8da5c <clean_reboot+0x1a8da5c>
 17c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 180:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 184:	613d656e 	teqvs	sp, lr, ror #10
 188:	31316d72 	teqcc	r1, r2, ror sp
 18c:	7a6a3637 	bvc	1a8da70 <clean_reboot+0x1a8da70>
 190:	20732d66 	rsbscs	r2, r3, r6, ror #26
 194:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 198:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 19c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 1a0:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 1a4:	616d2d20 	cmnvs	sp, r0, lsr #26
 1a8:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1ac:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1b0:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1b4:	6b36766d 	blvs	d9db70 <clean_reboot+0xd9db70>
 1b8:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1bc:	20626467 	rsbcs	r6, r2, r7, ror #8
 1c0:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1c4:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1c8:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1cc:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1d0:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1d4:	61747365 	cmnvs	r4, r5, ror #6
 1d8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1dc:	Address 0x00000000000001dc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <clean_reboot+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000002c 	andeq	r0, r0, ip, lsr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <clean_reboot+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <clean_reboot+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


cstart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_cstart>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <custom_loader>
   8:	e59f3024 	ldr	r3, [pc, #36]	; 34 <_cstart+0x34>
   c:	e59f2024 	ldr	r2, [pc, #36]	; 38 <_cstart+0x38>
  10:	e1530002 	cmp	r3, r2
  14:	33a02000 	movcc	r2, #0, 0
  18:	34832004 	strcc	r2, [r3], #4
  1c:	3afffffa 	bcc	c <_cstart+0xc>
  20:	ebfffffe 	bl	0 <uart_init>
  24:	e3a03001 	mov	r3, #1, 0
  28:	ee0f3f1c 	mcr	15, 0, r3, cr15, cr12, {0}
  2c:	ebfffffe 	bl	0 <notmain>
  30:	ebfffffe 	bl	0 <clean_reboot>
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000189 	andeq	r0, r0, r9, lsl #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000143 	andeq	r0, r0, r3, asr #2
  10:	0000760c 	andeq	r7, r0, ip, lsl #12
  14:	0000d500 	andeq	sp, r0, r0, lsl #10
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	97070403 	strls	r0, [r7, -r3, lsl #8]
  30:	03000000 	movweq	r0, #0
  34:	01370601 	teqeq	r7, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00011f05 	andeq	r1, r1, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000012e 	andeq	r0, r0, lr, lsr #2
  48:	bb050803 	bllt	142014 <_cstart+0x142014>
  4c:	03000000 	movweq	r0, #0
  50:	00280801 	eoreq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005507 	andeq	r5, r0, r7, lsl #10
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000043 	andeq	r0, r0, r3, asr #32
  64:	a4070803 	strge	r0, [r7], #-2051	; 0xfffff7fd
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	c9060000 	stmdbgt	r6, {}	; <UNPREDICTABLE>
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	0000011a 	andeq	r0, r0, sl, lsl r1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01290600 			; <UNDEFINED> instruction: 0x01290600
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000000e 	andeq	r0, r0, lr
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001549c 	muleq	r1, ip, r4
  d4:	00000600 	andeq	r0, r0, r0, lsl #12
  d8:	05010000 	streq	r0, [r1, #-0]
  dc:	00002510 	andeq	r2, r0, r0, lsl r5
  e0:	008b0600 	addeq	r0, fp, r0, lsl #12
  e4:	05010000 	streq	r0, [r1, #-0]
  e8:	0000251f 	andeq	r2, r0, pc, lsl r5
  ec:	01f80a00 	mvnseq	r0, r0, lsl #20
  f0:	06010000 	streq	r0, [r1], -r0
  f4:	73620b07 	cmnvc	r2, #7168	; 0x1c00
  f8:	0a010073 	beq	402cc <_cstart+0x402cc>
  fc:	0001540a 	andeq	r5, r1, sl, lsl #8
 100:	00000600 	andeq	r0, r0, r0, lsl #12
 104:	00000000 	andeq	r0, r0, r0
 108:	00160c00 	andseq	r0, r6, r0, lsl #24
 10c:	0b010000 	bleq	40114 <_cstart+0x40114>
 110:	0001540a 	andeq	r5, r1, sl, lsl #8
 114:	00240d00 	eoreq	r0, r4, r0, lsl #26
 118:	00080000 	andeq	r0, r8, r0
 11c:	012f0000 			; <UNDEFINED> instruction: 0x012f0000
 120:	690e0000 	stmdbvs	lr, {}	; <UNPREDICTABLE>
 124:	1401006e 	strne	r0, [r1], #-110	; 0xffffff92
 128:	00002c05 	andeq	r2, r0, r5, lsl #24
 12c:	0f000100 	svceq	0x00000100
 130:	00000008 	andeq	r0, r0, r8
 134:	0000015a 	andeq	r0, r0, sl, asr r1
 138:	0000240f 	andeq	r2, r0, pc, lsl #8
 13c:	00016700 	andeq	r6, r1, r0, lsl #14
 140:	00300f00 	eorseq	r0, r0, r0, lsl #30
 144:	01730000 	cmneq	r3, r0
 148:	340f0000 	strcc	r0, [pc], #-0	; 8 <.debug_info+0x8>
 14c:	80000000 	andhi	r0, r0, r0
 150:	00000001 	andeq	r0, r0, r1
 154:	00250407 	eoreq	r0, r5, r7, lsl #8
 158:	68100000 	ldmdavs	r0, {}	; <UNPREDICTABLE>
 15c:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
 160:	02000000 	andeq	r0, r0, #0, 0
 164:	11060133 	tstne	r6, r3, lsr r1
 168:	0000001e 	andeq	r0, r0, lr, lsl r0
 16c:	0000001e 	andeq	r0, r0, lr, lsl r0
 170:	10063b02 	andne	r3, r6, r2, lsl #22
 174:	000001f8 	strdeq	r0, [r0], -r8
 178:	000001f8 	strdeq	r0, [r0], -r8
 17c:	06010702 	streq	r0, [r1], -r2, lsl #14
 180:	00003611 	andeq	r3, r0, r1, lsl r6
 184:	00003600 	andeq	r3, r0, r0, lsl #12
 188:	066e0200 	strbteq	r0, [lr], -r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <_cstart+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <_cstart+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <_cstart+0x2ce8a4>
  68:	110b390b 	tstne	fp, fp, lsl #18
  6c:	40061201 	andmi	r1, r6, r1, lsl #4
  70:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  74:	00001301 	andeq	r1, r0, r1, lsl #6
  78:	3f002e0a 	svccc	0x00002e0a
  7c:	3a0e0319 	bcc	380ce8 <_cstart+0x380ce8>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	3c19270b 	ldccc	7, cr2, [r9], {11}
  88:	0b000019 	bleq	f4 <.debug_abbrev+0xf4>
  8c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  90:	0b3b0b3a 	bleq	ec2d80 <_cstart+0xec2d80>
  94:	13490b39 	movtne	r0, #39737	; 0x9b39
  98:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  9c:	0c000017 	stceq	0, cr0, [r0], {23}
  a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  a4:	0b3b0b3a 	bleq	ec2d94 <_cstart+0xec2d94>
  a8:	13490b39 	movtne	r0, #39737	; 0x9b39
  ac:	0b0d0000 	bleq	3400b4 <_cstart+0x3400b4>
  b0:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  b4:	00130106 	andseq	r0, r3, r6, lsl #2
  b8:	00340e00 	eorseq	r0, r4, r0, lsl #28
  bc:	0b3a0803 	bleq	e820d0 <_cstart+0xe820d0>
  c0:	0b390b3b 	bleq	e42db4 <_cstart+0xe42db4>
  c4:	0b1c1349 	bleq	704df0 <_cstart+0x704df0>
  c8:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
  cc:	11000182 	smlabbne	r0, r2, r1, r0
  d0:	00133101 	andseq	r3, r3, r1, lsl #2
  d4:	002e1000 	eoreq	r1, lr, r0
  d8:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  dc:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
  e4:	00000b39 	andeq	r0, r0, r9, lsr fp
  e8:	3f002e11 	svccc	0x00002e11
  ec:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
  f0:	3a0e030e 	bcc	380d30 <_cstart+0x380d30>
  f4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  f8:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00010100 	andeq	r0, r1, r0, lsl #2
   4:	000c0000 	andeq	r0, ip, r0
   8:	00140000 	andseq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00001453 	andeq	r1, r0, r3, asr r4
  14:	00001c00 	andeq	r1, r0, r0, lsl #24
  18:	73000300 	movwvc	r0, #768	; 0x300
  1c:	001c9f04 	andseq	r9, ip, r4, lsl #30
  20:	00230000 	eoreq	r0, r3, r0
  24:	00010000 	andeq	r0, r1, r0
  28:	00000053 	andeq	r0, r0, r3, asr r0
  2c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000bc 	strheq	r0, [r0], -ip
   4:	00810003 	addeq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <_cstart+0xffffff34>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	74736300 	ldrbtvc	r6, [r3], #-768	; 0xfffffd00
  78:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  7c:	00010063 	andeq	r0, r1, r3, rrx
  80:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  84:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  88:	05000000 	streq	r0, [r0, #-0]
  8c:	02050010 	andeq	r0, r5, #16, 0
  90:	00000000 	andeq	r0, r0, r0
  94:	2f050515 	svccs	0x00050515
  98:	05130205 	ldreq	r0, [r3, #-517]	; 0xfffffdfb
  9c:	13301405 	teqne	r0, #83886080	; 0x5000000
  a0:	060a0514 			; <UNDEFINED> instruction: 0x060a0514
  a4:	0531060f 	ldreq	r0, [r1, #-1551]!	; 0xfffff9f1
  a8:	10054b09 	andne	r4, r5, r9, lsl #22
  ac:	054a0106 	strbeq	r0, [sl, #-262]	; 0xfffffefa
  b0:	32300605 	eorscc	r0, r0, #5242880	; 0x500000
  b4:	144a0101 	strbne	r0, [sl], #-257	; 0xfffffeff
  b8:	022f0205 	eoreq	r0, pc, #1342177280	; 0x50000000
  bc:	01010006 	tsteq	r1, r6

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	73625f5f 	cmnvc	r2, #380	; 0x17c
   4:	74735f73 	ldrbtvc	r5, [r3], #-3955	; 0xfffff08d
   8:	5f747261 	svcpl	0x00747261
   c:	635f005f 	cmpvs	pc, #95, 0	; 0x5f
  10:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  14:	73620074 	cmnvc	r2, #116, 0	; 0x74
  18:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
  1c:	61750064 	cmnvs	r5, r4, rrx
  20:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  24:	0074696e 	rsbseq	r6, r4, lr, ror #18
  28:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  2c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  30:	61686320 	cmnvs	r8, r0, lsr #6
  34:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  38:	5f6e6165 	svcpl	0x006e6165
  3c:	6f626572 	svcvs	0x00626572
  40:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  44:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  48:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  4c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  50:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  54:	6f687300 	svcvs	0x00687300
  58:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  5c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  60:	2064656e 	rsbcs	r6, r4, lr, ror #10
  64:	00746e69 	rsbseq	r6, r4, r9, ror #28
  68:	74737563 	ldrbtvc	r7, [r3], #-1379	; 0xfffffa9d
  6c:	6c5f6d6f 	mrrcvs	13, 6, r6, pc, cr15	; <UNPREDICTABLE>
  70:	6564616f 	strbvs	r6, [r4, #-367]!	; 0xfffffe91
  74:	2f2e0072 	svccs	0x002e0072
  78:	66617473 			; <UNDEFINED> instruction: 0x66617473
  7c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  80:	73632f63 	cmnvc	r3, #396	; 0x18c
  84:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  88:	5f00632e 	svcpl	0x0000632e
  8c:	7373625f 	cmnvc	r3, #-268435451	; 0xf0000005
  90:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  94:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  98:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  9c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  a0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  a4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a8:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  ac:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  b0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  b4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  b8:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  bc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  cc:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  d0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d4:	73552f00 	cmpvc	r5, #0, 30
  d8:	2f737265 	svccs	0x00737265
  dc:	616e6e61 	cmnvs	lr, r1, ror #28
  e0:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  e4:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  e8:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  ec:	6f6f6863 	svcvs	0x006f6863
  f0:	6f432f6c 	svcvs	0x00432f6c
  f4:	67656c6c 	strbvs	r6, [r5, -ip, ror #24]!
  f8:	754a2f65 	strbvc	r2, [sl, #-3941]	; 0xfffff09b
  fc:	726f696e 	rsbvc	r6, pc, #1802240	; 0x1b8000
 100:	3232532f 	eorscc	r5, r2, #-1140850688	; 0xbc000000
 104:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
 108:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
 10c:	63796d2f 	cmnvs	r9, #3008	; 0xbc0
 110:	2f65646f 	svccs	0x0065646f
 114:	7062696c 	rsbvc	r6, r2, ip, ror #18
 118:	68630069 	stmdavs	r3!, {r0, r3, r5, r6}^
 11c:	73007261 	movwvc	r7, #609	; 0x261
 120:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 124:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 128:	74757000 	ldrbtvc	r7, [r5], #-0
 12c:	6f6c006b 	svcvs	0x006c006b
 130:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 134:	7300746e 	movwvc	r7, #1134	; 0x46e
 138:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 13c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 140:	47007261 	strmi	r7, [r0, -r1, ror #4]
 144:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 148:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 14c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 150:	31303220 	teqcc	r0, r0, lsr #4
 154:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 158:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 15c:	61656c65 	cmnvs	r5, r5, ror #24
 160:	20296573 	eorcs	r6, r9, r3, ror r5
 164:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 168:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 16c:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 170:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 174:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 178:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 17c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 180:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 184:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 188:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 18c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 190:	36373131 			; <UNDEFINED> instruction: 0x36373131
 194:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 198:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 19c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 1a0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1a4:	36373131 			; <UNDEFINED> instruction: 0x36373131
 1a8:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 1ac:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 1b0:	616f6c66 	cmnvs	pc, r6, ror #24
 1b4:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 1b8:	6f733d69 	svcvs	0x00733d69
 1bc:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 1c0:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 1c4:	616d2d20 	cmnvs	sp, r0, lsr #26
 1c8:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 1cc:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 1d0:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 1d4:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 1d8:	4f2d2062 	svcmi	0x002d2062
 1dc:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 1e0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 1e4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 1e8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1ec:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1f0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1f4:	00676e69 	rsbeq	r6, r7, r9, ror #28
 1f8:	6d746f6e 	ldclvs	15, cr6, [r4, #-440]!	; 0xfffffe48
 1fc:	006e6961 	rsbeq	r6, lr, r1, ror #18

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <_cstart+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <_cstart+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <_cstart+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


custom-loader.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <custom_loader>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ce 	andeq	r0, r0, lr, asr #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000109 	andeq	r0, r0, r9, lsl #2
  10:	0000000c 	andeq	r0, r0, ip
  14:	00009b00 	andeq	r9, r0, r0, lsl #22
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	5d070403 	cfstrspl	mvf0, [r7, #-12]
  30:	03000000 	movweq	r0, #0
  34:	00fd0601 	rscseq	r0, sp, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000e505 	andeq	lr, r0, r5, lsl #10
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000f4 	strdeq	r0, [r0], -r4
  48:	81050803 	tsthi	r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	001c0801 	andseq	r0, ip, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003c07 	andeq	r3, r0, r7, lsl #24
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000002a 	andeq	r0, r0, sl, lsr #32
  64:	6a070803 	bvs	1c2014 <custom_loader+0x1c2014>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	8f060000 	svchi	0x00060000
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000e0 	andeq	r0, r0, r0, ror #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00ef0600 	rsceq	r0, pc, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000004f 	andeq	r0, r0, pc, asr #32
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	04000000 	streq	r0, [r0], #-0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <custom_loader+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <custom_loader+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f00 	tsteq	r9, #0, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <custom_loader+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a0 	andeq	r0, r0, r0, lsr #1
   4:	00880003 	addeq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <custom_loader+0xffffff34>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	73756300 	cmnvc	r5, #0, 6
  78:	2d6d6f74 	stclcs	15, cr6, [sp, #-464]!	; 0xfffffe30
  7c:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xfffff094
  80:	632e7265 			; <UNDEFINED> instruction: 0x632e7265
  84:	00000100 	andeq	r0, r0, r0, lsl #2
  88:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  8c:	00020068 	andeq	r0, r2, r8, rrx
  90:	1a050000 	bne	140098 <custom_loader+0x140098>
  94:	00020500 	andeq	r0, r2, r0, lsl #10
  98:	15000000 	strne	r0, [r0, #-0]
  9c:	02140105 	andseq	r0, r4, #1073741825	; 0x40000001
  a0:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	74737563 	ldrbtvc	r7, [r3], #-1379	; 0xfffffa9d
  10:	6c2d6d6f 	stcvs	13, cr6, [sp], #-444	; 0xfffffe44
  14:	6564616f 	strbvs	r6, [r4, #-367]!	; 0xfffffe91
  18:	00632e72 	rsbeq	r2, r3, r2, ror lr
  1c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  20:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  24:	61686320 	cmnvs	r8, r0, lsr #6
  28:	6f6c0072 	svcvs	0x006c0072
  2c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  30:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  34:	2064656e 	rsbcs	r6, r4, lr, ror #10
  38:	00746e69 	rsbseq	r6, r4, r9, ror #28
  3c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  40:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  44:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  48:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  4c:	6300746e 	movwvs	r7, #1134	; 0x46e
  50:	6f747375 	svcvs	0x00747375
  54:	6f6c5f6d 	svcvs	0x006c5f6d
  58:	72656461 	rsbvc	r6, r5, #1627389952	; 0x61000000
  5c:	736e7500 	cmnvc	lr, #0, 10
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	6f6c0074 	svcvs	0x006c0074
  6c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  70:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  74:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  78:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  7c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  80:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  84:	6f6c2067 	svcvs	0x006c2067
  88:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  8c:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  90:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  94:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  98:	2f007261 	svccs	0x00007261
  9c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  a0:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  a4:	442f616e 	strtmi	r6, [pc], #-366	; ac <.debug_str+0xac>
  a8:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  ac:	73746e65 	cmnvc	r4, #1616	; 0x650
  b0:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  b4:	2f6c6f6f 	svccs	0x006c6f6f
  b8:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  bc:	2f656765 	svccs	0x00656765
  c0:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  c4:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  c8:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  cc:	30343253 	eorscc	r3, r4, r3, asr r2
  d0:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffffa8 <custom_loader+0xffffffa8>
  d4:	646f6379 	strbtvs	r6, [pc], #-889	; dc <.debug_str+0xdc>
  d8:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  dc:	00697062 	rsbeq	r7, r9, r2, rrx
  e0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  e4:	6f687300 	svcvs	0x00687300
  e8:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
  ec:	7000746e 	andvc	r7, r0, lr, ror #8
  f0:	006b7475 	rsbeq	r7, fp, r5, ror r4
  f4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  f8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  fc:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 100:	2064656e 	rsbcs	r6, r4, lr, ror #10
 104:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 108:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 10c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 110:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 114:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 118:	31393130 	teqcc	r9, r0, lsr r1
 11c:	20353230 	eorscs	r3, r5, r0, lsr r2
 120:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 124:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 128:	415b2029 	cmpmi	fp, r9, lsr #32
 12c:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 130:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 134:	6172622d 	cmnvs	r2, sp, lsr #4
 138:	2068636e 	rsbcs	r6, r8, lr, ror #6
 13c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 140:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 144:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 148:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 14c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 150:	613d7570 	teqvs	sp, r0, ror r5
 154:	31316d72 	teqcc	r1, r2, ror sp
 158:	7a6a3637 	bvc	1a8da3c <custom_loader+0x1a8da3c>
 15c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 160:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 164:	613d656e 	teqvs	sp, lr, ror #10
 168:	31316d72 	teqcc	r1, r2, ror sp
 16c:	7a6a3637 	bvc	1a8da50 <custom_loader+0x1a8da50>
 170:	20732d66 	rsbscs	r2, r3, r6, ror #26
 174:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 178:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 17c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 180:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 184:	616d2d20 	cmnvs	sp, r0, lsr #26
 188:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 18c:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 190:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 194:	6b36766d 	blvs	d9db50 <custom_loader+0xd9db50>
 198:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 19c:	20626467 	rsbcs	r6, r2, r7, ror #8
 1a0:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1a4:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1a8:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1ac:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1b0:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1b4:	61747365 	cmnvs	r4, r5, ror #6
 1b8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1bc:	Address 0x00000000000001bc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <custom_loader+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <custom_loader+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <custom_loader+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


cycle-per-sec.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <cyc_per_sec>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	ee1f5f3c 	mrc	15, 0, r5, cr15, cr12, {1}
   8:	ebfffffe 	bl	0 <timer_get_usec>
   c:	e1a04000 	mov	r4, r0
  10:	ebfffffe 	bl	0 <timer_get_usec>
  14:	e0400004 	sub	r0, r0, r4
  18:	e59f3010 	ldr	r3, [pc, #16]	; 30 <cyc_per_sec+0x30>
  1c:	e1500003 	cmp	r0, r3
  20:	3afffffa 	bcc	10 <cyc_per_sec+0x10>
  24:	ee1f0f3c 	mrc	15, 0, r0, cr15, cr12, {1}
  28:	e0400005 	sub	r0, r0, r5
  2c:	e8bd8070 	pop	{r4, r5, r6, pc}
  30:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000173 	andeq	r0, r0, r3, ror r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000121 	andeq	r0, r0, r1, lsr #2
  10:	0000540c 	andeq	r5, r0, ip, lsl #8
  14:	0000b300 	andeq	fp, r0, r0, lsl #6
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003400 	andeq	r3, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	70070403 	andvc	r0, r7, r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	01150601 	tsteq	r5, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000fd05 	andeq	pc, r0, r5, lsl #26
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000010c 	andeq	r0, r0, ip, lsl #2
  48:	99050803 	stmdbls	r5, {r0, r1, fp}
  4c:	03000000 	movweq	r0, #0
  50:	00080801 	andeq	r0, r8, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002807 	andeq	r2, r0, r7, lsl #16
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000016 	andeq	r0, r0, r6, lsl r0
  64:	82070803 	andhi	r0, r7, #196608	; 0x30000
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	a7060000 	strge	r0, [r6, -r0]
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000f8 	strdeq	r0, [r0], -r8
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01070600 	tsteq	r7, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000001d6 	ldrdeq	r0, [r0], -r6
  c4:	2c0a0401 	cfstrscs	mvf0, [sl], {1}
  c8:	00000000 	andeq	r0, r0, r0
  cc:	34000000 	strcc	r0, [r0], #-0
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	00016a9c 	muleq	r1, ip, sl
  d8:	003b0a00 	eorseq	r0, fp, r0, lsl #20
  dc:	05010000 	streq	r0, [r1, #-0]
  e0:	00002c0e 	andeq	r2, r0, lr, lsl #24
  e4:	00000200 	andeq	r0, r0, r0, lsl #4
  e8:	00000000 	andeq	r0, r0, r0
  ec:	00730b00 	rsbseq	r0, r3, r0, lsl #22
  f0:	2c0e0701 	stccs	7, cr0, [lr], {1}
  f4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
  f8:	15000000 	strne	r0, [r0, #-0]
  fc:	0a000000 	beq	104 <.debug_info+0x104>
 100:	00000000 	andeq	r0, r0, r0
 104:	2c0e0b01 			; <UNDEFINED> instruction: 0x2c0e0b01
 108:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
 10c:	37000000 	strcc	r0, [r0, -r0]
 110:	0c000000 	stceq	0, cr0, [r0], {-0}
 114:	00000004 	andeq	r0, r0, r4
 118:	00000004 	andeq	r0, r0, r4
 11c:	00000135 	andeq	r0, r0, r5, lsr r1
 120:	00007d0a 	andeq	r7, r0, sl, lsl #26
 124:	1a050100 	bne	14052c <cyc_per_sec+0x14052c>
 128:	0000002c 	andeq	r0, r0, ip, lsr #32
 12c:	0000004e 	andeq	r0, r0, lr, asr #32
 130:	0000004c 	andeq	r0, r0, ip, asr #32
 134:	00240c00 	eoreq	r0, r4, r0, lsl #24
 138:	00040000 	andeq	r0, r4, r0
 13c:	01570000 	cmpeq	r7, r0
 140:	7d0a0000 	stcvc	0, cr0, [sl, #-0]
 144:	01000000 	mrseq	r0, (UNDEF: 0)
 148:	002c180b 	eoreq	r1, ip, fp, lsl #16
 14c:	00630000 	rsbeq	r0, r3, r0
 150:	00610000 	rsbeq	r0, r1, r0
 154:	0d000000 	stceq	0, cr0, [r0, #-0]
 158:	0000000c 	andeq	r0, r0, ip
 15c:	0000016a 	andeq	r0, r0, sl, ror #2
 160:	0000140d 	andeq	r1, r0, sp, lsl #8
 164:	00016a00 	andeq	r6, r1, r0, lsl #20
 168:	450e0000 	strmi	r0, [lr, #-0]
 16c:	45000000 	strmi	r0, [r0, #-0]
 170:	02000000 	andeq	r0, r0, #0, 0
 174:	Address 0x0000000000000174 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <cyc_per_sec+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <cyc_per_sec+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <cyc_per_sec+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	11134919 	tstne	r3, r9, lsl r9
  70:	40061201 	andmi	r1, r6, r1, lsl #4
  74:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	0300340a 	movweq	r3, #1034	; 0x40a
  80:	3b0b3a0e 	blcc	2ce8c0 <cyc_per_sec+0x2ce8c0>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  8c:	00001742 	andeq	r1, r0, r2, asr #14
  90:	0300340b 	movweq	r3, #1035	; 0x40b
  94:	3b0b3a08 	blcc	2ce8bc <cyc_per_sec+0x2ce8bc>
  98:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  9c:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  a0:	00001742 	andeq	r1, r0, r2, asr #14
  a4:	11010b0c 	tstne	r1, ip, lsl #22
  a8:	01061201 	tsteq	r6, r1, lsl #4
  ac:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  b0:	00018289 	andeq	r8, r1, r9, lsl #5
  b4:	13310111 	teqne	r1, #1073741828	; 0x40000004
  b8:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
  bc:	3c193f00 	ldccc	15, cr3, [r9], {-0}
  c0:	030e6e19 	movweq	r6, #60953	; 0xee19
  c4:	3b0b3a0e 	blcc	2ce904 <cyc_per_sec+0x2ce904>
  c8:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00080001 	andeq	r0, r8, r1
   4:	00340000 	eorseq	r0, r4, r0
   8:	00010000 	andeq	r0, r1, r0
   c:	00000055 	andeq	r0, r0, r5, asr r0
  10:	00000000 	andeq	r0, r0, r0
  14:	01010000 	mrseq	r0, (UNDEF: 1)
  18:	00001000 	andeq	r1, r0, r0
  1c:	00001000 	andeq	r1, r0, r0
  20:	50000100 	andpl	r0, r0, r0, lsl #2
  24:	00000010 	andeq	r0, r0, r0, lsl r0
  28:	00000034 	andeq	r0, r0, r4, lsr r0
  2c:	00540001 	subseq	r0, r4, r1
  30:	00000000 	andeq	r0, r0, r0
  34:	01000000 	mrseq	r0, (UNDEF: 0)
  38:	00002800 	andeq	r2, r0, r0, lsl #16
  3c:	00002c00 	andeq	r2, r0, r0, lsl #24
  40:	50000100 	andpl	r0, r0, r0, lsl #2
	...
  4c:	00080000 	andeq	r0, r8, r0
  50:	00340000 	eorseq	r0, r4, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00000055 	andeq	r0, r0, r5, asr r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
  64:	2c000000 	stccs	0, cr0, [r0], {-0}
  68:	01000000 	mrseq	r0, (UNDEF: 0)
  6c:	00005000 	andeq	r5, r0, r0
  70:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000034 	andeq	r0, r0, r4, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000eb 	andeq	r0, r0, fp, ror #1
   4:	00880003 	addeq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <cyc_per_sec+0xffffff34>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	63796300 	cmnvs	r9, #0, 6
  78:	702d656c 	eorvc	r6, sp, ip, ror #10
  7c:	732d7265 			; <UNDEFINED> instruction: 0x732d7265
  80:	632e6365 			; <UNDEFINED> instruction: 0x632e6365
  84:	00000100 	andeq	r0, r0, r0, lsl #2
  88:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  8c:	00020068 	andeq	r0, r2, r8, rrx
  90:	1c050000 	stcne	0, cr0, [r5], {-0}
  94:	00020500 	andeq	r0, r2, r0, lsl #10
  98:	15000000 	strne	r0, [r0, #-0]
  9c:	052f0505 	streq	r0, [pc, #-1285]!	; fffffb9f <cyc_per_sec+0xfffffb9f>
  a0:	2e01011a 	mcrcs	1, 0, r0, cr1, cr10, {0}
  a4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  a8:	12051406 	andne	r1, r5, #100663296	; 0x6000000
  ac:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  b0:	09054b06 	stmdbeq	r5, {r1, r2, r8, r9, fp, lr}
  b4:	01040200 	mrseq	r0, R12_usr
  b8:	000a0513 	andeq	r0, sl, r3, lsl r5
  bc:	11010402 	tstne	r1, r2, lsl #8
  c0:	02000c05 	andeq	r0, r0, #1280	; 0x500
  c4:	01060104 	tsteq	r6, r4, lsl #2
  c8:	02001d05 	andeq	r1, r0, #320	; 0x140
  cc:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
  d0:	0402000a 	streq	r0, [r2], #-10
  d4:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
  d8:	18056906 	stmdane	r5, {r1, r2, r8, fp, sp, lr}
  dc:	062e0101 	strteq	r0, [lr], -r1, lsl #2
  e0:	06050501 	streq	r0, [r5], -r1, lsl #10
  e4:	06010513 			; <UNDEFINED> instruction: 0x06010513
  e8:	04022e13 	streq	r2, [r2], #-3603	; 0xfffff1ed
  ec:	Address 0x00000000000000ec is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f637963 	svcpl	0x00637963
   4:	00646e65 	rsbeq	r6, r4, r5, ror #28
   8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  10:	61686320 	cmnvs	r8, r0, lsr #6
  14:	6f6c0072 	svcvs	0x006c0072
  18:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  1c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  20:	2064656e 	rsbcs	r6, r4, lr, ror #10
  24:	00746e69 	rsbseq	r6, r4, r9, ror #28
  28:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  2c:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  30:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  34:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  38:	6300746e 	movwvs	r7, #1134	; 0x46e
  3c:	735f6379 	cmpvc	pc, #-469762047	; 0xe4000001
  40:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  44:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
  48:	675f7265 	ldrbvs	r7, [pc, -r5, ror #4]
  4c:	755f7465 	ldrbvc	r7, [pc, #-1125]	; fffffbef <cyc_per_sec+0xfffffbef>
  50:	00636573 	rsbeq	r6, r3, r3, ror r5
  54:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
  58:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
  5c:	2f637273 	svccs	0x00637273
  60:	6c637963 			; <UNDEFINED> instruction: 0x6c637963
  64:	65702d65 	ldrbvs	r2, [r0, #-3429]!	; 0xfffff29b
  68:	65732d72 	ldrbvs	r2, [r3, #-3442]!	; 0xfffff28e
  6c:	00632e63 	rsbeq	r2, r3, r3, ror #28
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  78:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  7c:	756f5f00 	strbvc	r5, [pc, #-3840]!	; fffff184 <cyc_per_sec+0xfffff184>
  80:	6f6c0074 	svcvs	0x006c0074
  84:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  88:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  8c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  90:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  94:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  98:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  9c:	6f6c2067 	svcvs	0x006c2067
  a0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  a4:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  a8:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  ac:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  b0:	2f007261 	svccs	0x00007261
  b4:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  b8:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  bc:	442f616e 	strtmi	r6, [pc], #-366	; c4 <.debug_str+0xc4>
  c0:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  c4:	73746e65 	cmnvc	r4, #1616	; 0x650
  c8:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  cc:	2f6c6f6f 	svccs	0x006c6f6f
  d0:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  d4:	2f656765 	svccs	0x00656765
  d8:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  dc:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  e0:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  e4:	30343253 	eorscc	r3, r4, r3, asr r2
  e8:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffffc0 <cyc_per_sec+0xffffffc0>
  ec:	646f6379 	strbtvs	r6, [pc], #-889	; f4 <.debug_str+0xf4>
  f0:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  f4:	00697062 	rsbeq	r7, r9, r2, rrx
  f8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  fc:	6f687300 	svcvs	0x00687300
 100:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 104:	7000746e 	andvc	r7, r0, lr, ror #8
 108:	006b7475 	rsbeq	r7, fp, r5, ror r4
 10c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 110:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 114:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 118:	2064656e 	rsbcs	r6, r4, lr, ror #10
 11c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 120:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 124:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 128:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 12c:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 130:	31393130 	teqcc	r9, r0, lsr r1
 134:	20353230 	eorscs	r3, r5, r0, lsr r2
 138:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 13c:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 140:	415b2029 	cmpmi	fp, r9, lsr #32
 144:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 148:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 14c:	6172622d 	cmnvs	r2, sp, lsr #4
 150:	2068636e 	rsbcs	r6, r8, lr, ror #6
 154:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 158:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 15c:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 160:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 164:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 168:	613d7570 	teqvs	sp, r0, ror r5
 16c:	31316d72 	teqcc	r1, r2, ror sp
 170:	7a6a3637 	bvc	1a8da54 <cyc_per_sec+0x1a8da54>
 174:	20732d66 	rsbscs	r2, r3, r6, ror #26
 178:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 17c:	613d656e 	teqvs	sp, lr, ror #10
 180:	31316d72 	teqcc	r1, r2, ror sp
 184:	7a6a3637 	bvc	1a8da68 <cyc_per_sec+0x1a8da68>
 188:	20732d66 	rsbscs	r2, r3, r6, ror #26
 18c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 190:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 194:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 198:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 19c:	616d2d20 	cmnvs	sp, r0, lsr #26
 1a0:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1a4:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1a8:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1ac:	6b36766d 	blvs	d9db68 <cyc_per_sec+0xd9db68>
 1b0:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1b4:	20626467 	rsbcs	r6, r2, r7, ror #8
 1b8:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1bc:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1c0:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1c4:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1c8:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1cc:	61747365 	cmnvs	r4, r5, ror #6
 1d0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1d4:	79630067 	stmdbvc	r3!, {r0, r1, r2, r5, r6}^
 1d8:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
 1dc:	65735f72 	ldrbvs	r5, [r3, #-3954]!	; 0xfffff08e
 1e0:	Address 0x00000000000001e0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <cyc_per_sec+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <cyc_per_sec+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <cyc_per_sec+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <data_abort_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <data_abort_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <data_abort_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <data_abort_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <data_abort_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000068 	andeq	r0, r0, r8, rrx
	...
  38:	0000002c 	andeq	r0, r0, ip, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	61746164 	cmnvs	r4, r4, ror #2
  20:	6f62612d 	svcvs	0x0062612d
  24:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  28:	00000000 	andeq	r0, r0, r0
  2c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  30:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  34:	3a73253a 	bcc	1cc9524 <data_abort_vector+0x1cc9524>
  38:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  3c:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  40:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  44:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  48:	2064656c 	rsbcs	r6, r4, ip, ror #10
  4c:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  50:	6f697470 	svcvs	0x00697470
  54:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  58:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  5c:	43502074 	cmpmi	r0, #116, 0	; 0x74
  60:	0a78253d 	beq	1e0955c <data_abort_vector+0x1e0955c>
  64:	0000000a 	andeq	r0, r0, sl
  68:	61746164 	cmnvs	r4, r4, ror #2
  6c:	6f626120 	svcvs	0x00626120
  70:	Address 0x0000000000000070 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3989>:
   0:	61746164 	cmnvs	r4, r4, ror #2
   4:	6f62615f 	svcvs	0x0062615f
   8:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
   c:	6f746365 	svcvs	0x00746365
  10:	Address 0x0000000000000010 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000013b 	andeq	r0, r0, fp, lsr r1
  10:	0000000c 	andeq	r0, r0, ip
  14:	0000c600 	andeq	ip, r0, r0, lsl #12
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	76070403 	strvc	r0, [r7], -r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	012f0601 			; <UNDEFINED> instruction: 0x012f0601
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00011005 	andeq	r1, r1, r5
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000126 	andeq	r0, r0, r6, lsr #2
  48:	ac050803 	stcge	8, cr0, [r5], {3}
  4c:	03000000 	movweq	r0, #0
  50:	00290801 	eoreq	r0, r9, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005607 	andeq	r5, r0, r7, lsl #12
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000044 	andeq	r0, r0, r4, asr #32
  64:	95070803 	strls	r0, [r7, #-2051]	; 0xfffff7fd
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	ba060000 	blt	180008 <data_abort_vector+0x180008>
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	0000010b 	andeq	r0, r0, fp, lsl #2
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01210600 			; <UNDEFINED> instruction: 0x01210600
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000083 	andeq	r0, r0, r3, lsl #1
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	21020100 	mrscs	r0, (UNDEF: 18)
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000690b 	andeq	r6, r0, fp, lsl #18
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002c03 	andeq	r2, r0, r3, lsl #24
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00680305 	rsbeq	r0, r8, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	11000000 	mrsne	r0, (UNDEF: 0)
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	1a110000 	bne	440008 <data_abort_vector+0x440008>
 158:	1a000001 	bne	c <.debug_info+0xc>
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	37110628 	ldrcc	r0, [r1, -r8, lsr #12]
 164:	37000000 	strcc	r0, [r0, -r0]
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <data_abort_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <data_abort_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <data_abort_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <data_abort_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <data_abort_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b5 	strheq	r0, [r0], -r5
   4:	00950003 	addseq	r0, r5, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <data_abort_vector+0xffffff34>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  78:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  7c:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  80:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  84:	7461642d 	strbtvc	r6, [r1], #-1069	; 0xfffffbd3
  88:	62612d61 	rsbvs	r2, r1, #6208	; 0x1840
  8c:	2e74726f 	cdpcs	2, 7, cr7, cr4, cr15, {3}
  90:	00010063 	andeq	r0, r1, r3, rrx
  94:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  98:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  9c:	05000000 	streq	r0, [r0, #-0]
  a0:	02050025 	andeq	r0, r5, #37, 0	; 0x25
  a4:	00000000 	andeq	r0, r0, r0
  a8:	05010613 	streq	r0, [r1, #-1555]	; 0xfffff9ed
  ac:	014a0627 	cmpeq	sl, r7, lsr #12
  b0:	2e06d606 	cfmadd32cs	mvax0, mvfx13, mvfx6, mvfx6
  b4:	01000a02 	tsteq	r0, r2, lsl #20
  b8:	Address 0x00000000000000b8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	61746164 	cmnvs	r4, r4, ror #2
  20:	6f62612d 	svcvs	0x0062612d
  24:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
  28:	736e7500 	cmnvc	lr, #0, 10
  2c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  30:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  34:	63007261 	movwvs	r7, #609	; 0x261
  38:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  3c:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  40:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  44:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  48:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  4c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  50:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  54:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  58:	2074726f 	rsbscs	r7, r4, pc, ror #4
  5c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  60:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  64:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  68:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  6c:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  70:	5f4e4f49 	svcpl	0x004e4f49
  74:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  78:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  7c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  80:	6400746e 	strvs	r7, [r0], #-1134	; 0xfffffb92
  84:	5f617461 	svcpl	0x00617461
  88:	726f6261 	rsbvc	r6, pc, #268435462	; 0x10000006
  8c:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
  90:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  94:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  98:	6f6c2067 	svcvs	0x006c2067
  9c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  a0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  a4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  ac:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  b0:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  b4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  b8:	70720074 	rsbsvc	r0, r2, r4, ror r0
  bc:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  c0:	61686374 	smcvs	34356	; 0x8634
  c4:	552f0072 	strpl	r0, [pc, #-114]!	; 5a <.debug_str+0x5a>
  c8:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  cc:	6e6e612f 	powvsep	f6, f6, #10.0
  d0:	6f442f61 	svcvs	0x00442f61
  d4:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  d8:	2f73746e 	svccs	0x0073746e
  dc:	6f686353 	svcvs	0x00686353
  e0:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  e4:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  e8:	4a2f6567 	bmi	bd968c <data_abort_vector+0xbd968c>
  ec:	6f696e75 	svcvs	0x00696e75
  f0:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  f4:	53432f32 	movtpl	r2, #16178	; 0x3f32
  f8:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  fc:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
 100:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
 104:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 108:	63006970 	movwvs	r6, #2416	; 0x970
 10c:	00726168 	rsbseq	r6, r2, r8, ror #2
 110:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 114:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 118:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
 11c:	6b746e69 	blvs	1d1bac8 <data_abort_vector+0x1d1bac8>
 120:	74757000 	ldrbtvc	r7, [r5], #-0
 124:	6f6c006b 	svcvs	0x006c006b
 128:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 12c:	7300746e 	movwvc	r7, #1134	; 0x46e
 130:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 134:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 138:	47007261 	strmi	r7, [r0, -r1, ror #4]
 13c:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 140:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 144:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 148:	31303220 	teqcc	r0, r0, lsr #4
 14c:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 150:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 154:	61656c65 	cmnvs	r5, r5, ror #24
 158:	20296573 	eorcs	r6, r9, r3, ror r5
 15c:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 160:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 164:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 168:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 16c:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 170:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 174:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 178:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 17c:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 180:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 184:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 188:	36373131 			; <UNDEFINED> instruction: 0x36373131
 18c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 190:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 194:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 198:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 19c:	36373131 			; <UNDEFINED> instruction: 0x36373131
 1a0:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 1a4:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 1a8:	616f6c66 	cmnvs	pc, r6, ror #24
 1ac:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 1b0:	6f733d69 	svcvs	0x00733d69
 1b4:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 1b8:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 1bc:	616d2d20 	cmnvs	sp, r0, lsr #26
 1c0:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 1c4:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 1c8:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 1cc:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 1d0:	4f2d2062 	svcmi	0x002d2062
 1d4:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 1d8:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 1dc:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 1e0:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1e4:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1e8:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1ec:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <data_abort_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <data_abort_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <data_abort_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <fast_interrupt_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <fast_interrupt_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <fast_interrupt_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <fast_interrupt_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <fast_interrupt_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
  20:	0000632e 	andeq	r6, r0, lr, lsr #6
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <fast_interrupt_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116, 0	; 0x74
  58:	0a78253d 	beq	1e09554 <fast_interrupt_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.3989>:
   0:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
   4:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
   8:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
   c:	765f7470 			; <UNDEFINED> instruction: 0x765f7470
  10:	6f746365 	svcvs	0x00746365
  14:	Address 0x0000000000000014 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000123 	andeq	r0, r0, r3, lsr #2
  10:	0000710c 	andeq	r7, r0, ip, lsl #2
  14:	0000ae00 	andeq	sl, r0, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	4d070403 	cfstrsmi	mvf0, [r7, #-12]
  30:	03000000 	movweq	r0, #0
  34:	01170601 	tsteq	r7, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000f805 	andeq	pc, r0, r5, lsl #16
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000010e 	andeq	r0, r0, lr, lsl #2
  48:	94050803 	strls	r0, [r5], #-2051	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002d07 	andeq	r2, r0, r7, lsl #26
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000001b 	andeq	r0, r0, fp, lsl r0
  64:	5a070803 	bpl	1c2014 <fast_interrupt_vector+0x1c2014>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	a2060000 	andge	r0, r6, #0, 0
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000f3 	strdeq	r0, [r0], -r3
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01090600 	tsteq	r9, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000001d8 	ldrdeq	r0, [r0], -r8
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	25020100 	strcs	r0, [r2, #-256]	; 0xffffff00
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000400b 	andeq	r4, r0, fp
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	15000000 	strne	r0, [r0, #-0]
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	02110000 	andseq	r0, r1, #0, 0
 158:	02000001 	andeq	r0, r0, #1, 0
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	0e110628 	cfmsub32eq	mvax1, mvfx0, mvfx1, mvfx8
 164:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <fast_interrupt_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <fast_interrupt_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <fast_interrupt_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <fast_interrupt_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <fast_interrupt_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000af 	andeq	r0, r0, pc, lsr #1
   4:	008f0003 	addeq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <fast_interrupt_vector+0xffffff34>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  78:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  7c:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  80:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  84:	7361662d 	cmnvc	r1, #47185920	; 0x2d00000
  88:	00632e74 	rsbeq	r2, r3, r4, ror lr
  8c:	72000001 	andvc	r0, r0, #1, 0
  90:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  94:	00000200 	andeq	r0, r0, r0, lsl #4
  98:	00290500 	eoreq	r0, r9, r0, lsl #10
  9c:	00000205 	andeq	r0, r0, r5, lsl #4
  a0:	06130000 	ldreq	r0, [r3], -r0
  a4:	062b0501 	strteq	r0, [fp], -r1, lsl #10
  a8:	d606014a 	strle	r0, [r6], -sl, asr #2
  ac:	0a022e06 	beq	8b8cc <fast_interrupt_vector+0x8b8cc>
  b0:	Address 0x00000000000000b0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  10:	5f6e6165 	svcpl	0x006e6165
  14:	6f626572 	svcvs	0x00626572
  18:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  1c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  20:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  28:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  2c:	6f687300 	svcvs	0x00687300
  30:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
  44:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  48:	5f5f4e4f 	svcpl	0x005f4e4f
  4c:	736e7500 	cmnvc	lr, #0, 10
  50:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  54:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  58:	6f6c0074 	svcvs	0x006c0074
  5c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  60:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  64:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  68:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  6c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  70:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
  74:	66666174 			; <UNDEFINED> instruction: 0x66666174
  78:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  7c:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
  80:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  84:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  88:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  8c:	7361662d 	cmnvc	r1, #47185920	; 0x2d00000
  90:	00632e74 	rsbeq	r2, r3, r4, ror lr
  94:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  98:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  9c:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  a0:	70720074 	rsbsvc	r0, r2, r4, ror r0
  a4:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  a8:	61686374 	smcvs	34356	; 0x8634
  ac:	552f0072 	strpl	r0, [pc, #-114]!	; 42 <.debug_str+0x42>
  b0:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  b4:	6e6e612f 	powvsep	f6, f6, #10.0
  b8:	6f442f61 	svcvs	0x00442f61
  bc:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  c0:	2f73746e 	svccs	0x0073746e
  c4:	6f686353 	svcvs	0x00686353
  c8:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  cc:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  d0:	4a2f6567 	bmi	bd9674 <fast_interrupt_vector+0xbd9674>
  d4:	6f696e75 	svcvs	0x00696e75
  d8:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  dc:	53432f32 	movtpl	r2, #16178	; 0x3f32
  e0:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  e4:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  e8:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  ec:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  f0:	63006970 	movwvs	r6, #2416	; 0x970
  f4:	00726168 	rsbseq	r6, r2, r8, ror #2
  f8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  fc:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 100:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
 104:	6b746e69 	blvs	1d1bab0 <fast_interrupt_vector+0x1d1bab0>
 108:	74757000 	ldrbtvc	r7, [r5], #-0
 10c:	6f6c006b 	svcvs	0x006c006b
 110:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 114:	7300746e 	movwvc	r7, #1134	; 0x46e
 118:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 11c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 120:	47007261 	strmi	r7, [r0, -r1, ror #4]
 124:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 128:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 12c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 130:	31303220 	teqcc	r0, r0, lsr #4
 134:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 138:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 13c:	61656c65 	cmnvs	r5, r5, ror #24
 140:	20296573 	eorcs	r6, r9, r3, ror r5
 144:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 148:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 14c:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 150:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 154:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 158:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 15c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 160:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 164:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 168:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 16c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 170:	36373131 			; <UNDEFINED> instruction: 0x36373131
 174:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 178:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 17c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 180:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 184:	36373131 			; <UNDEFINED> instruction: 0x36373131
 188:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 18c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 190:	616f6c66 	cmnvs	pc, r6, ror #24
 194:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 198:	6f733d69 	svcvs	0x00733d69
 19c:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 1a0:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 1a4:	616d2d20 	cmnvs	sp, r0, lsr #26
 1a8:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 1ac:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 1b0:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 1b4:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 1b8:	4f2d2062 	svcmi	0x002d2062
 1bc:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 1c0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 1c4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 1c8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1cc:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1d0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1d4:	00676e69 	rsbeq	r6, r7, r9, ror #28
 1d8:	74736166 	ldrbtvc	r6, [r3], #-358	; 0xfffffe9a
 1dc:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
 1e0:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
 1e4:	765f7470 			; <UNDEFINED> instruction: 0x765f7470
 1e8:	6f746365 	svcvs	0x00746365
 1ec:	Address 0x00000000000001ec is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <fast_interrupt_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <fast_interrupt_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <fast_interrupt_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <int_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <int_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <int_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <int_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
  20:	00000063 	andeq	r0, r0, r3, rrx
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <int_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116, 0	; 0x74
  58:	0a78253d 	beq	1e09554 <int_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  64:	70757272 	rsbsvc	r7, r5, r2, ror r2
  68:	Address 0x0000000000000068 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3989>:
   0:	5f746e69 	svcpl	0x00746e69
   4:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
   8:	Address 0x0000000000000008 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000012d 	andeq	r0, r0, sp, lsr #2
  10:	0000650c 	andeq	r6, r0, ip, lsl #10
  14:	0000b800 	andeq	fp, r0, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	58070403 	stmdapl	r7, {r0, r1, sl}
  30:	03000000 	movweq	r0, #0
  34:	01210601 			; <UNDEFINED> instruction: 0x01210601
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00010205 	andeq	r0, r1, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000118 	andeq	r0, r0, r8, lsl r1
  48:	9e050803 	cdpls	8, 0, cr0, cr5, cr3, {0}
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002d07 	andeq	r2, r0, r7, lsl #26
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000001b 	andeq	r0, r0, fp, lsl r0
  64:	87070803 	strhi	r0, [r7, -r3, lsl #16]
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	ac060000 	stcge	0, cr0, [r6], {-0}
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000fd 	strdeq	r0, [r0], -sp
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01130600 	tsteq	r3, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000004d 	andeq	r0, r0, sp, asr #32
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	1a030100 	bne	c04e0 <int_vector+0xc04e0>
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000400b 	andeq	r4, r0, fp
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	33015301 	movwcc	r5, #4865	; 0x1301
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	0a000000 	beq	154 <.debug_info+0x154>
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	0c110000 	ldceq	0, cr0, [r1], {-0}
 158:	0c000001 	stceq	0, cr0, [r0], {1}
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	0e110628 	cfmsub32eq	mvax1, mvfx0, mvfx1, mvfx8
 164:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <int_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <int_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <int_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <int_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <int_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ae 	andeq	r0, r0, lr, lsr #1
   4:	008e0003 	addeq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <int_vector+0xffffff34>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  78:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  7c:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  80:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  84:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  88:	0100632e 	tsteq	r0, lr, lsr #6
  8c:	70720000 	rsbsvc	r0, r2, r0
  90:	00682e69 	rsbeq	r2, r8, r9, ror #28
  94:	00000002 	andeq	r0, r0, r2
  98:	05001e05 	streq	r1, [r0, #-3589]	; 0xfffff1fb
  9c:	00000002 	andeq	r0, r0, r2
  a0:	01061400 	tsteq	r6, r0, lsl #8
  a4:	4a062005 	bmi	1880c0 <int_vector+0x1880c0>
  a8:	06d60601 	ldrbeq	r0, [r6], r1, lsl #12
  ac:	000a022e 	andeq	r0, sl, lr, lsr #4
  b0:	Address 0x00000000000000b0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  10:	5f6e6165 	svcpl	0x006e6165
  14:	6f626572 	svcvs	0x00626572
  18:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  1c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  20:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  28:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  2c:	6f687300 	svcvs	0x00687300
  30:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	55465f5f 	strbpl	r5, [r6, #-3935]	; 0xfffff0a1
  44:	4954434e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, r9, lr}^
  48:	5f5f4e4f 	svcpl	0x005f4e4f
  4c:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
  50:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
  54:	00726f74 	rsbseq	r6, r2, r4, ror pc
  58:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  5c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
  68:	66666174 			; <UNDEFINED> instruction: 0x66666174
  6c:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  70:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
  74:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  78:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  7c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  80:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  84:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
  88:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  8c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  90:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  94:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  98:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  9c:	6f6c0074 	svcvs	0x006c0074
  a0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  a4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  a8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  ac:	5f697072 	svcpl	0x00697072
  b0:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  b4:	00726168 	rsbseq	r6, r2, r8, ror #2
  b8:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  bc:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  c0:	2f616e6e 	svccs	0x00616e6e
  c4:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  c8:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  cc:	63532f73 	cmpvs	r3, #460	; 0x1cc
  d0:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; ffffff38 <int_vector+0xffffff38>
  d4:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; 20 <.debug_str+0x20>
  d8:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
  dc:	6e754a2f 	vaddvs.f32	s9, s10, s31
  e0:	2f726f69 	svccs	0x00726f69
  e4:	2f323253 	svccs	0x00323253
  e8:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
  ec:	2f584c30 	svccs	0x00584c30
  f0:	6f63796d 	svcvs	0x0063796d
  f4:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; ffffff6c <int_vector+0xffffff6c>
  f8:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  fc:	61686300 	cmnvs	r8, r0, lsl #6
 100:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 104:	2074726f 	rsbscs	r7, r4, pc, ror #4
 108:	00746e69 	rsbseq	r6, r4, r9, ror #28
 10c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 110:	70006b74 	andvc	r6, r0, r4, ror fp
 114:	006b7475 	rsbeq	r7, fp, r5, ror r4
 118:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 11c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 120:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 124:	2064656e 	rsbcs	r6, r4, lr, ror #10
 128:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 12c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 130:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 134:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 138:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 13c:	31393130 	teqcc	r9, r0, lsr r1
 140:	20353230 	eorscs	r3, r5, r0, lsr r2
 144:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 148:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 14c:	415b2029 	cmpmi	fp, r9, lsr #32
 150:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 154:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 158:	6172622d 	cmnvs	r2, sp, lsr #4
 15c:	2068636e 	rsbcs	r6, r8, lr, ror #6
 160:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 164:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 168:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 16c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 170:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 174:	613d7570 	teqvs	sp, r0, ror r5
 178:	31316d72 	teqcc	r1, r2, ror sp
 17c:	7a6a3637 	bvc	1a8da60 <int_vector+0x1a8da60>
 180:	20732d66 	rsbscs	r2, r3, r6, ror #26
 184:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 188:	613d656e 	teqvs	sp, lr, ror #10
 18c:	31316d72 	teqcc	r1, r2, ror sp
 190:	7a6a3637 	bvc	1a8da74 <int_vector+0x1a8da74>
 194:	20732d66 	rsbscs	r2, r3, r6, ror #26
 198:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 19c:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 1a0:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 1a4:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 1a8:	616d2d20 	cmnvs	sp, r0, lsr #26
 1ac:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1b0:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1b4:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1b8:	6b36766d 	blvs	d9db74 <int_vector+0xd9db74>
 1bc:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1c0:	20626467 	rsbcs	r6, r2, r7, ror #8
 1c4:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1c8:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1cc:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1d0:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1d4:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1d8:	61747365 	cmnvs	r4, r5, ror #6
 1dc:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1e0:	Address 0x00000000000001e0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <int_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <int_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <interrupt_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <interrupt_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <interrupt_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <interrupt_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <interrupt_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000064 	andeq	r0, r0, r4, rrx
	...
  38:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  20:	70757272 	rsbsvc	r7, r5, r2, ror r2
  24:	00632e74 	rsbeq	r2, r3, r4, ror lr
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <interrupt_vector+0x1cc9520>
  34:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  38:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  3c:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  40:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  44:	2064656c 	rsbcs	r6, r4, ip, ror #10
  48:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  4c:	6f697470 	svcvs	0x00697470
  50:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  54:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  58:	43502074 	cmpmi	r0, #116, 0	; 0x74
  5c:	0a78253d 	beq	1e09558 <interrupt_vector+0x1e09558>
  60:	0000000a 	andeq	r0, r0, sl
  64:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  68:	70757272 	rsbsvc	r7, r5, r2, ror r2
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3989>:
   0:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
   4:	70757272 	rsbsvc	r7, r5, r2, ror r2
   8:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
   c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000139 	andeq	r0, r0, r9, lsr r1
  10:	0001050c 	andeq	r0, r1, ip, lsl #10
  14:	00009c00 	andeq	r9, r0, r0, lsl #24
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	5e070403 	cdppl	4, 0, cr0, cr7, cr3, {0}
  30:	03000000 	movweq	r0, #0
  34:	012d0601 			; <UNDEFINED> instruction: 0x012d0601
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000e605 	andeq	lr, r0, r5, lsl #12
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000fc 	strdeq	r0, [r0], -ip
  48:	82050803 	andhi	r0, r5, #196608	; 0x30000
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002d07 	andeq	r2, r0, r7, lsl #26
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000001b 	andeq	r0, r0, fp, lsl r0
  64:	6b070803 	blvs	1c2014 <interrupt_vector+0x1c2014>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	90060000 	andls	r0, r6, r0
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000e1 	andeq	r0, r0, r1, ror #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00f70600 	rscseq	r0, r7, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000040 	andeq	r0, r0, r0, asr #32
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	20030100 	andcs	r0, r3, r0, lsl #2
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000510b 	andeq	r5, r0, fp, lsl #2
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002803 	andeq	r2, r0, r3, lsl #16
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	33015301 	movwcc	r5, #4865	; 0x1301
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00640305 	rsbeq	r0, r4, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	10000000 	andne	r0, r0, r0
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	f0110000 			; <UNDEFINED> instruction: 0xf0110000
 158:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
 15c:	02000000 	andeq	r0, r0, #0, 0
 160:	0e110628 	cfmsub32eq	mvax1, mvfx0, mvfx1, mvfx8
 164:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <interrupt_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <interrupt_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <interrupt_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <interrupt_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <interrupt_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b4 	strheq	r0, [r0], -r4
   4:	00940003 	addseq	r0, r4, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <interrupt_vector+0xffffff34>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  78:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  7c:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  80:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  84:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  88:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  8c:	632e7470 			; <UNDEFINED> instruction: 0x632e7470
  90:	00000100 	andeq	r0, r0, r0, lsl #2
  94:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  98:	00020068 	andeq	r0, r2, r8, rrx
  9c:	24050000 	strcs	r0, [r5], #-0
  a0:	00020500 	andeq	r0, r2, r0, lsl #10
  a4:	14000000 	strne	r0, [r0], #-0
  a8:	26050106 	strcs	r0, [r5], -r6, lsl #2
  ac:	06014a06 	streq	r4, [r1], -r6, lsl #20
  b0:	022e06d6 	eoreq	r0, lr, #224395264	; 0xd600000
  b4:	0101000a 	tsteq	r1, sl

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  10:	5f6e6165 	svcpl	0x006e6165
  14:	6f626572 	svcvs	0x00626572
  18:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  1c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  20:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  24:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  28:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  2c:	6f687300 	svcvs	0x00687300
  30:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  44:	70757272 	rsbsvc	r7, r5, r2, ror r2
  48:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
  4c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  50:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  54:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  58:	5f4e4f49 	svcpl	0x004e4f49
  5c:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  60:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  64:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  68:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  6c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  70:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  74:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  78:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  7c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  80:	6f6c0074 	svcvs	0x006c0074
  84:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  88:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  90:	5f697072 	svcpl	0x00697072
  94:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  98:	00726168 	rsbseq	r6, r2, r8, ror #2
  9c:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  a0:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  a4:	2f616e6e 	svccs	0x00616e6e
  a8:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  ac:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  b0:	63532f73 	cmpvs	r3, #460	; 0x1cc
  b4:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; ffffff1c <interrupt_vector+0xffffff1c>
  b8:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; 4 <.debug_str+0x4>
  bc:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
  c0:	6e754a2f 	vaddvs.f32	s9, s10, s31
  c4:	2f726f69 	svccs	0x00726f69
  c8:	2f323253 	svccs	0x00323253
  cc:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
  d0:	2f584c30 	svccs	0x00584c30
  d4:	6f63796d 	svcvs	0x0063796d
  d8:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; ffffff50 <interrupt_vector+0xffffff50>
  dc:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  e0:	61686300 	cmnvs	r8, r0, lsl #6
  e4:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  e8:	2074726f 	rsbscs	r7, r4, pc, ror #4
  ec:	00746e69 	rsbseq	r6, r4, r9, ror #28
  f0:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
  f4:	70006b74 	andvc	r6, r0, r4, ror fp
  f8:	006b7475 	rsbeq	r7, fp, r5, ror r4
  fc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 100:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 104:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
 108:	66666174 			; <UNDEFINED> instruction: 0x66666174
 10c:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
 110:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
 114:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
 118:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
 11c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 120:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
 124:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
 128:	632e7470 			; <UNDEFINED> instruction: 0x632e7470
 12c:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 130:	2064656e 	rsbcs	r6, r4, lr, ror #10
 134:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 138:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 13c:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 140:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 144:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 148:	31393130 	teqcc	r9, r0, lsr r1
 14c:	20353230 	eorscs	r3, r5, r0, lsr r2
 150:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 154:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 158:	415b2029 	cmpmi	fp, r9, lsr #32
 15c:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 160:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 164:	6172622d 	cmnvs	r2, sp, lsr #4
 168:	2068636e 	rsbcs	r6, r8, lr, ror #6
 16c:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 170:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 174:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 178:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 17c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 180:	613d7570 	teqvs	sp, r0, ror r5
 184:	31316d72 	teqcc	r1, r2, ror sp
 188:	7a6a3637 	bvc	1a8da6c <interrupt_vector+0x1a8da6c>
 18c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 190:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 194:	613d656e 	teqvs	sp, lr, ror #10
 198:	31316d72 	teqcc	r1, r2, ror sp
 19c:	7a6a3637 	bvc	1a8da80 <interrupt_vector+0x1a8da80>
 1a0:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1a4:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 1a8:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 1ac:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 1b0:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 1b4:	616d2d20 	cmnvs	sp, r0, lsr #26
 1b8:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1bc:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1c0:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1c4:	6b36766d 	blvs	d9db80 <interrupt_vector+0xd9db80>
 1c8:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1cc:	20626467 	rsbcs	r6, r2, r7, ror #8
 1d0:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1d4:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1d8:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1dc:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1e0:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1e4:	61747365 	cmnvs	r4, r5, ror #6
 1e8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1ec:	Address 0x00000000000001ec is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <interrupt_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <interrupt_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <interrupt_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <prefetch_abort_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <prefetch_abort_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <prefetch_abort_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <prefetch_abort_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <prefetch_abort_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000064 	andeq	r0, r0, r4, rrx
	...
  38:	00000028 	andeq	r0, r0, r8, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	66657270 			; <UNDEFINED> instruction: 0x66657270
  20:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  24:	0000632e 	andeq	r6, r0, lr, lsr #6
  28:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  2c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  30:	3a73253a 	bcc	1cc9520 <prefetch_abort_vector+0x1cc9520>
  34:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  38:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  3c:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  40:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  44:	2064656c 	rsbcs	r6, r4, ip, ror #10
  48:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  4c:	6f697470 	svcvs	0x00697470
  50:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  54:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  58:	43502074 	cmpmi	r0, #116, 0	; 0x74
  5c:	0a78253d 	beq	1e09558 <prefetch_abort_vector+0x1e09558>
  60:	0000000a 	andeq	r0, r0, sl
  64:	66657270 			; <UNDEFINED> instruction: 0x66657270
  68:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
  6c:	6f626120 	svcvs	0x00626120
  70:	Address 0x0000000000000070 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3989>:
   0:	66657270 			; <UNDEFINED> instruction: 0x66657270
   4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
   8:	6f62615f 	svcvs	0x0062615f
   c:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
  10:	6f746365 	svcvs	0x00746365
  14:	Address 0x0000000000000014 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000013d 	andeq	r0, r0, sp, lsr r1
  10:	0000160c 	andeq	r1, r0, ip, lsl #12
  14:	0000c800 	andeq	ip, r0, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	8a070403 	bhi	1c1014 <prefetch_abort_vector+0x1c1014>
  30:	03000000 	movweq	r0, #0
  34:	01310601 	teqeq	r1, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00011205 	andeq	r1, r1, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000128 	andeq	r0, r0, r8, lsr #2
  48:	ae050803 	cdpge	8, 0, cr0, cr5, cr3, {0}
  4c:	03000000 	movweq	r0, #0
  50:	003d0801 	eorseq	r0, sp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00006a07 	andeq	r6, r0, r7, lsl #20
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000058 	andeq	r0, r0, r8, asr r0
  64:	97070803 	strls	r0, [r7, -r3, lsl #16]
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	bc060000 	stclt	0, cr0, [r6], {-0}
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	0000010d 	andeq	r0, r0, sp, lsl #2
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01230600 			; <UNDEFINED> instruction: 0x01230600
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	25020100 	strcs	r0, [r2, #-256]	; 0xffffff00
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00007d0b 	andeq	r7, r0, fp, lsl #26
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002803 	andeq	r2, r0, r3, lsl #16
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00640305 	rsbeq	r0, r4, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	15000000 	strne	r0, [r0, #-0]
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	1c110000 	ldcne	0, cr0, [r1], {-0}
 158:	1c000001 	stcne	0, cr0, [r0], {1}
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	4b110628 	blmi	4418a8 <prefetch_abort_vector+0x4418a8>
 164:	4b000000 	blmi	8 <.debug_info+0x8>
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <prefetch_abort_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <prefetch_abort_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <prefetch_abort_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <prefetch_abort_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <prefetch_abort_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b3 	strheq	r0, [r0], -r3
   4:	00930003 	addseq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <prefetch_abort_vector+0xffffff34>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  78:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  7c:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  80:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  84:	6572702d 	ldrbvs	r7, [r2, #-45]!	; 0xffffffd3
  88:	63746566 	cmnvs	r4, #427819008	; 0x19800000
  8c:	00632e68 	rsbeq	r2, r3, r8, ror #28
  90:	72000001 	andvc	r0, r0, #1, 0
  94:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  98:	00000200 	andeq	r0, r0, r0, lsl #4
  9c:	00290500 	eoreq	r0, r9, r0, lsl #10
  a0:	00000205 	andeq	r0, r0, r5, lsl #4
  a4:	06130000 	ldreq	r0, [r3], -r0
  a8:	062b0501 	strteq	r0, [fp], -r1, lsl #10
  ac:	d606014a 	strle	r0, [r6], -sl, asr #2
  b0:	0a022e06 	beq	8b8d0 <prefetch_abort_vector+0x8b8d0>
  b4:	Address 0x00000000000000b4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	66657270 			; <UNDEFINED> instruction: 0x66657270
   4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
   8:	6f62615f 	svcvs	0x0062615f
   c:	765f7472 			; <UNDEFINED> instruction: 0x765f7472
  10:	6f746365 	svcvs	0x00746365
  14:	2f2e0072 	svccs	0x002e0072
  18:	66617473 			; <UNDEFINED> instruction: 0x66617473
  1c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  20:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
  24:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
  28:	61682d74 	smcvs	33492	; 0x82d4
  2c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  30:	72702d72 	rsbsvc	r2, r0, #7296	; 0x1c80
  34:	74656665 	strbtvc	r6, [r5], #-1637	; 0xfffff99b
  38:	632e6863 			; <UNDEFINED> instruction: 0x632e6863
  3c:	736e7500 	cmnvc	lr, #0, 10
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  48:	63007261 	movwvs	r7, #609	; 0x261
  4c:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  50:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  54:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  58:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  5c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  6c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  78:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  7c:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  80:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  84:	5f4e4f49 	svcpl	0x004e4f49
  88:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  8c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  90:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  94:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  98:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  9c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  a0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  a4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  a8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  ac:	6f6c0074 	svcvs	0x006c0074
  b0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  b4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  bc:	5f697072 	svcpl	0x00697072
  c0:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  c4:	00726168 	rsbseq	r6, r2, r8, ror #2
  c8:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  cc:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  d0:	2f616e6e 	svccs	0x00616e6e
  d4:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  d8:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  dc:	63532f73 	cmpvs	r3, #460	; 0x1cc
  e0:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; ffffff48 <prefetch_abort_vector+0xffffff48>
  e4:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; 30 <.debug_str+0x30>
  e8:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
  ec:	6e754a2f 	vaddvs.f32	s9, s10, s31
  f0:	2f726f69 	svccs	0x00726f69
  f4:	2f323253 	svccs	0x00323253
  f8:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
  fc:	2f584c30 	svccs	0x00584c30
 100:	6f63796d 	svcvs	0x0063796d
 104:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; ffffff7c <prefetch_abort_vector+0xffffff7c>
 108:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 10c:	61686300 	cmnvs	r8, r0, lsl #6
 110:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 114:	2074726f 	rsbscs	r7, r4, pc, ror #4
 118:	00746e69 	rsbseq	r6, r4, r9, ror #28
 11c:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 120:	70006b74 	andvc	r6, r0, r4, ror fp
 124:	006b7475 	rsbeq	r7, fp, r5, ror r4
 128:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 12c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 130:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 134:	2064656e 	rsbcs	r6, r4, lr, ror #10
 138:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 13c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 140:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 144:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 148:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 14c:	31393130 	teqcc	r9, r0, lsr r1
 150:	20353230 	eorscs	r3, r5, r0, lsr r2
 154:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 158:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 15c:	415b2029 	cmpmi	fp, r9, lsr #32
 160:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 164:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 168:	6172622d 	cmnvs	r2, sp, lsr #4
 16c:	2068636e 	rsbcs	r6, r8, lr, ror #6
 170:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 174:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 178:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 17c:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 180:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 184:	613d7570 	teqvs	sp, r0, ror r5
 188:	31316d72 	teqcc	r1, r2, ror sp
 18c:	7a6a3637 	bvc	1a8da70 <prefetch_abort_vector+0x1a8da70>
 190:	20732d66 	rsbscs	r2, r3, r6, ror #26
 194:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 198:	613d656e 	teqvs	sp, lr, ror #10
 19c:	31316d72 	teqcc	r1, r2, ror sp
 1a0:	7a6a3637 	bvc	1a8da84 <prefetch_abort_vector+0x1a8da84>
 1a4:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1a8:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 1ac:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 1b0:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 1b4:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 1b8:	616d2d20 	cmnvs	sp, r0, lsr #26
 1bc:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1c0:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1c4:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1c8:	6b36766d 	blvs	d9db84 <prefetch_abort_vector+0xd9db84>
 1cc:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1d0:	20626467 	rsbcs	r6, r2, r7, ror #8
 1d4:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1d8:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1dc:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1e0:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1e4:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1e8:	61747365 	cmnvs	r4, r5, ror #6
 1ec:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1f0:	Address 0x00000000000001f0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <prefetch_abort_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <prefetch_abort_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <prefetch_abort_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reset_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <reset_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <reset_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <reset_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <reset_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  20:	00632e74 	rsbeq	r2, r3, r4, ror lr
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <reset_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116, 0	; 0x74
  58:	0a78253d 	beq	1e09554 <reset_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
  64:	Address 0x0000000000000064 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3989>:
   0:	65736572 	ldrbvs	r6, [r3, #-1394]!	; 0xfffffa8e
   4:	65765f74 	ldrbvs	r5, [r6, #-3956]!	; 0xfffff08c
   8:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000131 	andeq	r0, r0, r1, lsr r1
  10:	0000710c 	andeq	r7, r0, ip, lsl #2
  14:	0000af00 	andeq	sl, r0, r0, lsl #30
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	64070403 	strvs	r0, [r7], #-1027	; 0xfffffbfd
  30:	03000000 	movweq	r0, #0
  34:	01250601 			; <UNDEFINED> instruction: 0x01250601
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000f905 	andeq	pc, r0, r5, lsl #18
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000011c 	andeq	r0, r0, ip, lsl r1
  48:	95050803 	strls	r0, [r5, #-2051]	; 0xfffff7fd
  4c:	03000000 	movweq	r0, #0
  50:	00170801 	andseq	r0, r7, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004407 	andeq	r4, r0, r7, lsl #8
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000032 	andeq	r0, r0, r2, lsr r0
  64:	00070803 	andeq	r0, r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	a3060000 	movwge	r0, #24576	; 0x6000
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000f4 	strdeq	r0, [r0], -r4
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	010a0600 	tsteq	sl, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000010f 	andeq	r0, r0, pc, lsl #2
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	1c020100 	stfnes	f0, [r2], {-0}
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000570b 	andeq	r5, r0, fp, lsl #14
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	0c000000 	stceq	0, cr0, [r0], {-0}
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	03110000 	tsteq	r1, #0, 0
 158:	03000001 	movweq	r0, #1
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	25110628 	ldrcs	r0, [r1, #-1576]	; 0xfffff9d8
 164:	25000000 	strcs	r0, [r0, #-0]
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <reset_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <reset_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <reset_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <reset_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <reset_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   4:	00900003 	addseq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <reset_vector+0xffffff34>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  78:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  7c:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  80:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  84:	7365722d 	cmnvc	r5, #-805306366	; 0xd0000002
  88:	632e7465 			; <UNDEFINED> instruction: 0x632e7465
  8c:	00000100 	andeq	r0, r0, r0, lsl #2
  90:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  94:	00020068 	andeq	r0, r2, r8, rrx
  98:	20050000 	andcs	r0, r5, r0
  9c:	00020500 	andeq	r0, r2, r0, lsl #10
  a0:	13000000 	movwne	r0, #0
  a4:	22050106 	andcs	r0, r5, #-2147483647	; 0x80000001
  a8:	06014a06 	streq	r4, [r1], -r6, lsl #20
  ac:	022e06d6 	eoreq	r0, lr, #224395264	; 0xd600000
  b0:	0101000a 	tsteq	r1, sl

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
   c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  10:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  14:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  18:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  1c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  20:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  24:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
  28:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
  2c:	6f6f6265 	svcvs	0x006f6265
  30:	6f6c0074 	svcvs	0x006c0074
  34:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  38:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  3c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  40:	00746e69 	rsbseq	r6, r4, r9, ror #28
  44:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  48:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	5f00746e 	svcpl	0x0000746e
  58:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  5c:	4f495443 	svcmi	0x00495443
  60:	005f5f4e 	subseq	r5, pc, lr, asr #30
  64:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  68:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  6c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  70:	732f2e00 			; <UNDEFINED> instruction: 0x732f2e00
  74:	66666174 			; <UNDEFINED> instruction: 0x66666174
  78:	6372732d 	cmnvs	r2, #-1275068416	; 0xb4000000
  7c:	6665642f 	strbtvs	r6, [r5], -pc, lsr #8
  80:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  84:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  88:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  8c:	7365722d 	cmnvc	r5, #-805306366	; 0xd0000002
  90:	632e7465 			; <UNDEFINED> instruction: 0x632e7465
  94:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  98:	6f6c2067 	svcvs	0x006c2067
  9c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  a0:	7200746e 	andvc	r7, r0, #1845493760	; 0x6e000000
  a4:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  a8:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  ac:	2f007261 	svccs	0x00007261
  b0:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  b4:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  b8:	442f616e 	strtmi	r6, [pc], #-366	; c0 <.debug_str+0xc0>
  bc:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  c0:	73746e65 	cmnvc	r4, #1616	; 0x650
  c4:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  c8:	2f6c6f6f 	svccs	0x006c6f6f
  cc:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  d0:	2f656765 	svccs	0x00656765
  d4:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  d8:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  dc:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  e0:	30343253 	eorscc	r3, r4, r3, asr r2
  e4:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffffbc <reset_vector+0xffffffbc>
  e8:	646f6379 	strbtvs	r6, [pc], #-889	; f0 <.debug_str+0xf0>
  ec:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  f0:	00697062 	rsbeq	r7, r9, r2, rrx
  f4:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  f8:	6f687300 	svcvs	0x00687300
  fc:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 100:	7000746e 	andvc	r7, r0, lr, ror #8
 104:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 108:	7570006b 	ldrbvc	r0, [r0, #-107]!	; 0xffffff95
 10c:	72006b74 	andvc	r6, r0, #116, 22	; 0x1d000
 110:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
 114:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
 118:	00726f74 	rsbseq	r6, r2, r4, ror pc
 11c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 120:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 124:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 128:	2064656e 	rsbcs	r6, r4, lr, ror #10
 12c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 130:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 134:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 138:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 13c:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 140:	31393130 	teqcc	r9, r0, lsr r1
 144:	20353230 	eorscs	r3, r5, r0, lsr r2
 148:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 14c:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 150:	415b2029 	cmpmi	fp, r9, lsr #32
 154:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 158:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 15c:	6172622d 	cmnvs	r2, sp, lsr #4
 160:	2068636e 	rsbcs	r6, r8, lr, ror #6
 164:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 168:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 16c:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 170:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 174:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 178:	613d7570 	teqvs	sp, r0, ror r5
 17c:	31316d72 	teqcc	r1, r2, ror sp
 180:	7a6a3637 	bvc	1a8da64 <reset_vector+0x1a8da64>
 184:	20732d66 	rsbscs	r2, r3, r6, ror #26
 188:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 18c:	613d656e 	teqvs	sp, lr, ror #10
 190:	31316d72 	teqcc	r1, r2, ror sp
 194:	7a6a3637 	bvc	1a8da78 <reset_vector+0x1a8da78>
 198:	20732d66 	rsbscs	r2, r3, r6, ror #26
 19c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 1a0:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 1a4:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 1a8:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 1ac:	616d2d20 	cmnvs	sp, r0, lsr #26
 1b0:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1b4:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1b8:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1bc:	6b36766d 	blvs	d9db78 <reset_vector+0xd9db78>
 1c0:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1c4:	20626467 	rsbcs	r6, r2, r7, ror #8
 1c8:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1cc:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1d0:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1d4:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1d8:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1dc:	61747365 	cmnvs	r4, r5, ror #6
 1e0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1e4:	Address 0x00000000000001e4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <reset_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reset_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <reset_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <syscall_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <syscall_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03003 	mov	r3, #3, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <syscall_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <syscall_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <syscall_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	00000060 	andeq	r0, r0, r0, rrx
	...
  38:	00000024 	andeq	r0, r0, r4, lsr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
  20:	00000063 	andeq	r0, r0, r3, rrx
  24:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  28:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  2c:	3a73253a 	bcc	1cc951c <syscall_vector+0x1cc951c>
  30:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  34:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  38:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  3c:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  40:	2064656c 	rsbcs	r6, r4, ip, ror #10
  44:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  48:	6f697470 	svcvs	0x00697470
  4c:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  50:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  54:	43502074 	cmpmi	r0, #116, 0	; 0x74
  58:	0a78253d 	beq	1e09554 <syscall_vector+0x1e09554>
  5c:	0000000a 	andeq	r0, r0, sl
  60:	00697773 	rsbeq	r7, r9, r3, ror r7

Disassembly of section .rodata:

00000000 <__FUNCTION__.3989>:
   0:	63737973 	cmnvs	r3, #1884160	; 0x1cc000
   4:	5f6c6c61 	svcpl	0x006c6c61
   8:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
   c:	Address 0x000000000000000c is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000131 	andeq	r0, r0, r1, lsr r1
  10:	0000000c 	andeq	r0, r0, ip
  14:	0000bc00 	andeq	fp, r0, r0, lsl #24
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	7e070403 	cdpvc	4, 0, cr0, cr7, cr3, {0}
  30:	03000000 	movweq	r0, #0
  34:	01250601 			; <UNDEFINED> instruction: 0x01250601
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00010605 	andeq	r0, r1, r5, lsl #12
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000011c 	andeq	r0, r0, ip, lsl r1
  48:	a2050803 	andge	r0, r5, #196608	; 0x30000
  4c:	03000000 	movweq	r0, #0
  50:	00310801 	eorseq	r0, r1, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005e07 	andeq	r5, r0, r7, lsl #28
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000004c 	andeq	r0, r0, ip, asr #32
  64:	8b070803 	blhi	1c2014 <syscall_vector+0x1c2014>
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	b0060000 	andlt	r0, r6, r0
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000101 	andeq	r0, r0, r1, lsl #2
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01170600 	tsteq	r7, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000022 	andeq	r0, r0, r2, lsr #32
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	1e030100 	adfnes	f0, f3, f0
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	0000710b 	andeq	r7, r0, fp, lsl #2
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00002403 	andeq	r2, r0, r3, lsl #8
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	33015301 	movwcc	r5, #4865	; 0x1301
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	00600305 	rsbeq	r0, r0, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	10110000 	andsne	r0, r1, r0
 158:	10000001 	andne	r0, r0, r1
 15c:	02000001 	andeq	r0, r0, #1, 0
 160:	3f110628 	svccc	0x00110628
 164:	3f000000 	svccc	0x00000000
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <syscall_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <syscall_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <syscall_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <syscall_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <syscall_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ae 	andeq	r0, r0, lr, lsr #1
   4:	008e0003 	addeq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <syscall_vector+0xffffff34>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  78:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  7c:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  80:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  84:	6977732d 	ldmdbvs	r7!, {r0, r2, r3, r5, r8, r9, ip, sp, lr}^
  88:	0100632e 	tsteq	r0, lr, lsr #6
  8c:	70720000 	rsbsvc	r0, r2, r0
  90:	00682e69 	rsbeq	r2, r8, r9, ror #28
  94:	00000002 	andeq	r0, r0, r2
  98:	05002205 	streq	r2, [r0, #-517]	; 0xfffffdfb
  9c:	00000002 	andeq	r0, r0, r2
  a0:	01061400 	tsteq	r6, r0, lsl #8
  a4:	4a062405 	bmi	1890c0 <syscall_vector+0x1890c0>
  a8:	06d60601 	ldrbeq	r0, [r6], r1, lsl #12
  ac:	000a022e 	andeq	r0, sl, lr, lsr #4
  b0:	Address 0x00000000000000b0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	2e697773 	mcrcs	7, 3, r7, cr9, cr3, {3}
  20:	79730063 	ldmdbvc	r3!, {r0, r1, r5, r6}^
  24:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
  28:	65765f6c 	ldrbvs	r5, [r6, #-3948]!	; 0xfffff094
  2c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  30:	736e7500 	cmnvc	lr, #0, 10
  34:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  38:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  3c:	63007261 	movwvs	r7, #609	; 0x261
  40:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  44:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  48:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  4c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  50:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  54:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  58:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  5c:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  60:	2074726f 	rsbscs	r7, r4, pc, ror #4
  64:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  68:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  6c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  70:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  74:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  78:	5f4e4f49 	svcpl	0x004e4f49
  7c:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  80:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  84:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  88:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  8c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  90:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  94:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  98:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  9c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  a0:	6f6c0074 	svcvs	0x006c0074
  a4:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  a8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  ac:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b0:	5f697072 	svcpl	0x00697072
  b4:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  b8:	00726168 	rsbseq	r6, r2, r8, ror #2
  bc:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  c0:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  c4:	2f616e6e 	svccs	0x00616e6e
  c8:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  cc:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  d0:	63532f73 	cmpvs	r3, #460	; 0x1cc
  d4:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; ffffff3c <syscall_vector+0xffffff3c>
  d8:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; 24 <.debug_str+0x24>
  dc:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
  e0:	6e754a2f 	vaddvs.f32	s9, s10, s31
  e4:	2f726f69 	svccs	0x00726f69
  e8:	2f323253 	svccs	0x00323253
  ec:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
  f0:	2f584c30 	svccs	0x00584c30
  f4:	6f63796d 	svcvs	0x0063796d
  f8:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; ffffff70 <syscall_vector+0xffffff70>
  fc:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 100:	61686300 	cmnvs	r8, r0, lsl #6
 104:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 108:	2074726f 	rsbscs	r7, r4, pc, ror #4
 10c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 110:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 114:	70006b74 	andvc	r6, r0, r4, ror fp
 118:	006b7475 	rsbeq	r7, fp, r5, ror r4
 11c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 120:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 124:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 128:	2064656e 	rsbcs	r6, r4, lr, ror #10
 12c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 130:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 134:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 138:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 13c:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 140:	31393130 	teqcc	r9, r0, lsr r1
 144:	20353230 	eorscs	r3, r5, r0, lsr r2
 148:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 14c:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 150:	415b2029 	cmpmi	fp, r9, lsr #32
 154:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 158:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 15c:	6172622d 	cmnvs	r2, sp, lsr #4
 160:	2068636e 	rsbcs	r6, r8, lr, ror #6
 164:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 168:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 16c:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 170:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 174:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 178:	613d7570 	teqvs	sp, r0, ror r5
 17c:	31316d72 	teqcc	r1, r2, ror sp
 180:	7a6a3637 	bvc	1a8da64 <syscall_vector+0x1a8da64>
 184:	20732d66 	rsbscs	r2, r3, r6, ror #26
 188:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 18c:	613d656e 	teqvs	sp, lr, ror #10
 190:	31316d72 	teqcc	r1, r2, ror sp
 194:	7a6a3637 	bvc	1a8da78 <syscall_vector+0x1a8da78>
 198:	20732d66 	rsbscs	r2, r3, r6, ror #26
 19c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 1a0:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 1a4:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 1a8:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 1ac:	616d2d20 	cmnvs	sp, r0, lsr #26
 1b0:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1b4:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1b8:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1bc:	6b36766d 	blvs	d9db78 <syscall_vector+0xd9db78>
 1c0:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1c4:	20626467 	rsbcs	r6, r2, r7, ror #8
 1c8:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1cc:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1d0:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1d4:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1d8:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1dc:	61747365 	cmnvs	r4, r5, ror #6
 1e0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1e4:	Address 0x00000000000001e4 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <syscall_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <syscall_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <syscall_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-handler:     file format elf32-littlearm


Disassembly of section .text:

00000000 <undefined_instruction_vector>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd00c 	sub	sp, sp, #12, 0
   8:	e58d0004 	str	r0, [sp, #4]
   c:	e59f3018 	ldr	r3, [pc, #24]	; 2c <undefined_instruction_vector+0x2c>
  10:	e58d3000 	str	r3, [sp]
  14:	e3a03002 	mov	r3, #2, 0
  18:	e59f2010 	ldr	r2, [pc, #16]	; 30 <undefined_instruction_vector+0x30>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <undefined_instruction_vector+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <undefined_instruction_vector+0x38>
  24:	ebfffffe 	bl	0 <printk>
  28:	ebfffffe 	bl	0 <clean_reboot>
  2c:	0000006c 	andeq	r0, r0, ip, rrx
	...
  38:	00000030 	andeq	r0, r0, r0, lsr r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	61666564 	cmnvs	r6, r4, ror #10
  10:	2d746c75 	ldclcs	12, cr6, [r4, #-468]!	; 0xfffffe2c
  14:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  18:	2d72656c 	cfldr64cs	mvdx6, [r2, #-432]!	; 0xfffffe50
  1c:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
  20:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
  24:	6e692d64 	cdpvs	13, 6, cr2, cr9, cr4, {3}
  28:	632e7473 			; <UNDEFINED> instruction: 0x632e7473
  2c:	00000000 	andeq	r0, r0, r0
  30:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  34:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  38:	3a73253a 	bcc	1cc9528 <undefined_instruction_vector+0x1cc9528>
  3c:	453a6425 	ldrmi	r6, [sl, #-1061]!	; 0xfffffbdb
  40:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
  44:	6e75203a 	mrcvs	0, 3, r2, cr5, cr10, {1}
  48:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  4c:	2064656c 	rsbcs	r6, r4, ip, ror #10
  50:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
  54:	6f697470 	svcvs	0x00697470
  58:	253c206e 	ldrcs	r2, [ip, #-110]!	; 0xffffff92
  5c:	61203e73 			; <UNDEFINED> instruction: 0x61203e73
  60:	43502074 	cmpmi	r0, #116, 0	; 0x74
  64:	0a78253d 	beq	1e09560 <undefined_instruction_vector+0x1e09560>
  68:	0000000a 	andeq	r0, r0, sl
  6c:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
  70:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.3989>:
   0:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
   4:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
   8:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
   c:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d
  10:	6f697463 	svcvs	0x00697463
  14:	65765f6e 	ldrbvs	r5, [r6, #-3950]!	; 0xfffff092
  18:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000016b 	andeq	r0, r0, fp, ror #2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000014a 	andeq	r0, r0, sl, asr #2
  10:	0001030c 	andeq	r0, r1, ip, lsl #6
  14:	0000a800 	andeq	sl, r0, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00003c00 	andeq	r3, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	6a070403 	bvs	1c1014 <undefined_instruction_vector+0x1c1014>
  30:	03000000 	movweq	r0, #0
  34:	013e0601 	teqeq	lr, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000f205 	andeq	pc, r0, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000135 	andeq	r0, r0, r5, lsr r1
  48:	8e050803 	cdphi	8, 0, cr0, cr5, cr3, {0}
  4c:	03000000 	movweq	r0, #0
  50:	001d0801 	andseq	r0, sp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004a07 	andeq	r4, r0, r7, lsl #20
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000038 	andeq	r0, r0, r8, lsr r0
  64:	77070803 	strvc	r0, [r7, -r3, lsl #16]
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	9c060000 	stcls	0, cr0, [r6], {-0}
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000ed 	andeq	r0, r0, sp, ror #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01300600 	teqeq	r0, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060201 	andeq	r0, r6, r1, lsl #4
  c8:	3c000000 	stccc	0, cr0, [r0], {-0}
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001419c 	muleq	r1, ip, r1
  d4:	63700a00 	cmnvs	r0, #0, 20
  d8:	2c020100 	stfcss	f0, [r2], {-0}
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	00000006 	andeq	r0, r0, r6
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00005d0b 	andeq	r5, r0, fp, lsl #26
  ec:	00015100 	andeq	r5, r1, r0, lsl #2
  f0:	00030500 	andeq	r0, r3, r0, lsl #10
  f4:	0c000000 	stceq	0, cr0, [r0], {-0}
  f8:	00000028 	andeq	r0, r0, r8, lsr #32
  fc:	00000156 	andeq	r0, r0, r6, asr r1
 100:	00000137 	andeq	r0, r0, r7, lsr r1
 104:	0550010d 	ldrbeq	r0, [r0, #-269]	; 0xfffffef3
 108:	00003003 	andeq	r3, r0, r3
 10c:	51010d00 	tstpl	r1, r0, lsl #26
 110:	00000305 	andeq	r0, r0, r5, lsl #6
 114:	010d0000 	mrseq	r0, (UNDEF: 13)
 118:	00030552 	andeq	r0, r3, r2, asr r5
 11c:	0d000000 	stceq	0, cr0, [r0, #-0]
 120:	32015301 	andcc	r5, r1, #67108864	; 0x4000000
 124:	007d020d 	rsbseq	r0, sp, sp, lsl #4
 128:	006c0305 	rsbeq	r0, ip, r5, lsl #6
 12c:	020d0000 	andeq	r0, sp, #0, 0
 130:	f303047d 	vqshl.u8	q0, <illegal reg q14.5>, <illegal reg q1.5>
 134:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
 138:	0000002c 	andeq	r0, r0, ip, lsr #32
 13c:	00000162 	andeq	r0, r0, r2, ror #2
 140:	00a80f00 	adceq	r0, r8, r0, lsl #30
 144:	01510000 	cmpeq	r1, r0
 148:	2c100000 	ldccs	0, cr0, [r0], {-0}
 14c:	1c000000 	stcne	0, cr0, [r0], {-0}
 150:	01410800 	cmpeq	r1, r0, lsl #16
 154:	fc110000 	ldc2	0, cr0, [r1], {-0}
 158:	fc000000 	stc2	0, cr0, [r0], {-0}
 15c:	02000000 	andeq	r0, r0, #0, 0
 160:	2b110628 	blcs	4418a8 <undefined_instruction_vector+0x4418a8>
 164:	2b000000 	blcs	8 <.debug_info+0x8>
 168:	02000000 	andeq	r0, r0, #0, 0
 16c:	Address 0x000000000000016c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <undefined_instruction_vector+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <undefined_instruction_vector+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <undefined_instruction_vector+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <undefined_instruction_vector+0x200c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	490e0300 	stmdbmi	lr, {r8, r9}
  94:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  98:	0c000018 	stceq	0, cr0, [r0], {24}
  9c:	01018289 	smlabbeq	r1, r9, r2, r8
  a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  a4:	00001301 	andeq	r1, r0, r1, lsl #6
  a8:	01828a0d 	orreq	r8, r2, sp, lsl #20
  ac:	91180200 	tstls	r8, r0, lsl #4
  b0:	00001842 	andeq	r1, r0, r2, asr #16
  b4:	0182890e 	orreq	r8, r2, lr, lsl #18
  b8:	31011100 	mrscc	r1, (UNDEF: 17)
  bc:	0f000013 	svceq	0x00000013
  c0:	13490101 	movtne	r0, #37121	; 0x9101
  c4:	00001301 	andeq	r1, r0, r1, lsl #6
  c8:	49002110 	stmdbmi	r0, {r4, r8, sp}
  cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
  d0:	002e1100 	eoreq	r1, lr, r0, lsl #2
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <undefined_instruction_vector+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00240000 	eoreq	r0, r4, r0
   c:	00010000 	andeq	r0, r1, r0
  10:	00002450 	andeq	r2, r0, r0, asr r4
  14:	00002700 	andeq	r2, r0, r0, lsl #14
  18:	91000200 	mrsls	r0, R8_usr
  1c:	0000276c 	andeq	r2, r0, ip, ror #14
  20:	00003c00 	andeq	r3, r0, r0, lsl #24
  24:	f3000400 	vshl.u8	d0, d0, d0
  28:	009f5001 	addseq	r5, pc, r1
  2c:	00000000 	andeq	r0, r0, r0
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000003c 	andeq	r0, r0, ip, lsr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b9 	strheq	r0, [r0], -r9
   4:	00990003 	addseq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <undefined_instruction_vector+0xffffff34>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  78:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  7c:	6e61682d 	cdpvs	8, 6, cr6, cr1, cr13, {1}
  80:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  84:	646e752d 	strbtvs	r7, [lr], #-1325	; 0xfffffad3
  88:	6e696665 	cdpvs	6, 6, cr6, cr9, cr5, {3}
  8c:	692d6465 	pushvs	{r0, r2, r5, r6, sl, sp, lr}
  90:	2e74736e 	cdpcs	3, 7, cr7, cr4, cr14, {3}
  94:	00010063 	andeq	r0, r1, r3, rrx
  98:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  9c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  a0:	05000000 	streq	r0, [r0, #-0]
  a4:	02050030 	andeq	r0, r5, #48, 0	; 0x30
  a8:	00000000 	andeq	r0, r0, r0
  ac:	05010613 	streq	r0, [r1, #-1555]	; 0xfffff9ed
  b0:	014a0632 	cmpeq	sl, r2, lsr r6
  b4:	2e06d606 	cfmadd32cs	mvax0, mvfx13, mvfx6, mvfx6
  b8:	01000a02 	tsteq	r0, r2, lsl #20
  bc:	Address 0x00000000000000bc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	65646e75 	strbvs	r6, [r4, #-3701]!	; 0xfffff18b
   4:	656e6966 	strbvs	r6, [lr, #-2406]!	; 0xfffff69a
   8:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
   c:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d
  10:	6f697463 	svcvs	0x00697463
  14:	65765f6e 	ldrbvs	r5, [r6, #-3950]!	; 0xfffff092
  18:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
  1c:	736e7500 	cmnvc	lr, #0, 10
  20:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  24:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  28:	63007261 	movwvs	r7, #609	; 0x261
  2c:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
  30:	6265725f 	rsbvs	r7, r5, #-268435451	; 0xf0000005
  34:	00746f6f 	rsbseq	r6, r4, pc, ror #30
  38:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  3c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  40:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  44:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  48:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  4c:	2074726f 	rsbscs	r7, r4, pc, ror #4
  50:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  54:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  58:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  5c:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  60:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  64:	5f4e4f49 	svcpl	0x004e4f49
  68:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
  6c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  70:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  74:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  78:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  7c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  80:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  84:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  88:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  8c:	6f6c0074 	svcvs	0x006c0074
  90:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  94:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  98:	00746e69 	rsbseq	r6, r4, r9, ror #28
  9c:	5f697072 	svcpl	0x00697072
  a0:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  a4:	00726168 	rsbseq	r6, r2, r8, ror #2
  a8:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  ac:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  b0:	2f616e6e 	svccs	0x00616e6e
  b4:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  b8:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  bc:	63532f73 	cmpvs	r3, #460	; 0x1cc
  c0:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; ffffff28 <undefined_instruction_vector+0xffffff28>
  c4:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; 10 <.debug_str+0x10>
  c8:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
  cc:	6e754a2f 	vaddvs.f32	s9, s10, s31
  d0:	2f726f69 	svccs	0x00726f69
  d4:	2f323253 	svccs	0x00323253
  d8:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
  dc:	2f584c30 	svccs	0x00584c30
  e0:	6f63796d 	svcvs	0x0063796d
  e4:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; ffffff5c <undefined_instruction_vector+0xffffff5c>
  e8:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  ec:	61686300 	cmnvs	r8, r0, lsl #6
  f0:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  f4:	2074726f 	rsbscs	r7, r4, pc, ror #4
  f8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  fc:	6e697270 	mcrvs	2, 3, r7, cr9, cr0, {3}
 100:	2e006b74 	vmovcs.16	d0[1], r6
 104:	6174732f 	cmnvs	r4, pc, lsr #6
 108:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 10c:	642f6372 	strtvs	r6, [pc], #-882	; 114 <.debug_str+0x114>
 110:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
 114:	682d746c 	stmdavs	sp!, {r2, r3, r5, r6, sl, ip, sp, lr}
 118:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 11c:	752d7265 	strvc	r7, [sp, #-613]!	; 0xfffffd9b
 120:	6665646e 	strbtvs	r6, [r5], -lr, ror #8
 124:	64656e69 	strbtvs	r6, [r5], #-3689	; 0xfffff197
 128:	736e692d 	cmnvc	lr, #737280	; 0xb4000
 12c:	00632e74 	rsbeq	r2, r3, r4, ror lr
 130:	6b747570 	blvs	1d1d6f8 <undefined_instruction_vector+0x1d1d6f8>
 134:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 138:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 13c:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
 140:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 144:	61686320 	cmnvs	r8, r0, lsr #6
 148:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
 14c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 150:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 154:	20312e32 	eorscs	r2, r1, r2, lsr lr
 158:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 15c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 160:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 164:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 168:	5b202965 	blpl	80a704 <undefined_instruction_vector+0x80a704>
 16c:	2f4d5241 	svccs	0x004d5241
 170:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 174:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 178:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 17c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 180:	6f697369 	svcvs	0x00697369
 184:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 188:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 18c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 190:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 194:	316d7261 	cmncc	sp, r1, ror #4
 198:	6a363731 	bvs	d8de64 <undefined_instruction_vector+0xd8de64>
 19c:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1a0:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 1a4:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 1a8:	316d7261 	cmncc	sp, r1, ror #4
 1ac:	6a363731 	bvs	d8de78 <undefined_instruction_vector+0xd8de78>
 1b0:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1b4:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 1b8:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 1bc:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 1c0:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 1c4:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 1c8:	206d7261 	rsbcs	r7, sp, r1, ror #4
 1cc:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1d0:	613d6863 	teqvs	sp, r3, ror #16
 1d4:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 1d8:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1dc:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1e0:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1e4:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1e8:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1ec:	20393975 	eorscs	r3, r9, r5, ror r9
 1f0:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1f4:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1f8:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1fc:	Address 0x00000000000001fc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <undefined_instruction_vector+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	100e4201 	andne	r4, lr, r1, lsl #4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <undefined_instruction_vector+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <undefined_instruction_vector+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-reboot-:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reboot_callout>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ce 	andeq	r0, r0, lr, asr #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000ee 	andeq	r0, r0, lr, ror #1
  10:	0001a30c 	andeq	sl, r1, ip, lsl #6
  14:	00008000 	andeq	r8, r0, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	42070403 	andmi	r0, r7, #50331648	; 0x3000000
  30:	03000000 	movweq	r0, #0
  34:	00e20601 	rsceq	r0, r2, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000ca05 	andeq	ip, r0, r5, lsl #20
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000d9 	ldrdeq	r0, [r0], -r9
  48:	66050803 	strvs	r0, [r5], -r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	000f0801 	andeq	r0, pc, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002f07 	andeq	r2, r0, r7, lsl #30
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000001d 	andeq	r0, r0, sp, lsl r0
  64:	4f070803 	svcmi	0x00070803
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	74060000 	strvc	r0, [r6], #-0
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000c5 	andeq	r0, r0, r5, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00d40600 	sbcseq	r0, r4, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060301 	andeq	r0, r6, r1, lsl #6
  c8:	04000000 	streq	r0, [r0], #-0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <reboot_callout+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <reboot_callout+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f00 	tsteq	r9, #0, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <reboot_callout+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ad 	andeq	r0, r0, sp, lsr #1
   4:	00910003 	addseq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <reboot_callout+0xffffff34>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  78:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  7c:	6265722d 	rsbvs	r7, r5, #-805306366	; 0xd0000002
  80:	2d746f6f 	ldclcs	15, cr6, [r4, #-444]!	; 0xfffffe44
  84:	6c6c6163 	stfvse	f6, [ip], #-396	; 0xfffffe74
  88:	2e74756f 	cdpcs	5, 7, cr7, cr4, cr15, {3}
  8c:	00010063 	andeq	r0, r1, r3, rrx
  90:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  94:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  98:	05000000 	streq	r0, [r0, #-0]
  9c:	0205001b 	andeq	r0, r5, #27, 0
  a0:	00000000 	andeq	r0, r0, r0
  a4:	011c0514 	tsteq	ip, r4, lsl r5
  a8:	01060105 	tsteq	r6, r5, lsl #2
  ac:	01000202 	tsteq	r0, r2, lsl #4
  b0:	Address 0x00000000000000b0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f626572 	svcvs	0x00626572
   4:	635f746f 	cmpvs	pc, #1862270976	; 0x6f000000
   8:	6f6c6c61 	svcvs	0x006c6c61
   c:	75007475 	strvc	r7, [r0, #-1141]	; 0xfffffb8b
  10:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  14:	2064656e 	rsbcs	r6, r4, lr, ror #10
  18:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  1c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  20:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  24:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  28:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  2c:	7300746e 	movwvc	r7, #1134	; 0x46e
  30:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  34:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  38:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  3c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  40:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  44:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  48:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  4c:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  50:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  54:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  58:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  5c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  60:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  64:	6f6c0074 	svcvs	0x006c0074
  68:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  6c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  70:	00746e69 	rsbseq	r6, r4, r9, ror #28
  74:	5f697072 	svcpl	0x00697072
  78:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  7c:	00726168 	rsbseq	r6, r2, r8, ror #2
  80:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  84:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  88:	2f616e6e 	svccs	0x00616e6e
  8c:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  90:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  94:	63532f73 	cmpvs	r3, #460	; 0x1cc
  98:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; ffffff00 <reboot_callout+0xffffff00>
  9c:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; ffffffe8 <reboot_callout+0xffffffe8>
  a0:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
  a4:	6e754a2f 	vaddvs.f32	s9, s10, s31
  a8:	2f726f69 	svccs	0x00726f69
  ac:	2f323253 	svccs	0x00323253
  b0:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
  b4:	2f584c30 	svccs	0x00584c30
  b8:	6f63796d 	svcvs	0x0063796d
  bc:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; ffffff34 <reboot_callout+0xffffff34>
  c0:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  c4:	61686300 	cmnvs	r8, r0, lsl #6
  c8:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  cc:	2074726f 	rsbscs	r7, r4, pc, ror #4
  d0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d4:	6b747570 	blvs	1d1d69c <reboot_callout+0x1d1d69c>
  d8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  dc:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  e0:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  e4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  e8:	61686320 	cmnvs	r8, r0, lsr #6
  ec:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  f0:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  f4:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  f8:	20312e32 	eorscs	r2, r1, r2, lsr lr
  fc:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 100:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 104:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 108:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 10c:	5b202965 	blpl	80a6a8 <reboot_callout+0x80a6a8>
 110:	2f4d5241 	svccs	0x004d5241
 114:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 118:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 11c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 120:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 124:	6f697369 	svcvs	0x00697369
 128:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 12c:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 130:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 134:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 138:	316d7261 	cmncc	sp, r1, ror #4
 13c:	6a363731 	bvs	d8de08 <reboot_callout+0xd8de08>
 140:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 144:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 148:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 14c:	316d7261 	cmncc	sp, r1, ror #4
 150:	6a363731 	bvs	d8de1c <reboot_callout+0xd8de1c>
 154:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 158:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 15c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 160:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 164:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 168:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 16c:	206d7261 	rsbcs	r7, sp, r1, ror #4
 170:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 174:	613d6863 	teqvs	sp, r3, ror #16
 178:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 17c:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 180:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 184:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 188:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 18c:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 190:	20393975 	eorscs	r3, r9, r5, ror r9
 194:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 198:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 19c:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1a0:	2e00676e 	cdpcs	7, 0, cr6, cr0, cr14, {3}
 1a4:	6174732f 	cmnvs	r4, pc, lsr #6
 1a8:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 1ac:	642f6372 	strtvs	r6, [pc], #-882	; 1b4 <.debug_str+0x1b4>
 1b0:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
 1b4:	722d746c 	eorvc	r7, sp, #108, 8	; 0x6c000000
 1b8:	6f6f6265 	svcvs	0x006f6265
 1bc:	61632d74 	smcvs	13012	; 0x32d4
 1c0:	756f6c6c 	strbvc	r6, [pc, #-3180]!	; fffff55c <reboot_callout+0xfffff55c>
 1c4:	00632e74 	rsbeq	r2, r3, r4, ror lr

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <reboot_callout+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reboot_callout+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <reboot_callout+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


default-reboot-:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reboot_handler>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000ce 	andeq	r0, r0, lr, asr #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000113 	andeq	r0, r0, r3, lsl r1
  10:	0000570c 	andeq	r5, r0, ip, lsl #14
  14:	00009600 	andeq	r9, r0, r0, lsl #12
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	33070403 	movwcc	r0, #29699	; 0x7403
  30:	03000000 	movweq	r0, #0
  34:	01070601 	tsteq	r7, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000e005 	andeq	lr, r0, r5
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000fe 	strdeq	r0, [r0], -lr
  48:	7c050803 	stcvc	8, cr0, [r5], {3}
  4c:	03000000 	movweq	r0, #0
  50:	00000801 	andeq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00002007 	andeq	r2, r0, r7
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000000e 	andeq	r0, r0, lr
  64:	40070803 	andmi	r0, r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	8a060000 	bhi	180008 <reboot_handler+0x180008>
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000db 	ldrdeq	r0, [r0], -fp
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00ea0600 	rsceq	r0, sl, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	000000ef 	andeq	r0, r0, pc, ror #1
  c4:	00060401 	andeq	r0, r6, r1, lsl #8
  c8:	04000000 	streq	r0, [r0], #-0
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	Address 0x00000000000000d0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <reboot_handler+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <reboot_handler+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f00 	tsteq	r9, #0, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <reboot_handler+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ad 	andeq	r0, r0, sp, lsr #1
   4:	00910003 	addseq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <reboot_handler+0xffffff34>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	66656400 	strbtvs	r6, [r5], -r0, lsl #8
  78:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
  7c:	6265722d 	rsbvs	r7, r5, #-805306366	; 0xd0000002
  80:	2d746f6f 	ldclcs	15, cr6, [r4, #-444]!	; 0xfffffe44
  84:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
  88:	2e72656c 	cdpcs	5, 7, cr6, cr2, cr12, {3}
  8c:	00010063 	andeq	r0, r1, r3, rrx
  90:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  94:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  98:	05000000 	streq	r0, [r0, #-0]
  9c:	0205001b 	andeq	r0, r5, #27, 0
  a0:	00000000 	andeq	r0, r0, r0
  a4:	011d0515 	tsteq	sp, r5, lsl r5
  a8:	01060105 	tsteq	r6, r5, lsl #2
  ac:	01000202 	tsteq	r0, r2, lsl #4
  b0:	Address 0x00000000000000b0 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6f6c0072 	svcvs	0x006c0072
  10:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  20:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  24:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  44:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  48:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  58:	6174732f 	cmnvs	r4, pc, lsr #6
  5c:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  60:	642f6372 	strtvs	r6, [pc], #-882	; 68 <.debug_str+0x68>
  64:	75616665 	strbvc	r6, [r1, #-1637]!	; 0xfffff99b
  68:	722d746c 	eorvc	r7, sp, #108, 8	; 0x6c000000
  6c:	6f6f6265 	svcvs	0x006f6265
  70:	61682d74 	smcvs	33492	; 0x82d4
  74:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  78:	00632e72 	rsbeq	r2, r3, r2, ror lr
  7c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  80:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  84:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  88:	70720074 	rsbsvc	r0, r2, r4, ror r0
  8c:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  90:	61686374 	smcvs	34356	; 0x8634
  94:	552f0072 	strpl	r0, [pc, #-114]!	; 2a <.debug_str+0x2a>
  98:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  9c:	6e6e612f 	powvsep	f6, f6, #10.0
  a0:	6f442f61 	svcvs	0x00442f61
  a4:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  a8:	2f73746e 	svccs	0x0073746e
  ac:	6f686353 	svcvs	0x00686353
  b0:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  b4:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  b8:	4a2f6567 	bmi	bd965c <reboot_handler+0xbd965c>
  bc:	6f696e75 	svcvs	0x00696e75
  c0:	32532f72 	subscc	r2, r3, #456	; 0x1c8
  c4:	53432f32 	movtpl	r2, #16178	; 0x3f32
  c8:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
  cc:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
  d0:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  d4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  d8:	63006970 	movwvs	r6, #2416	; 0x970
  dc:	00726168 	rsbseq	r6, r2, r8, ror #2
  e0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  e4:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
  e8:	75700074 	ldrbvc	r0, [r0, #-116]!	; 0xffffff8c
  ec:	72006b74 	andvc	r6, r0, #116, 22	; 0x1d000
  f0:	6f6f6265 	svcvs	0x006f6265
  f4:	61685f74 	smcvs	34292	; 0x85f4
  f8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
  fc:	6f6c0072 	svcvs	0x006c0072
 100:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 104:	7300746e 	movwvc	r7, #1134	; 0x46e
 108:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 10c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 110:	47007261 	strmi	r7, [r0, -r1, ror #4]
 114:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 118:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 11c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 120:	31303220 	teqcc	r0, r0, lsr #4
 124:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 128:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 12c:	61656c65 	cmnvs	r5, r5, ror #24
 130:	20296573 	eorcs	r6, r9, r3, ror r5
 134:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 138:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 13c:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 140:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 144:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 148:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 14c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 150:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 154:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 158:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 15c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 160:	36373131 			; <UNDEFINED> instruction: 0x36373131
 164:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 168:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 16c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 170:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 174:	36373131 			; <UNDEFINED> instruction: 0x36373131
 178:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 17c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 180:	616f6c66 	cmnvs	pc, r6, ror #24
 184:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 188:	6f733d69 	svcvs	0x00733d69
 18c:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 190:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 194:	616d2d20 	cmnvs	sp, r0, lsr #26
 198:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 19c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 1a0:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 1a4:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 1a8:	4f2d2062 	svcmi	0x002d2062
 1ac:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 1b0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 1b4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 1b8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1bc:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1c0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1c4:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <reboot_handler+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <reboot_handler+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <reboot_handler+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


delay-ncycles.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <delay_cycles>:
   0:	e2403001 	sub	r3, r0, #1, 0
   4:	e3500000 	cmp	r0, #0, 0
   8:	012fff1e 	bxeq	lr
   c:	e2811000 	add	r1, r1, #0, 0
  10:	e1a00003 	mov	r0, r3
  14:	eafffff9 	b	0 <delay_cycles>

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000e3 	andeq	r0, r0, r3, ror #1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000010e 	andeq	r0, r0, lr, lsl #2
  10:	0000f20c 	andeq	pc, r0, ip, lsl #4
  14:	00008400 	andeq	r8, r0, r0, lsl #8
  18:	00000000 	andeq	r0, r0, r0
  1c:	00001800 	andeq	r1, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	46070403 	strmi	r0, [r7], -r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	00e60601 	rsceq	r0, r6, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0000ce05 	andeq	ip, r0, r5, lsl #28
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000dd 	ldrdeq	r0, [r0], -sp
  48:	6a050803 	bvs	142014 <delay_cycles+0x142014>
  4c:	03000000 	movweq	r0, #0
  50:	00130801 	andseq	r0, r3, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00003307 	andeq	r3, r0, r7, lsl #6
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000021 	andeq	r0, r0, r1, lsr #32
  64:	53070803 	movwpl	r0, #30723	; 0x7803
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	78060000 	stmdavc	r6, {}	; <UNPREDICTABLE>
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	000000c9 	andeq	r0, r0, r9, asr #1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	00d80600 	sbcseq	r0, r8, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	00000000 	andeq	r0, r0, r0
  c4:	00060501 	andeq	r0, r6, r1, lsl #10
  c8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	000d0a9c 	muleq	sp, ip, sl
  d4:	05010000 	streq	r0, [r1, #-0]
  d8:	00002c1c 	andeq	r2, r0, ip, lsl ip
  dc:	00000400 	andeq	r0, r0, r0, lsl #8
  e0:	00000000 	andeq	r0, r0, r0
  e4:	Address 0x00000000000000e4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <delay_cycles+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <delay_cycles+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <delay_cycles+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	00001942 	andeq	r1, r0, r2, asr #18
  78:	0300050a 	movweq	r0, #1290	; 0x50a
  7c:	3b0b3a0e 	blcc	2ce8bc <delay_cycles+0x2ce8bc>
  80:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  84:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  88:	00001742 	andeq	r1, r0, r2, asr #14
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	00000004 	andeq	r0, r0, r4
   c:	04500001 	ldrbeq	r0, [r0], #-1
  10:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005300 	andeq	r5, r0, r0, lsl #6
  1c:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000018 	andeq	r0, r0, r8, lsl r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b2 	strheq	r0, [r0], -r2
   4:	00880003 	addeq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <delay_cycles+0xffffff34>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	6c656400 	cfstrdvs	mvd6, [r5], #-0
  78:	6e2d7961 	vnmulvs.f16	s14, s26, s3	; <UNPREDICTABLE>
  7c:	6c637963 			; <UNDEFINED> instruction: 0x6c637963
  80:	632e7365 			; <UNDEFINED> instruction: 0x632e7365
  84:	00000100 	andeq	r0, r0, r0, lsl #2
  88:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  8c:	00020068 	andeq	r0, r2, r8, rrx
  90:	23050000 	movwcs	r0, #20480	; 0x5000
  94:	00020500 	andeq	r0, r2, r0, lsl #10
  98:	16000000 	strne	r0, [r0], -r0
  9c:	05140505 	ldreq	r0, [r4, #-1285]	; 0xfffffafb
  a0:	1005010a 	andne	r0, r5, sl, lsl #2
  a4:	0a050106 	beq	1404c4 <delay_cycles+0x1404c4>
  a8:	0609052e 	streq	r0, [r9], -lr, lsr #10
  ac:	0610054b 	ldreq	r0, [r0], -fp, asr #10
  b0:	0004022d 	andeq	r0, r4, sp, lsr #4
  b4:	Address 0x00000000000000b4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	616c6564 	cmnvs	ip, r4, ror #10
   4:	79635f79 	stmdbvc	r3!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
   8:	73656c63 	cmnvc	r5, #25344	; 0x6300
   c:	63697400 	cmnvs	r9, #0, 8
  10:	7500736b 	strvc	r7, [r0, #-875]	; 0xfffffc95
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  20:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  24:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	7300746e 	movwvc	r7, #1134	; 0x46e
  34:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  38:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  3c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  40:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  44:	6e750074 	mrcvs	0, 3, r0, cr5, cr4, {3}
  48:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  4c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  50:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  54:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  58:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  5c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  60:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  64:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  68:	6f6c0074 	svcvs	0x006c0074
  6c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  70:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  74:	00746e69 	rsbseq	r6, r4, r9, ror #28
  78:	5f697072 	svcpl	0x00697072
  7c:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
  80:	00726168 	rsbseq	r6, r2, r8, ror #2
  84:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  88:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
  8c:	2f616e6e 	svccs	0x00616e6e
  90:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
  94:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
  98:	63532f73 	cmpvs	r3, #460	; 0x1cc
  9c:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; ffffff04 <delay_cycles+0xffffff04>
  a0:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; ffffffec <delay_cycles+0xffffffec>
  a4:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
  a8:	6e754a2f 	vaddvs.f32	s9, s10, s31
  ac:	2f726f69 	svccs	0x00726f69
  b0:	2f323253 	svccs	0x00323253
  b4:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
  b8:	2f584c30 	svccs	0x00584c30
  bc:	6f63796d 	svcvs	0x0063796d
  c0:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; ffffff38 <delay_cycles+0xffffff38>
  c4:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
  c8:	61686300 	cmnvs	r8, r0, lsl #6
  cc:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
  d0:	2074726f 	rsbscs	r7, r4, pc, ror #4
  d4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d8:	6b747570 	blvs	1d1d6a0 <delay_cycles+0x1d1d6a0>
  dc:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  e0:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  e4:	69730074 	ldmdbvs	r3!, {r2, r4, r5, r6}^
  e8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  ec:	61686320 	cmnvs	r8, r0, lsr #6
  f0:	2f2e0072 	svccs	0x002e0072
  f4:	66617473 			; <UNDEFINED> instruction: 0x66617473
  f8:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  fc:	65642f63 	strbvs	r2, [r4, #-3939]!	; 0xfffff09d
 100:	2d79616c 	ldfcse	f6, [r9, #-432]!	; 0xfffffe50
 104:	6379636e 	cmnvs	r9, #-1207959551	; 0xb8000001
 108:	2e73656c 	cdpcs	5, 7, cr6, cr3, cr12, {3}
 10c:	4e470063 	cdpmi	0, 4, cr0, cr7, cr3, {3}
 110:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 114:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 118:	20312e32 	eorscs	r2, r1, r2, lsr lr
 11c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 120:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 124:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 128:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 12c:	5b202965 	blpl	80a6c8 <delay_cycles+0x80a6c8>
 130:	2f4d5241 	svccs	0x004d5241
 134:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 138:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 13c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 140:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 144:	6f697369 	svcvs	0x00697369
 148:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 14c:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 150:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 154:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 158:	316d7261 	cmncc	sp, r1, ror #4
 15c:	6a363731 	bvs	d8de28 <delay_cycles+0xd8de28>
 160:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 164:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 168:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 16c:	316d7261 	cmncc	sp, r1, ror #4
 170:	6a363731 	bvs	d8de3c <delay_cycles+0xd8de3c>
 174:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 178:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 17c:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 180:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 184:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 188:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 18c:	206d7261 	rsbcs	r7, sp, r1, ror #4
 190:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 194:	613d6863 	teqvs	sp, r3, ror #16
 198:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 19c:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1a0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1a4:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1a8:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1ac:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1b0:	20393975 	eorscs	r3, r9, r5, ror r9
 1b4:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 1b8:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 1bc:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 1c0:	Address 0x00000000000001c0 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <delay_cycles+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_cycles+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <delay_cycles+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


enable-disable.:     file format elf32-littlearm


Disassembly of section .text:

00000000 <system_enable_interrupts>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e3c00080 	bic	r0, r0, #128, 0	; 0x80
   8:	e121f000 	msr	CPSR_c, r0
   c:	e12fff1e 	bx	lr

00000010 <system_disable_interrupts>:
  10:	e10f0000 	mrs	r0, CPSR
  14:	e3800080 	orr	r0, r0, #128, 0	; 0x80
  18:	e121f000 	msr	CPSR_c, r0
  1c:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <system_disable_interrupts+0x168d81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


fp-support.o:     file format elf32-littlearm


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	0x168d82c
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


interrupts-c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <int_init>:
   0:	e92d4010 	push	{r4, lr}
   4:	ebfffffe 	bl	0 <dev_barrier>
   8:	e3e01000 	mvn	r1, #0, 0
   c:	e59f0044 	ldr	r0, [pc, #68]	; 58 <int_init+0x58>
  10:	ebfffffe 	bl	0 <PUT32>
  14:	e3e01000 	mvn	r1, #0, 0
  18:	e59f003c 	ldr	r0, [pc, #60]	; 5c <int_init+0x5c>
  1c:	ebfffffe 	bl	0 <PUT32>
  20:	ebfffffe 	bl	0 <dev_barrier>
  24:	e59f0034 	ldr	r0, [pc, #52]	; 60 <int_init+0x60>
  28:	e59f3034 	ldr	r3, [pc, #52]	; 64 <int_init+0x64>
  2c:	e0400003 	sub	r0, r0, r3
  30:	e1a00140 	asr	r0, r0, #2
  34:	e3a03000 	mov	r3, #0, 0
  38:	e1530000 	cmp	r3, r0
  3c:	28bd8010 	popcs	{r4, pc}
  40:	e1a02103 	lsl	r2, r3, #2
  44:	e59f1018 	ldr	r1, [pc, #24]	; 64 <int_init+0x64>
  48:	e7911103 	ldr	r1, [r1, r3, lsl #2]
  4c:	e5821000 	str	r1, [r2]
  50:	e2833001 	add	r3, r3, #1, 0
  54:	eafffff7 	b	38 <int_init+0x38>
  58:	2000b21c 	andcs	fp, r0, ip, lsl r2
  5c:	2000b220 	andcs	fp, r0, r0, lsr #4
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000212 	andeq	r0, r0, r2, lsl r2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000001cb 	andeq	r0, r0, fp, asr #3
  10:	0001860c 	andeq	r8, r1, ip, lsl #12
  14:	00011000 	andeq	r1, r1, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00006800 	andeq	r6, r0, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	d2070403 	andle	r0, r7, #50331648	; 0x3000000
  30:	03000000 	movweq	r0, #0
  34:	01bf0601 			; <UNDEFINED> instruction: 0x01bf0601
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00015a05 	andeq	r5, r1, r5, lsl #20
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000017d 	andeq	r0, r0, sp, ror r1
  48:	f6050803 			; <UNDEFINED> instruction: 0xf6050803
  4c:	03000000 	movweq	r0, #0
  50:	00700801 	rsbseq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00009007 	andeq	r9, r0, r7
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	0000007e 	andeq	r0, r0, lr, ror r0
  64:	df070803 	svcle	0x00070803
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	04060000 	streq	r0, [r6], #-0
  7c:	02000001 	andeq	r0, r0, #1, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	00000155 	andeq	r0, r0, r5, asr r1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01720600 	cmneq	r2, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	002c0407 	eoreq	r0, ip, r7, lsl #8
  c4:	14030000 	strne	r0, [r3], #-0
  c8:	00013106 	andeq	r3, r1, r6, lsl #2
  cc:	02890a00 	addeq	r0, r9, #0, 20
  d0:	b2000000 	andlt	r0, r0, #0, 0
  d4:	000a2000 	andeq	r2, sl, r0
  d8:	00000000 	andeq	r0, r0, r0
  dc:	0a2000b2 	beq	8003ac <int_init+0x8003ac>
  e0:	000000a3 	andeq	r0, r0, r3, lsr #1
  e4:	2000b204 	andcs	fp, r0, r4, lsl #4
  e8:	0001640a 	andeq	r6, r1, sl, lsl #8
  ec:	00b20800 	adcseq	r0, r2, r0, lsl #16
  f0:	00250a20 	eoreq	r0, r5, r0, lsr #20
  f4:	b20c0000 	andlt	r0, ip, #0, 0
  f8:	540a2000 	strpl	r2, [sl], #-0
  fc:	10000000 	andne	r0, r0, r0
 100:	0a2000b2 	beq	8003d0 <int_init+0x8003d0>
 104:	00000062 	andeq	r0, r0, r2, rrx
 108:	2000b214 	andcs	fp, r0, r4, lsl r2
 10c:	0000420a 	andeq	r4, r0, sl, lsl #4
 110:	00b21800 	adcseq	r1, r2, r0, lsl #16
 114:	01a10a20 			; <UNDEFINED> instruction: 0x01a10a20
 118:	b21c0000 	andslt	r0, ip, #0, 0
 11c:	b00a2000 	andlt	r2, sl, r0
 120:	20000001 	andcs	r0, r0, r1
 124:	0a2000b2 	beq	8003f4 <int_init+0x8003f4>
 128:	00000012 	andeq	r0, r0, r2, lsl r0
 12c:	2000b224 	andcs	fp, r0, r4, lsr #4
 130:	02800b00 	addeq	r0, r0, #0, 22
 134:	1b010000 	blne	4013c <int_init+0x4013c>
 138:	00000006 	andeq	r0, r0, r6
 13c:	00006800 	andeq	r6, r0, r0, lsl #16
 140:	f79c0100 			; <UNDEFINED> instruction: 0xf79c0100
 144:	06000001 	streq	r0, [r0], -r1
 148:	00000031 	andeq	r0, r0, r1, lsr r0
 14c:	2c152301 	ldccs	3, cr2, [r5], {1}
 150:	06000000 	streq	r0, [r0], -r0
 154:	000000b1 	strheq	r0, [r0], -r1
 158:	2c152401 	cfldrscs	mvf2, [r5], {1}
 15c:	0c000000 	stceq	0, cr0, [r0], {-0}
 160:	00747364 	rsbseq	r7, r4, r4, ror #6
 164:	f70f2701 			; <UNDEFINED> instruction: 0xf70f2701
 168:	00000001 	andeq	r0, r0, r1
 16c:	6372730d 	cmnvs	r2, #872415232	; 0x34000000
 170:	13280100 			; <UNDEFINED> instruction: 0x13280100
 174:	000001f7 	strdeq	r0, [r0], -r7
 178:	01006e0e 	tsteq	r0, lr, lsl #28
 17c:	002c1229 	eoreq	r1, ip, r9, lsr #4
 180:	00020000 	andeq	r0, r2, r0
 184:	00000000 	andeq	r0, r0, r0
 188:	340f0000 	strcc	r0, [pc], #-0	; 8 <.debug_info+0x8>
 18c:	34000000 	strcc	r0, [r0], #-0
 190:	aa000000 	bge	198 <.debug_info+0x198>
 194:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 198:	2a010069 	bcs	40344 <int_init+0x40344>
 19c:	0000250d 	andeq	r2, r0, sp, lsl #10
 1a0:	00001900 	andeq	r1, r0, r0, lsl #18
 1a4:	00001500 	andeq	r1, r0, r0, lsl #10
 1a8:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
 1ac:	fd000000 	stc2	0, cr0, [r0, #-0]
 1b0:	11000001 	tstne	r0, r1
 1b4:	00000014 	andeq	r0, r0, r4, lsl r0
 1b8:	00000209 	andeq	r0, r0, r9, lsl #4
 1bc:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 1c0:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 1c4:	00b21c0c 	adcseq	r1, r2, ip, lsl #24
 1c8:	51011220 	tstpl	r1, r0, lsr #4
 1cc:	00ff0902 	rscseq	r0, pc, r2, lsl #18
 1d0:	00002011 	andeq	r2, r0, r1, lsl r0
 1d4:	00020900 	andeq	r0, r2, r0, lsl #18
 1d8:	0001ed00 	andeq	lr, r1, r0, lsl #26
 1dc:	50011200 	andpl	r1, r1, r0, lsl #4
 1e0:	b2200c05 	eorlt	r0, r0, #1280	; 0x500
 1e4:	01122000 	tsteq	r2, r0
 1e8:	ff090251 			; <UNDEFINED> instruction: 0xff090251
 1ec:	00241000 	eoreq	r1, r4, r0
 1f0:	01fd0000 	mvnseq	r0, r0
 1f4:	07000000 	streq	r0, [r0, -r0]
 1f8:	00002c04 	andeq	r2, r0, r4, lsl #24
 1fc:	00c61300 	sbceq	r1, r6, r0, lsl #6
 200:	00c60000 	sbceq	r0, r6, r0
 204:	9e020000 	cdpls	0, 0, cr0, cr2, cr0, {0}
 208:	01771306 	cmneq	r7, r6, lsl #6
 20c:	01770000 	cmneq	r7, r0
 210:	af020000 	svcge	0x00020000
 214:	Address 0x0000000000000214 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <int_init+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <int_init+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	04090000 	streq	r0, [r9], #-0
  60:	0b0b3e01 	bleq	2cf86c <int_init+0x2cf86c>
  64:	3a13490b 	bcc	4d2498 <int_init+0x4d2498>
  68:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  6c:	0013010b 	andseq	r0, r3, fp, lsl #2
  70:	00280a00 	eoreq	r0, r8, r0, lsl #20
  74:	061c0e03 	ldreq	r0, [ip], -r3, lsl #28
  78:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
  7c:	03193f01 	tsteq	r9, #1, 30
  80:	3b0b3a0e 	blcc	2ce8c0 <int_init+0x2ce8c0>
  84:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  88:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  8c:	97184006 	ldrls	r4, [r8, -r6]
  90:	13011942 	movwne	r1, #6466	; 0x1942
  94:	340c0000 	strcc	r0, [ip], #-0
  98:	3a080300 	bcc	200ca0 <int_init+0x200ca0>
  9c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a0:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
  a4:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
  a8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  ac:	0b3b0b3a 	bleq	ec2d9c <int_init+0xec2d9c>
  b0:	13490b39 	movtne	r0, #39737	; 0x9b39
  b4:	340e0000 	strcc	r0, [lr], #-0
  b8:	3a080300 	bcc	200cc0 <int_init+0x200cc0>
  bc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  c0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  c4:	1742b717 	smlaldne	fp, r2, r7, r7
  c8:	0b0f0000 	bleq	3c00d0 <int_init+0x3c00d0>
  cc:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  d0:	00130106 	andseq	r0, r3, r6, lsl #2
  d4:	82891000 	addhi	r1, r9, #0, 0
  d8:	01110001 	tsteq	r1, r1
  dc:	00001331 	andeq	r1, r0, r1, lsr r3
  e0:	01828911 	orreq	r8, r2, r1, lsl r9
  e4:	31011101 	tstcc	r1, r1, lsl #2
  e8:	00130113 	andseq	r0, r3, r3, lsl r1
  ec:	828a1200 	addhi	r1, sl, #0, 4
  f0:	18020001 	stmdane	r2, {r0}
  f4:	00184291 	mulseq	r8, r1, r2
  f8:	002e1300 	eoreq	r1, lr, r0, lsl #6
  fc:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 100:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 104:	0b3b0b3a 	bleq	ec2df4 <int_init+0xec2df4>
 108:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00340000 	eorseq	r0, r4, r0
   4:	00680000 	rsbeq	r0, r8, r0
   8:	00010000 	andeq	r0, r1, r0
   c:	00000050 	andeq	r0, r0, r0, asr r0
  10:	00000000 	andeq	r0, r0, r0
  14:	00000200 	andeq	r0, r0, r0, lsl #4
  18:	00003400 	andeq	r3, r0, r0, lsl #8
  1c:	00003800 	andeq	r3, r0, r0, lsl #16
  20:	30000200 	andcc	r0, r0, r0, lsl #4
  24:	0000389f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
  28:	00006800 	andeq	r6, r0, r0, lsl #16
  2c:	53000100 	movwpl	r0, #256	; 0x100
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000068 	andeq	r0, r0, r8, rrx
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000106 	andeq	r0, r0, r6, lsl #2
   4:	009b0003 	addseq	r0, fp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <int_init+0xffffff34>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
  78:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  7c:	2d737470 	cfldrdcs	mvd7, [r3, #-448]!	; 0xfffffe40
  80:	00632e63 	rsbeq	r2, r3, r3, ror #28
  84:	72000001 	andvc	r0, r0, #1, 0
  88:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  8c:	00000200 	andeq	r0, r0, r0, lsl #4
  90:	2d697072 	stclcs	0, cr7, [r9, #-456]!	; 0xfffffe38
  94:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  98:	70757272 	rsbsvc	r7, r5, r2, ror r2
  9c:	682e7374 	stmdavs	lr!, {r2, r4, r5, r6, r8, r9, ip, sp, lr}
  a0:	00000200 	andeq	r0, r0, r0, lsl #4
  a4:	00150500 	andseq	r0, r5, r0, lsl #10
  a8:	00000205 	andeq	r0, r0, r5, lsl #4
  ac:	1a030000 	bne	c00b4 <int_init+0xc00b4>
  b0:	31050501 	tstcc	r5, r1, lsl #10
  b4:	3067672f 	rsbcc	r6, r7, pc, lsr #14
  b8:	12051513 	andne	r1, r5, #79691776	; 0x4c00000
  bc:	05051406 	streq	r1, [r5, #-1030]	; 0xfffffbfa
  c0:	09058306 	stmdbeq	r5, {r1, r2, r8, r9, pc}
  c4:	060d0501 	streq	r0, [sp], -r1, lsl #10
  c8:	00140501 	andseq	r0, r4, r1, lsl #10
  cc:	06010402 	streq	r0, [r1], -r2, lsl #8
  d0:	0005052e 	andeq	r0, r5, lr, lsr #10
  d4:	06010402 	streq	r0, [r1], -r2, lsl #8
  d8:	00090501 	andeq	r0, r9, r1, lsl #10
  dc:	06030402 	streq	r0, [r3], -r2, lsl #8
  e0:	0015054b 	andseq	r0, r5, fp, asr #10
  e4:	06030402 	streq	r0, [r3], -r2, lsl #8
  e8:	00100501 	andseq	r0, r0, r1, lsl #10
  ec:	66030402 	strvs	r0, [r3], -r2, lsl #8
  f0:	02001b05 	andeq	r1, r0, #5120	; 0x1400
  f4:	2d060304 	stccs	3, cr0, [r6, #-16]
  f8:	02001c05 	andeq	r1, r0, #1280	; 0x500
  fc:	01060304 	tsteq	r6, r4, lsl #6
 100:	03040200 	movweq	r0, #16896	; 0x4200
 104:	000a022e 	andeq	r0, sl, lr, lsr #4
 108:	Address 0x0000000000000108 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	69736162 	ldmdbvs	r3!, {r1, r5, r6, r8, sp, lr}^
   8:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
   c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
  10:	69440067 	stmdbvs	r4, {r0, r1, r2, r5, r6}^
  14:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
  18:	61425f65 	cmpvs	r2, r5, ror #30
  1c:	5f636973 	svcpl	0x00636973
  20:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
  24:	51494600 	cmppl	r9, r0, lsl #12
  28:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
  2c:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; fffffe64 <int_init+0xfffffe64>
  30:	6e695f00 	cdpvs	15, 6, cr5, cr9, cr0, {0}
  34:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  38:	5f747075 	svcpl	0x00747075
  3c:	6c626174 	stfvse	f6, [r2], #-464	; 0xfffffe30
  40:	6e450065 	cdpvs	0, 4, cr0, cr5, cr5, {3}
  44:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  48:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
  4c:	495f6369 	ldmdbmi	pc, {r0, r3, r5, r6, r8, r9, sp, lr}^	; <UNPREDICTABLE>
  50:	00735152 	rsbseq	r5, r3, r2, asr r1
  54:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
  58:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
  5c:	5f735152 	svcpl	0x00735152
  60:	6e450031 	mcrvs	0, 2, r0, cr5, cr1, {1}
  64:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  68:	5152495f 	cmppl	r2, pc, asr r9
  6c:	00325f73 	eorseq	r5, r2, r3, ror pc
  70:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  74:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  78:	61686320 	cmnvs	r8, r0, lsr #6
  7c:	6f6c0072 	svcvs	0x006c0072
  80:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  84:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  88:	2064656e 	rsbcs	r6, r4, lr, ror #10
  8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  90:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  94:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  98:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  9c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  a0:	4900746e 	stmdbmi	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
  a4:	705f5152 	subsvc	r5, pc, r2, asr r1	; <UNPREDICTABLE>
  a8:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  ac:	315f676e 	cmpcc	pc, lr, ror #14
  b0:	6e695f00 	cdpvs	15, 6, cr5, cr9, cr0, {0}
  b4:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  b8:	5f747075 	svcpl	0x00747075
  bc:	6c626174 	stfvse	f6, [r2], #-464	; 0xfffffe30
  c0:	6e655f65 	cdpvs	15, 6, cr5, cr5, cr5, {3}
  c4:	65640064 	strbvs	r0, [r4, #-100]!	; 0xffffff9c
  c8:	61625f76 	smcvs	9718	; 0x25f6
  cc:	65697272 	strbvs	r7, [r9, #-626]!	; 0xfffffd8e
  d0:	6e750072 	mrcvs	0, 3, r0, cr5, cr2, {3}
  d4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  d8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  dc:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  e0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  e8:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  ec:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  f0:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  f4:	6f6c0074 	svcvs	0x006c0074
  f8:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  fc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 100:	00746e69 	rsbseq	r6, r4, r9, ror #28
 104:	5f697072 	svcpl	0x00697072
 108:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 10c:	00726168 	rsbseq	r6, r2, r8, ror #2
 110:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 114:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
 118:	2f616e6e 	svccs	0x00616e6e
 11c:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
 120:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
 124:	63532f73 	cmpvs	r3, #460	; 0x1cc
 128:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; ffffff90 <int_init+0xffffff90>
 12c:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; 78 <.debug_str+0x78>
 130:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
 134:	6e754a2f 	vaddvs.f32	s9, s10, s31
 138:	2f726f69 	svccs	0x00726f69
 13c:	2f323253 	svccs	0x00323253
 140:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 144:	2f584c30 	svccs	0x00584c30
 148:	6f63796d 	svcvs	0x0063796d
 14c:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; ffffffc4 <int_init+0xffffffc4>
 150:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 154:	61686300 	cmnvs	r8, r0, lsl #6
 158:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 15c:	2074726f 	rsbscs	r7, r4, pc, ror #4
 160:	00746e69 	rsbseq	r6, r4, r9, ror #28
 164:	5f515249 	svcpl	0x00515249
 168:	646e6570 	strbtvs	r6, [lr], #-1392	; 0xfffffa90
 16c:	5f676e69 	svcpl	0x00676e69
 170:	75700032 	ldrbvc	r0, [r0, #-50]!	; 0xffffffce
 174:	50006b74 	andpl	r6, r0, r4, ror fp
 178:	32335455 	eorscc	r5, r3, #1426063360	; 0x55000000
 17c:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 180:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
 184:	2f2e0074 	svccs	0x002e0074
 188:	66617473 			; <UNDEFINED> instruction: 0x66617473
 18c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
 190:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
 194:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
 198:	73747075 	cmnvc	r4, #117, 0	; 0x75
 19c:	632e632d 			; <UNDEFINED> instruction: 0x632e632d
 1a0:	73694400 	cmnvc	r9, #0, 8
 1a4:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 1a8:	5152495f 	cmppl	r2, pc, asr r9
 1ac:	00315f73 	eorseq	r5, r1, r3, ror pc
 1b0:	61736944 	cmnvs	r3, r4, asr #18
 1b4:	5f656c62 	svcpl	0x00656c62
 1b8:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
 1bc:	7300325f 	movwvc	r3, #607	; 0x25f
 1c0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1c4:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 1c8:	47007261 	strmi	r7, [r0, -r1, ror #4]
 1cc:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 1d0:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 1d4:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 1d8:	31303220 	teqcc	r0, r0, lsr #4
 1dc:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 1e0:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 1e4:	61656c65 	cmnvs	r5, r5, ror #24
 1e8:	20296573 	eorcs	r6, r9, r3, ror r5
 1ec:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 1f0:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 1f4:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 1f8:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 1fc:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 200:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 204:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 208:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 20c:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 210:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 214:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 218:	36373131 			; <UNDEFINED> instruction: 0x36373131
 21c:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 220:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 224:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 228:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 22c:	36373131 			; <UNDEFINED> instruction: 0x36373131
 230:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 234:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 238:	616f6c66 	cmnvs	pc, r6, ror #24
 23c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 240:	6f733d69 	svcvs	0x00733d69
 244:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 248:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 24c:	616d2d20 	cmnvs	sp, r0, lsr #26
 250:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 254:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 258:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 25c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 260:	4f2d2062 	svcmi	0x002d2062
 264:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 268:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 26c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 270:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 274:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 278:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 27c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 280:	5f746e69 	svcpl	0x00746e69
 284:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
 288:	51524900 	cmppl	r2, r0, lsl #18
 28c:	7361425f 	cmnvc	r1, #-268435451	; 0xf0000005
 290:	Address 0x0000000000000290 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <int_init+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000068 	andeq	r0, r0, r8, rrx
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <int_init+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <int_init+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


maybe.o:     file format elf32-littlearm


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000000b4 	strheq	r0, [r0], -r4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000f3 	strdeq	r0, [r0], -r3
  10:	0000d30c 	andeq	sp, r0, ip, lsl #6
  14:	00007100 	andeq	r7, r0, r0, lsl #2
  18:	00000000 	andeq	r0, r0, r0
  1c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  20:	00746e69 	rsbseq	r6, r4, r9, ror #28
  24:	33070403 	movwcc	r0, #29699	; 0x7403
  28:	03000000 	movweq	r0, #0
  2c:	00e70601 	rsceq	r0, r7, r1, lsl #12
  30:	02030000 	andeq	r0, r3, #0, 0
  34:	0000bb05 	andeq	fp, r0, r5, lsl #22
  38:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  3c:	000000ca 	andeq	r0, r0, sl, asr #1
  40:	57050803 	strpl	r0, [r5, -r3, lsl #16]
  44:	03000000 	movweq	r0, #0
  48:	00000801 	andeq	r0, r0, r1, lsl #16
  4c:	02030000 	andeq	r0, r3, #0, 0
  50:	00002007 	andeq	r2, r0, r7
  54:	07040300 	streq	r0, [r4, -r0, lsl #6]
  58:	0000000e 	andeq	r0, r0, lr
  5c:	40070803 	andmi	r0, r7, r3, lsl #16
  60:	04000000 	streq	r0, [r0], #-0
  64:	0000001d 	andeq	r0, r0, sp, lsl r0
  68:	00000072 	andeq	r0, r0, r2, ror r0
  6c:	00001d05 	andeq	r1, r0, r5, lsl #26
  70:	65060000 	strvs	r0, [r6, #-0]
  74:	01000000 	mrseq	r0, (UNDEF: 0)
  78:	007e0e1c 	rsbseq	r0, lr, ip, lsl lr
  7c:	04070000 	streq	r0, [r7], #-0
  80:	00000063 	andeq	r0, r0, r3, rrx
  84:	00001d04 	andeq	r1, r0, r4, lsl #26
  88:	00009300 	andeq	r9, r0, r0, lsl #6
  8c:	00930500 	addseq	r0, r3, r0, lsl #10
  90:	07000000 	streq	r0, [r0, -r0]
  94:	0000a004 	andeq	sl, r0, r4
  98:	08010300 	stmdaeq	r1, {r8, r9}
  9c:	000000b6 	strheq	r0, [r0], -r6
  a0:	00009908 	andeq	r9, r0, r8, lsl #18
  a4:	00c50600 	sbceq	r0, r5, r0, lsl #12
  a8:	21010000 	mrscs	r0, (UNDEF: 1)
  ac:	0000b10e 	andeq	fp, r0, lr, lsl #2
  b0:	84040700 	strhi	r0, [r4], #-1792	; 0xfffff900
  b4:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	100e1b0e 	andne	r1, lr, lr, lsl #22
   c:	02000017 	andeq	r0, r0, #23, 0
  10:	0b0b0024 	bleq	0x2c00a8
  14:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  18:	24030000 	strcs	r0, [r3], #-0
  1c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  20:	000e030b 	andeq	r0, lr, fp, lsl #6
  24:	01150400 	tsteq	r5, r0, lsl #8
  28:	13491927 	movtne	r1, #39207	; 0x9927
  2c:	00001301 	andeq	r1, r0, r1, lsl #6
  30:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  34:	06000013 			; <UNDEFINED> instruction: 0x06000013
  38:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  3c:	0b3b0b3a 	bleq	0xec2d2c
  40:	13490b39 	movtne	r0, #39737	; 0x9b39
  44:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  48:	0f070000 	svceq	0x00070000
  4c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  50:	08000013 	stmdaeq	r0, {r0, r1, r4}
  54:	13490026 	movtne	r0, #36902	; 0x9026
  58:	Address 0x0000000000000058 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000014 	andeq	r0, r0, r4, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000006f 	andeq	r0, r0, pc, rrx
   4:	00690003 	rsbeq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  20:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  24:	442f616e 	strtmi	r6, [pc], #-366	; 0x2c
  28:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  2c:	73746e65 	cmnvc	r4, #1616	; 0x650
  30:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  34:	2f6c6f6f 	svccs	0x006c6f6f
  38:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  3c:	2f656765 	svccs	0x00656765
  40:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  44:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  48:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  4c:	30343253 	eorscc	r3, r4, r3, asr r2
  50:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; 0xffffff28
  54:	646f6379 	strbtvs	r6, [pc], #-889	; 0x5c
  58:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  5c:	2f697062 	svccs	0x00697062
  60:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  64:	00656475 	rsbeq	r6, r5, r5, ror r4
  68:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  6c:	0100682e 	tsteq	r0, lr, lsr #16
  70:	Address 0x0000000000000070 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
   4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
   8:	61686320 	cmnvs	r8, r0, lsr #6
   c:	6f6c0072 	svcvs	0x006c0072
  10:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  14:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  18:	2064656e 	rsbcs	r6, r4, lr, ror #10
  1c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  20:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
  24:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
  28:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  2c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  30:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
  34:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  38:	2064656e 	rsbcs	r6, r4, lr, ror #10
  3c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  40:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  44:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  48:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  4c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  50:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  54:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  58:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  5c:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  60:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  64:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  68:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  6c:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  70:	73552f00 	cmpvc	r5, #0, 30
  74:	2f737265 	svccs	0x00737265
  78:	616e6e61 	cmnvs	lr, r1, ror #28
  7c:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  80:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  84:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  88:	6f6f6863 	svcvs	0x006f6863
  8c:	6f432f6c 	svcvs	0x00432f6c
  90:	67656c6c 	strbvs	r6, [r5, -ip, ror #24]!
  94:	754a2f65 	strbvc	r2, [sl, #-3941]	; 0xfffff09b
  98:	726f696e 	rsbvc	r6, pc, #1802240	; 0x1b8000
  9c:	3232532f 	eorscc	r5, r2, #-1140850688	; 0xbc000000
  a0:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
  a4:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
  a8:	63796d2f 	cmnvs	r9, #3008	; 0xbc0
  ac:	2f65646f 	svccs	0x0065646f
  b0:	7062696c 	rsbvc	r6, r2, ip, ror #18
  b4:	68630069 	stmdavs	r3!, {r0, r3, r5, r6}^
  b8:	73007261 	movwvc	r7, #609	; 0x261
  bc:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  c0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c4:	74757000 	ldrbtvc	r7, [r5], #-0
  c8:	6f6c006b 	svcvs	0x006c006b
  cc:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  d0:	2e00746e 	cdpcs	4, 0, cr7, cr0, cr14, {3}
  d4:	6174732f 	cmnvs	r4, pc, lsr #6
  d8:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  dc:	6d2f6372 	stcvs	3, cr6, [pc, #-456]!	; 0xffffff1c
  e0:	65627961 	strbvs	r7, [r2, #-2401]!	; 0xfffff69f
  e4:	7300632e 	movwvc	r6, #814	; 0x32e
  e8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  ec:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  f0:	47007261 	strmi	r7, [r0, -r1, ror #4]
  f4:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  f8:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
  fc:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 100:	31303220 	teqcc	r0, r0, lsr #4
 104:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 108:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 10c:	61656c65 	cmnvs	r5, r5, ror #24
 110:	20296573 	eorcs	r6, r9, r3, ror r5
 114:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 118:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 11c:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 120:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 124:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 128:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 12c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 130:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 134:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 138:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 13c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 140:	36373131 			; <UNDEFINED> instruction: 0x36373131
 144:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 148:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 14c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 150:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 154:	36373131 			; <UNDEFINED> instruction: 0x36373131
 158:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 15c:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 160:	616f6c66 	cmnvs	pc, r6, ror #24
 164:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 168:	6f733d69 	svcvs	0x00733d69
 16c:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 170:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 174:	616d2d20 	cmnvs	sp, r0, lsr #26
 178:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 17c:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 180:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 184:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 188:	4f2d2062 	svcmi	0x002d2062
 18c:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 190:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 194:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 198:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 19c:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1a0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1a4:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	0x80a5f0
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003741 	andeq	r3, r0, r1, asr #14
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002d 	andeq	r0, r0, sp, lsr #32
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	36373131 			; <UNDEFINED> instruction: 0x36373131
  18:	2d465a4a 	vstrcs	s11, [r6, #-296]	; 0xfffffed8
  1c:	07060053 	smlsdeq	r6, r3, r0, r0
  20:	01090108 	tsteq	r9, r8, lsl #2
  24:	01140412 	tsteq	r4, r2, lsl r4
  28:	03170115 	tsteq	r7, #1073741829	; 0x40000005
  2c:	01190118 	tsteq	r9, r8, lsl r1
  30:	011e011a 	tsteq	lr, sl, lsl r1
  34:	01440122 	cmpeq	r4, r2, lsr #2

mem-barrier.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <dev_barrier>:
   0:	eafffffe 	b	10 <dsb>

00000004 <dmb>:
   4:	e3a00000 	mov	r0, #0, 0
   8:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
   c:	e12fff1e 	bx	lr

00000010 <dsb>:
  10:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  14:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <dsb+0x168d81c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


panic.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <panic>:
   0:	e92d4010 	push	{r4, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	e1a06002 	mov	r6, r2
  10:	e59f3020 	ldr	r3, [pc, #32]	; 38 <panic+0x38>
  14:	e5933000 	ldr	r3, [r3]
  18:	e59f001c 	ldr	r0, [pc, #28]	; 3c <panic+0x3c>
  1c:	e12fff33 	blx	r3
  20:	e1a03006 	mov	r3, r6
  24:	e1a02005 	mov	r2, r5
  28:	e1a01004 	mov	r1, r4
  2c:	e59f000c 	ldr	r0, [pc, #12]	; 40 <panic+0x40>
  30:	ebfffffe 	bl	0 <printk>
  34:	ebfffffe 	bl	0 <rpi_reboot>
	...
  40:	0000000c 	andeq	r0, r0, ip

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	4e41503c 	mcrmi	0, 2, r5, cr1, cr12, {1}
   4:	3a3e4349 	bcc	f90d30 <panic+0xf90d30>
   8:	00000000 	andeq	r0, r0, r0
   c:	253a7325 	ldrcs	r7, [sl, #-805]!	; 0xfffffcdb
  10:	50203a64 	eorpl	r3, r0, r4, ror #20
  14:	43494e41 	movtmi	r4, #40513	; 0x9e41
  18:	4e415020 	cdpmi	0, 4, cr5, cr1, cr0, {1}
  1c:	50204349 	eorpl	r4, r0, r9, asr #6
  20:	43494e41 	movtmi	r4, #40513	; 0x9e41
  24:	7325203a 			; <UNDEFINED> instruction: 0x7325203a
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000001cc 	andeq	r0, r0, ip, asr #3
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000015a 	andeq	r0, r0, sl, asr r1
  10:	0000260c 	andeq	r2, r0, ip, lsl #12
  14:	0000d600 	andeq	sp, r0, r0, lsl #12
  18:	00000000 	andeq	r0, r0, r0
  1c:	00004400 	andeq	r4, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	98070403 	stmdals	r7, {r0, r1, sl}
  30:	03000000 	movweq	r0, #0
  34:	013f0601 	teqeq	pc, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00012005 	andeq	r2, r1, r5
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	00000136 	andeq	r0, r0, r6, lsr r1
  48:	bc050803 	stclt	8, cr0, [r5], {3}
  4c:	03000000 	movweq	r0, #0
  50:	00470801 	subeq	r0, r7, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00006707 	andeq	r6, r0, r7, lsl #14
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000055 	andeq	r0, r0, r5, asr r0
  64:	a5070803 	strge	r0, [r7, #-2051]	; 0xfffff7fd
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	ca060000 	bgt	180008 <panic+0x180008>
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	0000011b 	andeq	r0, r0, fp, lsl r1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01310600 	teqeq	r1, r0, lsl #12
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	06000000 	streq	r0, [r0], -r0
  c0:	0000021e 	andeq	r0, r0, lr, lsl r2
  c4:	a10d0b03 	tstge	sp, r3, lsl #22
  c8:	06000000 	streq	r0, [r0], -r0
  cc:	0000007a 	andeq	r0, r0, sl, ror r0
  d0:	a10d0c03 	tstge	sp, r3, lsl #24
  d4:	06000000 	streq	r0, [r0], -r0
  d8:	00000018 	andeq	r0, r0, r8, lsl r0
  dc:	a10d0d03 	tstge	sp, r3, lsl #26
  e0:	06000000 	streq	r0, [r0], -r0
  e4:	0000008c 	andeq	r0, r0, ip, lsl #1
  e8:	a10d0e03 	tstge	sp, r3, lsl #28
  ec:	06000000 	streq	r0, [r0], -r0
  f0:	0000020f 	andeq	r0, r0, pc, lsl #4
  f4:	a10d0f03 	tstge	sp, r3, lsl #30
  f8:	06000000 	streq	r0, [r0], -r0
  fc:	0000022d 	andeq	r0, r0, sp, lsr #4
 100:	a10d1003 	tstge	sp, r3
 104:	06000000 	streq	r0, [r0], -r0
 108:	0000003a 	andeq	r0, r0, sl, lsr r0
 10c:	a10d1103 	tstge	sp, r3, lsl #2
 110:	06000000 	streq	r0, [r0], -r0
 114:	0000014b 	andeq	r0, r0, fp, asr #2
 118:	a10d1203 	tstge	sp, r3, lsl #4
 11c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 120:	0000000b 	andeq	r0, r0, fp
 124:	00070501 	andeq	r0, r7, r1, lsl #10
 128:	44000000 	strmi	r0, [r0], #-0
 12c:	01000000 	mrseq	r0, (UNDEF: 0)
 130:	0001b79c 	muleq	r1, ip, r7
 134:	00870a00 	addeq	r0, r7, r0, lsl #20
 138:	05010000 	streq	r0, [r1, #-0]
 13c:	00009b1a 	andeq	r9, r0, sl, lsl fp
 140:	00000400 	andeq	r0, r0, r0, lsl #8
 144:	00000000 	andeq	r0, r0, r0
 148:	00110a00 	andseq	r0, r1, r0, lsl #20
 14c:	05010000 	streq	r0, [r1, #-0]
 150:	00002524 	andeq	r2, r0, r4, lsr #10
 154:	00002600 	andeq	r2, r0, r0, lsl #12
 158:	00002200 	andeq	r2, r0, r0, lsl #4
 15c:	736d0b00 	cmnvc	sp, #0, 22
 160:	05010067 	streq	r0, [r1, #-103]	; 0xffffff99
 164:	00009b38 	andeq	r9, r0, r8, lsr fp
 168:	00004800 	andeq	r4, r0, r0, lsl #16
 16c:	00004400 	andeq	r4, r0, r0, lsl #8
 170:	00200c00 	eoreq	r0, r0, r0, lsl #24
 174:	01840000 	orreq	r0, r4, r0
 178:	010d0000 	mrseq	r0, (UNDEF: 13)
 17c:	00030550 	andeq	r0, r3, r0, asr r5
 180:	00000000 	andeq	r0, r0, r0
 184:	0000340e 	andeq	r3, r0, lr, lsl #8
 188:	0001b700 	andeq	fp, r1, r0, lsl #14
 18c:	0001ad00 	andeq	sl, r1, r0, lsl #26
 190:	50010d00 	andpl	r0, r1, r0, lsl #26
 194:	000c0305 	andeq	r0, ip, r5, lsl #6
 198:	010d0000 	mrseq	r0, (UNDEF: 13)
 19c:	00740251 	rsbseq	r0, r4, r1, asr r2
 1a0:	0252010d 	subseq	r0, r2, #1073741827	; 0x40000003
 1a4:	010d0075 	tsteq	sp, r5, ror r0
 1a8:	00760253 	rsbseq	r0, r6, r3, asr r2
 1ac:	00380f00 	eorseq	r0, r8, r0, lsl #30
 1b0:	01c30000 	biceq	r0, r3, r0
 1b4:	10000000 	andne	r0, r0, r0
 1b8:	0000012a 	andeq	r0, r0, sl, lsr #2
 1bc:	0000012a 	andeq	r0, r0, sl, lsr #2
 1c0:	10062802 	andne	r2, r6, r2, lsl #16
	...
 1cc:	00066b02 	andeq	r6, r6, r2, lsl #22

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <panic+0x2c00ac>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <panic+0xec2d30>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <panic+0x2ce8a4>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a0e0300 	bcc	380c84 <panic+0x380c84>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	050b0000 	streq	r0, [fp, #-0]
  90:	3a080300 	bcc	200c98 <panic+0x200c98>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  9c:	1742b717 	smlaldne	fp, r2, r7, r7
  a0:	890c0000 	stmdbhi	ip, {}	; <UNPREDICTABLE>
  a4:	11010182 	smlabbne	r1, r2, r1, r0
  a8:	00130101 	andseq	r0, r3, r1, lsl #2
  ac:	828a0d00 	addhi	r0, sl, #0, 26
  b0:	18020001 	stmdane	r2, {r0}
  b4:	00184291 	mulseq	r8, r1, r2
  b8:	82890e00 	addhi	r0, r9, #0, 28
  bc:	01110101 	tsteq	r1, r1, lsl #2
  c0:	13011331 	movwne	r1, #4913	; 0x1331
  c4:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
  c8:	11000182 	smlabbne	r0, r2, r1, r0
  cc:	00133101 	andseq	r3, r3, r1, lsl #2
  d0:	002e1000 	eoreq	r1, lr, r0
  d4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  d8:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  dc:	0b3b0b3a 	bleq	ec2dcc <panic+0xec2dcc>
  e0:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	0000001c 	andeq	r0, r0, ip, lsl r0
   c:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  10:	44000000 	strmi	r0, [r0], #-0
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  28:	001f0000 	andseq	r0, pc, r0
  2c:	00010000 	andeq	r0, r1, r0
  30:	00001f51 	andeq	r1, r0, r1, asr pc
  34:	00004400 	andeq	r4, r0, r0, lsl #8
  38:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
  4c:	0000001f 	andeq	r0, r0, pc, lsl r0
  50:	1f520001 	svcne	0x00520001
  54:	44000000 	strmi	r0, [r0], #-0
  58:	01000000 	mrseq	r0, (UNDEF: 0)
  5c:	00005600 	andeq	r5, r0, r0, lsl #12
  60:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000044 	andeq	r0, r0, r4, asr #32
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000b2 	strheq	r0, [r0], -r2
   4:	00920003 	addseq	r0, r2, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <panic+0xffffff34>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	6e617000 	cdpvs	0, 6, cr7, cr1, cr0, {0}
  78:	632e6369 			; <UNDEFINED> instruction: 0x632e6369
  7c:	00000100 	andeq	r0, r0, r0, lsl #2
  80:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  84:	00020068 	andeq	r0, r2, r8, rrx
  88:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  8c:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  90:	616e7265 	cmnvs	lr, r5, ror #4
  94:	00682e6c 	rsbeq	r2, r8, ip, ror #28
  98:	00000002 	andeq	r0, r0, r2
  9c:	05003d05 	streq	r3, [r0, #-3333]	; 0xfffff2fb
  a0:	00000002 	andeq	r0, r0, r2
  a4:	01061600 	tsteq	r6, r0, lsl #12
  a8:	83060505 	movwhi	r0, #25861	; 0x6505
  ac:	2f066606 	svccs	0x00066606
  b0:	0008029f 	muleq	r8, pc, r2	; <UNPREDICTABLE>
  b4:	Address 0x00000000000000b4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	7000746f 	andvc	r7, r0, pc, ror #8
   c:	63696e61 	cmnvs	r9, #1552	; 0x610
  10:	6e696c00 	cdpvs	12, 6, cr6, cr9, cr0, {0}
  14:	006f6e65 	rsbeq	r6, pc, r5, ror #28
  18:	73625f5f 	cmnvc	r2, #380	; 0x17c
  1c:	74735f73 	ldrbtvc	r5, [r3], #-3955	; 0xfffff08d
  20:	5f747261 	svcpl	0x00747261
  24:	2f2e005f 	svccs	0x002e005f
  28:	66617473 			; <UNDEFINED> instruction: 0x66617473
  2c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  30:	61702f63 	cmnvs	r0, r3, ror #30
  34:	2e63696e 	vnmulcs.f16	s13, s6, s29	; <UNPREDICTABLE>
  38:	5f5f0063 	svcpl	0x005f0063
  3c:	676f7270 			; <UNDEFINED> instruction: 0x676f7270
  40:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  44:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
  48:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  4c:	2064656e 	rsbcs	r6, r4, lr, ror #10
  50:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  54:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  58:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  5c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  60:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  64:	7300746e 	movwvc	r7, #1134	; 0x46e
  68:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  6c:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  70:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  74:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  78:	5f5f0074 	svcpl	0x005f0074
  7c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
  80:	646e655f 	strbtvs	r6, [lr], #-1375	; 0xfffffaa1
  84:	66005f5f 			; <UNDEFINED> instruction: 0x66005f5f
  88:	00656c69 	rsbeq	r6, r5, r9, ror #24
  8c:	73625f5f 	cmnvc	r2, #380	; 0x17c
  90:	6e655f73 	mcrvs	15, 3, r5, cr5, cr3, {3}
  94:	005f5f64 	subseq	r5, pc, r4, ror #30
  98:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  9c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  a0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  a4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  a8:	6f6c2067 	svcvs	0x006c2067
  ac:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  b0:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  b4:	2064656e 	rsbcs	r6, r4, lr, ror #10
  b8:	00746e69 	rsbseq	r6, r4, r9, ror #28
  bc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c0:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
  c4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
  c8:	70720074 	rsbsvc	r0, r2, r4, ror r0
  cc:	75705f69 	ldrbvc	r5, [r0, #-3945]!	; 0xfffff097
  d0:	61686374 	smcvs	34356	; 0x8634
  d4:	552f0072 	strpl	r0, [pc, #-114]!	; 6a <.debug_str+0x6a>
  d8:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  dc:	6e6e612f 	powvsep	f6, f6, #10.0
  e0:	6f442f61 	svcvs	0x00442f61
  e4:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
  e8:	2f73746e 	svccs	0x0073746e
  ec:	6f686353 	svcvs	0x00686353
  f0:	432f6c6f 			; <UNDEFINED> instruction: 0x432f6c6f
  f4:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xfffff391
  f8:	4a2f6567 	bmi	bd969c <panic+0xbd969c>
  fc:	6f696e75 	svcvs	0x00696e75
 100:	32532f72 	subscc	r2, r3, #456	; 0x1c8
 104:	53432f32 	movtpl	r2, #16178	; 0x3f32
 108:	4c303432 	cfldrsmi	mvf3, [r0], #-200	; 0xffffff38
 10c:	796d2f58 	stmdbvc	sp!, {r3, r4, r6, r8, r9, sl, fp, sp}^
 110:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
 114:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 118:	63006970 	movwvs	r6, #2416	; 0x970
 11c:	00726168 	rsbseq	r6, r2, r8, ror #2
 120:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 124:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 128:	72700074 	rsbsvc	r0, r0, #116, 0	; 0x74
 12c:	6b746e69 	blvs	1d1bad8 <panic+0x1d1bad8>
 130:	74757000 	ldrbtvc	r7, [r5], #-0
 134:	6f6c006b 	svcvs	0x006c006b
 138:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 13c:	7300746e 	movwvc	r7, #1134	; 0x46e
 140:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 144:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 148:	5f007261 	svcpl	0x00007261
 14c:	6165685f 	cmnvs	r5, pc, asr r8
 150:	74735f70 	ldrbtvc	r5, [r3], #-3952	; 0xfffff090
 154:	5f747261 	svcpl	0x00747261
 158:	4e47005f 	mcrmi	0, 2, r0, cr7, cr15, {2}
 15c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 160:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
 164:	20312e32 	eorscs	r2, r1, r2, lsr lr
 168:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
 16c:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
 170:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
 174:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 178:	5b202965 	blpl	80a714 <panic+0x80a714>
 17c:	2f4d5241 	svccs	0x004d5241
 180:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
 184:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
 188:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 18c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
 190:	6f697369 	svcvs	0x00697369
 194:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
 198:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
 19c:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
 1a0:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
 1a4:	316d7261 	cmncc	sp, r1, ror #4
 1a8:	6a363731 	bvs	d8de74 <panic+0xd8de74>
 1ac:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1b0:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
 1b4:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
 1b8:	316d7261 	cmncc	sp, r1, ror #4
 1bc:	6a363731 	bvs	d8de88 <panic+0xd8de88>
 1c0:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
 1c4:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
 1c8:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
 1cc:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
 1d0:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
 1d4:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
 1d8:	206d7261 	rsbcs	r7, sp, r1, ror #4
 1dc:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1e0:	613d6863 	teqvs	sp, r3, ror #16
 1e4:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
 1e8:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
 1ec:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
 1f0:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
 1f4:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
 1f8:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
 1fc:	20393975 	eorscs	r3, r9, r5, ror r9
 200:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
 204:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
 208:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 20c:	5f00676e 	svcpl	0x0000676e
 210:	7461645f 	strbtvc	r6, [r1], #-1119	; 0xfffffba1
 214:	74735f61 	ldrbtvc	r5, [r3], #-3937	; 0xfffff09f
 218:	5f747261 	svcpl	0x00747261
 21c:	5f5f005f 	svcpl	0x005f005f
 220:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
 224:	6174735f 	cmnvs	r4, pc, asr r3
 228:	5f5f7472 	svcpl	0x005f7472
 22c:	645f5f00 	ldrbvs	r5, [pc], #-3840	; 234 <.debug_str+0x234>
 230:	5f617461 	svcpl	0x00617461
 234:	5f646e65 	svcpl	0x00646e65
 238:	Address 0x0000000000000238 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <panic+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000044 	andeq	r0, r0, r4, asr #32
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <panic+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <panic+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


put-get.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <put16>:
   0:	e1c010b0 	strh	r1, [r0]
   4:	e12fff1e 	bx	lr

00000008 <PUT16>:
   8:	e1c010b0 	strh	r1, [r0]
   c:	e12fff1e 	bx	lr

00000010 <PUT8>:
  10:	e5c01000 	strb	r1, [r0]
  14:	e12fff1e 	bx	lr

00000018 <GET8>:
  18:	e5d00000 	ldrb	r0, [r0]
  1c:	e12fff1e 	bx	lr

00000020 <GETPC>:
  20:	e1a0000e 	mov	r0, lr
  24:	e12fff1e 	bx	lr

00000028 <dummy>:
  28:	e12fff1e 	bx	lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <dummy+0x168d804>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


reboot.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <at_user_level>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e200001f 	and	r0, r0, #31, 0
   8:	e3500010 	cmp	r0, #16, 0
   c:	13a00000 	movne	r0, #0, 0
  10:	03a00001 	moveq	r0, #1, 0
  14:	e12fff1e 	bx	lr

00000018 <set_user_level>:
  18:	e10f3000 	mrs	r3, CPSR
  1c:	e3c3301f 	bic	r3, r3, #31, 0
  20:	e3833010 	orr	r3, r3, #16, 0
  24:	e129f003 	msr	CPSR_fc, r3
  28:	e12fff1e 	bx	lr

0000002c <rpi_reboot>:
  2c:	e92d4010 	push	{r4, lr}
  30:	ebfffffe 	bl	0 <at_user_level>
  34:	e3500000 	cmp	r0, #0, 0
  38:	1a00000a 	bne	68 <rpi_reboot+0x3c>
  3c:	ebfffffe 	bl	0 <reboot_callout>
  40:	ebfffffe 	bl	0 <uart_flush_tx>
  44:	e3a0000a 	mov	r0, #10, 0
  48:	ebfffffe 	bl	0 <delay_ms>
  4c:	e59f101c 	ldr	r1, [pc, #28]	; 70 <rpi_reboot+0x44>
  50:	e59f001c 	ldr	r0, [pc, #28]	; 74 <rpi_reboot+0x48>
  54:	ebfffffe 	bl	0 <PUT32>
  58:	e59f1018 	ldr	r1, [pc, #24]	; 78 <rpi_reboot+0x4c>
  5c:	e59f0018 	ldr	r0, [pc, #24]	; 7c <rpi_reboot+0x50>
  60:	ebfffffe 	bl	0 <PUT32>
  64:	eafffffe 	b	64 <rpi_reboot+0x38>
  68:	ebfffffe 	bl	18 <set_user_level>
  6c:	eafffff2 	b	3c <rpi_reboot+0x10>
  70:	5a000001 	bpl	7c <rpi_reboot+0x50>
  74:	20100024 	andscs	r0, r0, r4, lsr #32
  78:	5a000020 	bpl	100 <rpi_reboot+0xd4>
  7c:	2010001c 	andscs	r0, r0, ip, lsl r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000236 	andeq	r0, r0, r6, lsr r2
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000018d 	andeq	r0, r0, sp, lsl #3
  10:	00007e0c 	andeq	r7, r0, ip, lsl #28
  14:	00010400 	andeq	r0, r1, r0, lsl #8
	...
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00002503 	andeq	r2, r0, r3, lsl #10
  30:	07040400 	streq	r0, [r4, -r0, lsl #8]
  34:	000000ad 	andeq	r0, r0, sp, lsr #1
  38:	81060104 	tsthi	r6, r4, lsl #2
  3c:	04000001 	streq	r0, [r0], #-1
  40:	014e0502 	cmpeq	lr, r2, lsl #10
  44:	04040000 	streq	r0, [r4], #-0
  48:	00016a05 	andeq	r6, r1, r5, lsl #20
  4c:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  50:	000000ea 	andeq	r0, r0, sl, ror #1
  54:	42080104 	andmi	r0, r8, #1
  58:	04000000 	streq	r0, [r0], #-0
  5c:	006b0702 	rsbeq	r0, fp, r2, lsl #14
  60:	04040000 	streq	r0, [r4], #-0
  64:	00005907 	andeq	r5, r0, r7, lsl #18
  68:	07080400 	streq	r0, [r8, -r0, lsl #8]
  6c:	000000ba 	strheq	r0, [r0], -sl
  70:	00002505 	andeq	r2, r0, r5, lsl #10
  74:	00007f00 	andeq	r7, r0, r0, lsl #30
  78:	00250600 	eoreq	r0, r5, r0, lsl #12
  7c:	07000000 	streq	r0, [r0, -r0]
  80:	000000f8 	strdeq	r0, [r0], -r8
  84:	8b0e1c02 	blhi	387094 <rpi_reboot+0x387068>
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	00007004 	andeq	r7, r0, r4
  90:	00250500 	eoreq	r0, r5, r0, lsl #10
  94:	00a00000 	adceq	r0, r0, r0
  98:	a0060000 	andge	r0, r6, r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00ad0408 	adceq	r0, sp, r8, lsl #8
  a4:	01040000 	mrseq	r0, (UNDEF: 4)
  a8:	00014908 	andeq	r4, r1, r8, lsl #18
  ac:	00a60300 	adceq	r0, r6, r0, lsl #6
  b0:	58070000 	stmdapl	r7, {}	; <UNPREDICTABLE>
  b4:	02000001 	andeq	r0, r0, #1, 0
  b8:	00be0e21 	adcseq	r0, lr, r1, lsr #28
  bc:	04080000 	streq	r0, [r8], #-0
  c0:	00000091 	muleq	r0, r1, r0
  c4:	00000b09 	andeq	r0, r0, r9, lsl #22
  c8:	110d0100 	mrsne	r0, (UNDEF: 29)
  cc:	00000031 	andeq	r0, r0, r1, lsr r0
  d0:	0000000a 	andeq	r0, r0, sl
  d4:	061f0100 	ldreq	r0, [pc], -r0, lsl #2
  d8:	0000002c 	andeq	r0, r0, ip, lsr #32
  dc:	00000054 	andeq	r0, r0, r4, asr r0
  e0:	01ae9c01 			; <UNDEFINED> instruction: 0x01ae9c01
  e4:	5d0b0000 	stcpl	0, cr0, [fp, #-0]
  e8:	01000001 	tsteq	r0, r1
  ec:	002c0f2c 	eoreq	r0, ip, ip, lsr #30
  f0:	00020000 	andeq	r0, r2, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	250b0000 	strcs	r0, [fp, #-0]
  fc:	01000000 	mrseq	r0, (UNDEF: 0)
 100:	002c0f2d 	eoreq	r0, ip, sp, lsr #30
 104:	001c0000 	andseq	r0, ip, r0
 108:	001a0000 	andseq	r0, sl, r0
 10c:	930b0000 	movwls	r0, #45056	; 0xb000
 110:	01000000 	mrseq	r0, (UNDEF: 0)
 114:	002c0f2e 	eoreq	r0, ip, lr, lsr #30
 118:	00360000 	eorseq	r0, r6, r0
 11c:	00340000 	eorseq	r0, r4, r0
 120:	d10b0000 	mrsle	r0, (UNDEF: 11)
 124:	01000000 	mrseq	r0, (UNDEF: 0)
 128:	002c0f2f 	eoreq	r0, ip, pc, lsr #30
 12c:	004f0000 	subeq	r0, pc, r0
 130:	004d0000 	subeq	r0, sp, r0
 134:	340c0000 	strcc	r0, [ip], #-0
 138:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
 13c:	0c000001 	stceq	0, cr0, [r0], {1}
 140:	00000040 	andeq	r0, r0, r0, asr #32
 144:	00000208 	andeq	r0, r0, r8, lsl #4
 148:	0000440c 	andeq	r4, r0, ip, lsl #8
 14c:	00021500 	andeq	r1, r2, r0, lsl #10
 150:	004c0d00 	subeq	r0, ip, r0, lsl #26
 154:	02210000 	eoreq	r0, r1, #0, 0
 158:	01640000 	cmneq	r4, r0
 15c:	010e0000 	mrseq	r0, (UNDEF: 14)
 160:	003a0150 	eorseq	r0, sl, r0, asr r1
 164:	0000580d 	andeq	r5, r0, sp, lsl #16
 168:	00022d00 	andeq	r2, r2, r0, lsl #26
 16c:	00018400 	andeq	r8, r1, r0, lsl #8
 170:	50010e00 	andpl	r0, r1, r0, lsl #28
 174:	00240c05 	eoreq	r0, r4, r5, lsl #24
 178:	010e2010 	tsteq	lr, r0, lsl r0
 17c:	010c0551 	tsteq	ip, r1, asr r5
 180:	005a0000 	subseq	r0, sl, r0
 184:	0000640d 	andeq	r6, r0, sp, lsl #8
 188:	00022d00 	andeq	r2, r2, r0, lsl #26
 18c:	0001a400 	andeq	sl, r1, r0, lsl #8
 190:	50010e00 	andpl	r0, r1, r0, lsl #28
 194:	001c0c05 	andseq	r0, ip, r5, lsl #24
 198:	010e2010 	tsteq	lr, r0, lsl r0
 19c:	200c0551 	andcs	r0, ip, r1, asr r5
 1a0:	005a0000 	subseq	r0, sl, r0
 1a4:	00006c0c 	andeq	r6, r0, ip, lsl #24
 1a8:	0001ae00 	andeq	sl, r1, r0, lsl #28
 1ac:	330f0000 	movwcc	r0, #61440	; 0xf000
 1b0:	01000000 	mrseq	r0, (UNDEF: 0)
 1b4:	00180617 	andseq	r0, r8, r7, lsl r6
 1b8:	00140000 	andseq	r0, r4, r0
 1bc:	9c010000 	stcls	0, cr0, [r1], {-0}
 1c0:	000001d9 	ldrdeq	r0, [r0], -r9
 1c4:	0001650b 	andeq	r6, r1, fp, lsl #10
 1c8:	0e180100 	mufeqe	f0, f0, f0
 1cc:	00000031 	andeq	r0, r0, r1, lsr r0
 1d0:	0000006a 	andeq	r0, r0, sl, rrx
 1d4:	00000064 	andeq	r0, r0, r4, rrx
 1d8:	009f1000 	addseq	r1, pc, r0
 1dc:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
 1e0:	00002505 	andeq	r2, r0, r5, lsl #10
 1e4:	00000000 	andeq	r0, r0, r0
 1e8:	00001800 	andeq	r1, r0, r0, lsl #16
 1ec:	089c0100 	ldmeq	ip, {r8}
 1f0:	0b000002 	bleq	200 <.debug_info+0x200>
 1f4:	00000165 	andeq	r0, r0, r5, ror #2
 1f8:	310e0f01 	tstcc	lr, r1, lsl #30
 1fc:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
 200:	94000000 	strls	r0, [r0], #-0
 204:	00000000 	andeq	r0, r0, r0
 208:	00001611 	andeq	r1, r0, r1, lsl r6
 20c:	00001600 	andeq	r1, r0, r0, lsl #12
 210:	01380200 	teqeq	r8, r0, lsl #4
 214:	01731206 	cmneq	r3, r6, lsl #4
 218:	01730000 	cmneq	r3, r0
 21c:	4d020000 	stcmi	0, cr0, [r2, #-0]
 220:	00501206 	subseq	r1, r0, r6, lsl #4
 224:	00500000 	subseq	r0, r0, r0
 228:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
 22c:	002d1206 	eoreq	r1, sp, r6, lsl #4
 230:	002d0000 	eoreq	r0, sp, r0
 234:	af020000 	svcge	0x00020000
 238:	Address 0x0000000000000238 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
   c:	10011117 	andne	r1, r1, r7, lsl r1
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <rpi_reboot+0x2c0080>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	26030000 	strcs	r0, [r3], -r0
  20:	00134900 	andseq	r4, r3, r0, lsl #18
  24:	00240400 	eoreq	r0, r4, r0, lsl #8
  28:	0b3e0b0b 	bleq	f82c5c <rpi_reboot+0xf82c30>
  2c:	00000e03 	andeq	r0, r0, r3, lsl #28
  30:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  34:	01134919 	tsteq	r3, r9, lsl r9
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	13490005 	movtne	r0, #36869	; 0x9005
  40:	34070000 	strcc	r0, [r7], #-0
  44:	3a0e0300 	bcc	380c4c <rpi_reboot+0x380c20>
  48:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  4c:	3f13490b 	svccc	0x0013490b
  50:	00193c19 	andseq	r3, r9, r9, lsl ip
  54:	000f0800 	andeq	r0, pc, r0, lsl #16
  58:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a0e0300 	bcc	380c68 <rpi_reboot+0x380c3c>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	0013490b 	andseq	r4, r3, fp, lsl #18
  6c:	012e0a00 			; <UNDEFINED> instruction: 0x012e0a00
  70:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  74:	0b3b0b3a 	bleq	ec2d64 <rpi_reboot+0xec2d38>
  78:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  7c:	11190187 	tstne	r9, r7, lsl #3
  80:	40061201 	andmi	r1, r6, r1, lsl #4
  84:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  88:	00001301 	andeq	r1, r0, r1, lsl #6
  8c:	0300340b 	movweq	r3, #1035	; 0x40b
  90:	3b0b3a0e 	blcc	2ce8d0 <rpi_reboot+0x2ce8a4>
  94:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  98:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
  9c:	00001742 	andeq	r1, r0, r2, asr #14
  a0:	0182890c 	orreq	r8, r2, ip, lsl #18
  a4:	31011100 	mrscc	r1, (UNDEF: 17)
  a8:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
  ac:	01018289 	smlabbeq	r1, r9, r2, r8
  b0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  b4:	00001301 	andeq	r1, r0, r1, lsl #6
  b8:	01828a0e 	orreq	r8, r2, lr, lsl #20
  bc:	91180200 	tstls	r8, r0, lsl #4
  c0:	00001842 	andeq	r1, r0, r2, asr #16
  c4:	3f012e0f 	svccc	0x00012e0f
  c8:	3a0e0319 	bcc	380d34 <rpi_reboot+0x380d08>
  cc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  d0:	1119270b 	tstne	r9, fp, lsl #14
  d4:	40061201 	andmi	r1, r6, r1, lsl #4
  d8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  dc:	00001301 	andeq	r1, r0, r1, lsl #6
  e0:	3f012e10 	svccc	0x00012e10
  e4:	3a0e0319 	bcc	380d50 <rpi_reboot+0x380d24>
  e8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  ec:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  f0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  f4:	97184006 	ldrls	r4, [r8, -r6]
  f8:	13011942 	movwne	r1, #6466	; 0x1942
  fc:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
 100:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 104:	030e6e19 	movweq	r6, #60953	; 0xee19
 108:	3b0b3a0e 	blcc	2ce948 <rpi_reboot+0x2ce91c>
 10c:	000b3905 	andeq	r3, fp, r5, lsl #18
 110:	002e1200 	eoreq	r1, lr, r0, lsl #4
 114:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 118:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 11c:	0b3b0b3a 	bleq	ec2e0c <rpi_reboot+0xec2de0>
 120:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	004c0001 	subeq	r0, ip, r1
   4:	00680000 	rsbeq	r0, r8, r0
   8:	00060000 	andeq	r0, r6, r0
   c:	10001c0c 	andne	r1, r0, ip, lsl #24
  10:	00009f20 	andeq	r9, r0, r0, lsr #30
  14:	00000000 	andeq	r0, r0, r0
  18:	00020000 	andeq	r0, r2, r0
  1c:	0000004c 	andeq	r0, r0, ip, asr #32
  20:	00000068 	andeq	r0, r0, r8, rrx
  24:	240c0006 	strcs	r0, [ip], #-6
  28:	9f201000 	svcls	0x00201000
	...
  34:	004c0003 	subeq	r0, ip, r3
  38:	00680000 	rsbeq	r0, r8, r0
  3c:	00050000 	andeq	r0, r5, r0
  40:	2447b408 	strbcs	fp, [r7], #-1032	; 0xfffffbf8
  44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  48:	00000000 	andeq	r0, r0, r0
  4c:	4c000400 	cfstrsmi	mvf0, [r0], {-0}
  50:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
  54:	03000000 	movweq	r0, #0
  58:	9f200800 	svcls	0x00200800
	...
  64:	00000002 	andeq	r0, r0, r2
  68:	00180000 	andseq	r0, r8, r0
  6c:	001c0000 	andseq	r0, ip, r0
  70:	00020000 	andeq	r0, r2, r0
  74:	001c9f30 	andseq	r9, ip, r0, lsr pc
  78:	00200000 	eoreq	r0, r0, r0
  7c:	00010000 	andeq	r0, r1, r0
  80:	00002453 	andeq	r2, r0, r3, asr r4
  84:	00002c00 	andeq	r2, r0, r0, lsl #24
  88:	53000100 	movwpl	r0, #256	; 0x100
	...
  94:	00000002 	andeq	r0, r0, r2
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000004 	andeq	r0, r0, r4
  a0:	9f300002 	svcls	0x00300002
  a4:	00000004 	andeq	r0, r0, r4
  a8:	00000008 	andeq	r0, r0, r8
  ac:	00500001 	subseq	r0, r0, r1
  b0:	00000000 	andeq	r0, r0, r0
  b4:	Address 0x00000000000000b4 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000080 	andeq	r0, r0, r0, lsl #1
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000080 	andeq	r0, r0, r0, lsl #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   4:	00810003 	addeq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <rpi_reboot+0xffffff08>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	62657200 	rsbvs	r7, r5, #0, 4
  78:	2e746f6f 	cdpcs	15, 7, cr6, cr4, cr15, {3}
  7c:	00010063 	andeq	r0, r1, r3, rrx
  80:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  84:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  88:	05000000 	streq	r0, [r0, #-0]
  8c:	02050019 	andeq	r0, r5, #25, 0
  90:	00000000 	andeq	r0, r0, r0
  94:	05010d03 	streq	r0, [r1, #-3331]	; 0xfffff2fd
  98:	31131305 	tstcc	r3, r5, lsl #6
  9c:	01061305 	tsteq	r6, r5, lsl #6
  a0:	052f0105 	streq	r0, [pc, #-261]!	; ffffffa3 <rpi_reboot+0xffffff77>
  a4:	0585061b 	streq	r0, [r5, #1563]	; 0x61b
  a8:	05141305 	ldreq	r1, [r4, #-773]	; 0xfffffcfb
  ac:	16052f09 	strne	r2, [r5], -r9, lsl #30
  b0:	0e050106 	adfeqs	f0, f5, f6
  b4:	0605052e 	streq	r0, [r5], -lr, lsr #10
  b8:	0601052f 	streq	r0, [r1], -pc, lsr #10
  bc:	0617052f 	ldreq	r0, [r7], -pc, lsr #10
  c0:	2f050530 	svccs	0x00050530
  c4:	01060805 	tsteq	r6, r5, lsl #16
  c8:	052e0705 	streq	r0, [lr, #-1797]!	; 0xfffff8fb
  cc:	30500605 	subscc	r0, r0, r5, lsl #12
  d0:	13134d2f 	tstne	r3, #3008	; 0xbc0
  d4:	00671513 	rsbeq	r1, r7, r3, lsl r5
  d8:	67010402 	strvs	r0, [r1, -r2, lsl #8]
  dc:	02000d05 	andeq	r0, r0, #320	; 0x140
  e0:	05010104 	streq	r0, [r1, #-260]	; 0xfffffefc
  e4:	0402000a 	streq	r0, [r2], #-10
  e8:	09050101 	stmdbeq	r5, {r0, r8}
  ec:	022e6d03 	eoreq	r6, lr, #192	; 0xc0
  f0:	0101000c 	tsteq	r1, ip

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	6f626572 	svcvs	0x00626572
   8:	7500746f 	strvc	r7, [r0, #-1135]	; 0xfffffb91
   c:	5f726573 	svcpl	0x00726573
  10:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0xfffffa94
  14:	6572006c 	ldrbvs	r0, [r2, #-108]!	; 0xffffff94
  18:	746f6f62 	strbtvc	r6, [pc], #-3938	; 20 <.debug_str+0x20>
  1c:	6c61635f 	stclvs	3, cr6, [r1], #-380	; 0xfffffe84
  20:	74756f6c 	ldrbtvc	r6, [r5], #-3948	; 0xfffff094
  24:	5f4d5000 	svcpl	0x004d5000
  28:	474f4457 	smlsldmi	r4, pc, r7, r4	; <UNPREDICTABLE>
  2c:	54555000 	ldrbpl	r5, [r5], #-0
  30:	73003233 	movwvc	r3, #563	; 0x233
  34:	755f7465 	ldrbvc	r7, [pc, #-1125]	; fffffbd7 <rpi_reboot+0xfffffbab>
  38:	5f726573 	svcpl	0x00726573
  3c:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0xfffffa94
  40:	6e75006c 	cdpvs	0, 7, cr0, cr5, cr12, {3}
  44:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  48:	63206465 			; <UNDEFINED> instruction: 0x63206465
  4c:	00726168 	rsbseq	r6, r2, r8, ror #2
  50:	616c6564 	cmnvs	ip, r4, ror #10
  54:	736d5f79 	cmnvc	sp, #484	; 0x1e4
  58:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  5c:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  60:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  64:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  68:	7300746e 	movwvc	r7, #1134	; 0x46e
  6c:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  70:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  74:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  78:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  7c:	2f2e0074 	svccs	0x002e0074
  80:	66617473 			; <UNDEFINED> instruction: 0x66617473
  84:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  88:	65722f63 	ldrbvs	r2, [r2, #-3939]!	; 0xfffff09d
  8c:	746f6f62 	strbtvc	r6, [pc], #-3938	; 94 <.debug_str+0x94>
  90:	5000632e 	andpl	r6, r0, lr, lsr #6
  94:	41505f4d 	cmpmi	r0, sp, asr #30
  98:	4f575353 	svcmi	0x00575353
  9c:	61004452 	tstvs	r0, r2, asr r4
  a0:	73755f74 	cmnvc	r5, #116, 30	; 0x1d0
  a4:	6c5f7265 	lfmvs	f7, 2, [pc], {101}	; 0x65
  a8:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
  ac:	736e7500 	cmnvc	lr, #0, 10
  b0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  b4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  b8:	6f6c0074 	svcvs	0x006c0074
  bc:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  c0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  c8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  cc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  d0:	5f4d5000 	svcpl	0x004d5000
  d4:	43545352 	cmpmi	r4, #1207959553	; 0x48000001
  d8:	4352575f 	cmpmi	r2, #24903680	; 0x17c0000
  dc:	465f4746 	ldrbmi	r4, [pc], -r6, asr #14
  e0:	5f4c4c55 	svcpl	0x004c4c55
  e4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
  e8:	6f6c0054 	svcvs	0x006c0054
  ec:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
  f0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  f4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  f8:	5f697072 	svcpl	0x00697072
  fc:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 100:	00726168 	rsbseq	r6, r2, r8, ror #2
 104:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 108:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
 10c:	2f616e6e 	svccs	0x00616e6e
 110:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
 114:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
 118:	63532f73 	cmpvs	r3, #460	; 0x1cc
 11c:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; ffffff84 <rpi_reboot+0xffffff58>
 120:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; 6c <.debug_str+0x6c>
 124:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
 128:	6e754a2f 	vaddvs.f32	s9, s10, s31
 12c:	2f726f69 	svccs	0x00726f69
 130:	2f323253 	svccs	0x00323253
 134:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 138:	2f584c30 	svccs	0x00584c30
 13c:	6f63796d 	svcvs	0x0063796d
 140:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; ffffffb8 <rpi_reboot+0xffffff8c>
 144:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 148:	61686300 	cmnvs	r8, r0, lsl #6
 14c:	68730072 	ldmdavs	r3!, {r1, r4, r5, r6}^
 150:	2074726f 	rsbscs	r7, r4, pc, ror #4
 154:	00746e69 	rsbseq	r6, r4, r9, ror #28
 158:	6b747570 	blvs	1d1d720 <rpi_reboot+0x1d1d6f4>
 15c:	5f4d5000 	svcpl	0x004d5000
 160:	43545352 	cmpmi	r4, #1207959553	; 0x48000001
 164:	73706300 	cmnvc	r0, #0, 6
 168:	6f6c0072 	svcvs	0x006c0072
 16c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 170:	7500746e 	strvc	r7, [r0, #-1134]	; 0xfffffb92
 174:	5f747261 	svcpl	0x00747261
 178:	73756c66 	cmnvc	r5, #26112	; 0x6600
 17c:	78745f68 	ldmdavc	r4!, {r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 180:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 184:	2064656e 	rsbcs	r6, r4, lr, ror #10
 188:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 18c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
 190:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
 194:	322e3920 	eorcc	r3, lr, #32, 18	; 0x80000
 198:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
 19c:	31393130 	teqcc	r9, r0, lsr r1
 1a0:	20353230 	eorscs	r3, r5, r0, lsr r2
 1a4:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
 1a8:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
 1ac:	415b2029 	cmpmi	fp, r9, lsr #32
 1b0:	612f4d52 			; <UNDEFINED> instruction: 0x612f4d52
 1b4:	392d6d72 	pushcc	{r1, r4, r5, r6, r8, sl, fp, sp, lr}
 1b8:	6172622d 	cmnvs	r2, sp, lsr #4
 1bc:	2068636e 	rsbcs	r6, r8, lr, ror #6
 1c0:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 1c4:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
 1c8:	37373220 	ldrcc	r3, [r7, -r0, lsr #4]!
 1cc:	5d393935 			; <UNDEFINED> instruction: 0x5d393935
 1d0:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 1d4:	613d7570 	teqvs	sp, r0, ror r5
 1d8:	31316d72 	teqcc	r1, r2, ror sp
 1dc:	7a6a3637 	bvc	1a8dac0 <rpi_reboot+0x1a8da94>
 1e0:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1e4:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 1e8:	613d656e 	teqvs	sp, lr, ror #10
 1ec:	31316d72 	teqcc	r1, r2, ror sp
 1f0:	7a6a3637 	bvc	1a8dad4 <rpi_reboot+0x1a8daa8>
 1f4:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1f8:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 1fc:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 200:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 204:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 208:	616d2d20 	cmnvs	sp, r0, lsr #26
 20c:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 210:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 214:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 218:	6b36766d 	blvs	d9dbd4 <rpi_reboot+0xd9dba8>
 21c:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 220:	20626467 	rsbcs	r6, r2, r7, ror #8
 224:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 228:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 22c:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 230:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 234:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 238:	61747365 	cmnvs	r4, r5, ror #6
 23c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 240:	Address 0x0000000000000240 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_reboot+0x80a5c4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000018 	andeq	r0, r0, r8, lsl r0
  20:	0000000c 	andeq	r0, r0, ip
  24:	00000000 	andeq	r0, r0, r0
  28:	00000018 	andeq	r0, r0, r8, lsl r0
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	0000002c 	andeq	r0, r0, ip, lsr #32
  3c:	00000054 	andeq	r0, r0, r4, asr r0
  40:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  44:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_reboot+0x12cd800>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_reboot+0x46404>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


timer-interrupt:     file format elf32-littlearm


Disassembly of section .text:

00000000 <timer_check_offsets>:
   0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
   4:	e24dd01c 	sub	sp, sp, #28, 0
   8:	e59f0008 	ldr	r0, [pc, #8]	; 18 <timer_check_offsets+0x18>
   c:	ebfffffe 	bl	0 <printk>
  10:	e28dd01c 	add	sp, sp, #28, 0
  14:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
  18:	0000010c 	andeq	r0, r0, ip, lsl #2

0000001c <timer_interrupt_init>:
  1c:	e92d4010 	push	{r4, lr}
  20:	e1a04000 	mov	r4, r0
  24:	ebfffff5 	bl	0 <timer_check_offsets>
  28:	e3a01001 	mov	r1, #1, 0
  2c:	e59f001c 	ldr	r0, [pc, #28]	; 50 <timer_interrupt_init+0x34>
  30:	ebfffffe 	bl	0 <PUT32>
  34:	e1a01004 	mov	r1, r4
  38:	e59f0014 	ldr	r0, [pc, #20]	; 54 <timer_interrupt_init+0x38>
  3c:	ebfffffe 	bl	0 <PUT32>
  40:	e3a010a2 	mov	r1, #162, 0	; 0xa2
  44:	e59f000c 	ldr	r0, [pc, #12]	; 58 <timer_interrupt_init+0x3c>
  48:	ebfffffe 	bl	0 <PUT32>
  4c:	e8bd8010 	pop	{r4, pc}
  50:	2000b218 	andcs	fp, r0, r8, lsl r2
  54:	2000b400 	andcs	fp, r0, r0, lsl #8
  58:	2000b408 	andcs	fp, r0, r8, lsl #8

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  10:	6e692d72 	mcrvs	13, 3, r2, cr9, cr2, {3}
  14:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  18:	2e747075 	mrccs	0, 3, r7, cr4, cr5, {3}
  1c:	00000063 	andeq	r0, r0, r3, rrx
  20:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  24:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  28:	3a73253a 	bcc	1cc9518 <timer_interrupt_init+0x1cc94fc>
  2c:	6f3a6425 	svcvs	0x003a6425
  30:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a
  34:	72772074 	rsbsvc	r2, r7, #116, 0	; 0x74
  38:	3a676e6f 	bcc	19db9fc <timer_interrupt_init+0x19db9e0>
  3c:	70786520 	rsbsvc	r6, r8, r0, lsr #10
  40:	20746365 	rsbscs	r6, r4, r5, ror #6
  44:	67207825 	strvs	r7, [r0, -r5, lsr #16]!
  48:	2520746f 	strcs	r7, [r0, #-1135]!	; 0xfffffb91
  4c:	73252078 			; <UNDEFINED> instruction: 0x73252078
  50:	666f5b20 	strbtvs	r5, [pc], -r0, lsr #22
  54:	64253d66 	strtvs	r3, [r5], #-3430	; 0xfffff29a
  58:	69626e2c 	stmdbvs	r2!, {r2, r3, r5, r9, sl, fp, sp, lr}^
  5c:	253d7374 	ldrcs	r7, [sp, #-884]!	; 0xfffffc8c
  60:	0a0a5d64 	beq	2975f8 <timer_interrupt_init+0x2975dc>
  64:	00000000 	andeq	r0, r0, r0
  68:	5f657375 	svcpl	0x00657375
  6c:	69623233 	stmdbvs	r2!, {r0, r1, r4, r5, r9, ip, sp}^
  70:	6f635f74 	svcvs	0x00635f74
  74:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xfffff18b
  78:	00000072 	andeq	r0, r0, r2, ror r0
  7c:	73657270 	cmnvc	r5, #112, 4
  80:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
  84:	00000072 	andeq	r0, r0, r2, ror r0
  88:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  8c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  90:	3a73253a 	bcc	1cc9580 <timer_interrupt_init+0x1cc9564>
  94:	773a6425 	ldrvc	r6, [sl, -r5, lsr #8]!
  98:	68746469 	ldmdavs	r4!, {r0, r3, r5, r6, sl, sp, lr}^
  9c:	6f727720 	svcvs	0x00727720
  a0:	203a676e 	eorscs	r6, sl, lr, ror #14
  a4:	65707865 	ldrbvs	r7, [r0, #-2149]!	; 0xfffff79b
  a8:	25207463 	strcs	r7, [r0, #-1123]!	; 0xfffffb9d
  ac:	6f672078 	svcvs	0x00672078
  b0:	78252074 	stmdavc	r5!, {r2, r4, r5, r6, sp}
  b4:	20732520 	rsbscs	r2, r3, r0, lsr #10
  b8:	66666f5b 	uqsaxvs	r6, r6, fp
  bc:	2c64253d 	cfstr64cs	mvdx2, [r4], #-244	; 0xffffff0c
  c0:	7469626e 	strbtvc	r6, [r9], #-622	; 0xfffffd92
  c4:	64253d73 	strtvs	r3, [r5], #-3443	; 0xfffff28d
  c8:	000a0a5d 	andeq	r0, sl, sp, asr sl
  cc:	5f746e69 	svcpl	0x00746e69
  d0:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  d4:	0064656c 	rsbeq	r6, r4, ip, ror #10
  d8:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  dc:	6e655f72 	mcrvs	15, 3, r5, cr5, cr2, {3}
  e0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
  e4:	00000064 	andeq	r0, r0, r4, rrx
  e8:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  ec:	5f726574 	svcpl	0x00726574
  f0:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  f4:	0064656c 	rsbeq	r6, r4, ip, ror #10
  f8:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  fc:	5f726574 	svcpl	0x00726574
 100:	73657270 	cmnvc	r5, #112, 4
 104:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
 108:	00000072 	andeq	r0, r0, r2, ror r0
 10c:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
 110:	20737465 	rsbscs	r7, r3, r5, ror #8
 114:	63656863 	cmnvs	r5, #6488064	; 0x630000
 118:	2064656b 	rsbcs	r6, r4, fp, ror #10
 11c:	2174756f 	cmncs	r4, pc, ror #10
 120:	Address 0x0000000000000120 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.4031>:
   0:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
   4:	68635f72 	stmdavs	r3!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
   8:	5f6b6365 	svcpl	0x006b6365
   c:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
  10:	00737465 	rsbseq	r7, r3, r5, ror #8

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000558 	andeq	r0, r0, r8, asr r5
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000020c 	andeq	r0, r0, ip, lsl #4
  10:	0000230c 	andeq	r2, r0, ip, lsl #6
  14:	00035000 	andeq	r5, r3, r0
  18:	00000000 	andeq	r0, r0, r0
  1c:	00005c00 	andeq	r5, r0, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	b0070403 	andlt	r0, r7, r3, lsl #8
  30:	03000001 	movweq	r0, #1
  34:	01770601 	cmneq	r7, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00005f05 	andeq	r5, r0, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000f7 	strdeq	r0, [r0], -r7
  48:	e9050803 	stmdb	r5, {r0, r1, fp}
  4c:	03000000 	movweq	r0, #0
  50:	01560801 	cmpeq	r6, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	0001c707 	andeq	ip, r1, r7, lsl #14
  5c:	01a20400 			; <UNDEFINED> instruction: 0x01a20400
  60:	34040000 	strcc	r0, [r4], #-0
  64:	00006919 	andeq	r6, r0, r9, lsl r9
  68:	07040300 	streq	r0, [r4, -r0, lsl #6]
  6c:	000002ed 	andeq	r0, r0, sp, ror #5
  70:	8b070803 	blhi	1c2014 <timer_interrupt_init+0x1c1ff8>
  74:	05000001 	streq	r0, [r0, #-1]
  78:	00000025 	andeq	r0, r0, r5, lsr #32
  7c:	00000086 	andeq	r0, r0, r6, lsl #1
  80:	00002506 	andeq	r2, r0, r6, lsl #10
  84:	7b070000 	blvc	1c0008 <timer_interrupt_init+0x1bffec>
  88:	02000000 	andeq	r0, r0, #0, 0
  8c:	00920e1c 	addseq	r0, r2, ip, lsl lr
  90:	04080000 	streq	r0, [r8], #-0
  94:	00000077 	andeq	r0, r0, r7, ror r0
  98:	00002505 	andeq	r2, r0, r5, lsl #10
  9c:	0000a700 	andeq	sl, r0, r0, lsl #14
  a0:	00a70600 	adceq	r0, r7, r0, lsl #12
  a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  a8:	0000b404 	andeq	fp, r0, r4, lsl #8
  ac:	08010300 	stmdaeq	r1, {r8, r9}
  b0:	00000200 	andeq	r0, r0, r0, lsl #4
  b4:	0000ad09 	andeq	sl, r0, r9, lsl #26
  b8:	01ab0700 			; <UNDEFINED> instruction: 0x01ab0700
  bc:	21020000 	mrscs	r0, (UNDEF: 2)
  c0:	0000c50e 	andeq	ip, r0, lr, lsl #10
  c4:	98040800 	stmdals	r4, {fp}
  c8:	0a000000 	beq	d0 <.debug_info+0xd0>
  cc:	091e0304 	ldmdbeq	lr, {r2, r8, r9}
  d0:	00000135 	andeq	r0, r0, r5, lsr r1
  d4:	0001130b 	andeq	r1, r1, fp, lsl #6
  d8:	0f210300 	svceq	0x00210300
  dc:	0000005d 	andeq	r0, r0, sp, asr r0
  e0:	001e0104 	andseq	r0, lr, r4, lsl #2
  e4:	0001bd0b 	andeq	fp, r1, fp, lsl #26
  e8:	0f220300 	svceq	0x00220300
  ec:	0000005d 	andeq	r0, r0, sp, asr r0
  f0:	001c0204 	andseq	r0, ip, r4, lsl #4
  f4:	0003330b 	andeq	r3, r3, fp, lsl #6
  f8:	0f270300 	svceq	0x00270300
  fc:	0000005d 	andeq	r0, r0, sp, asr r0
 100:	001a0104 	andseq	r0, sl, r4, lsl #2
 104:	0003110b 	andeq	r1, r3, fp, lsl #2
 108:	0f290300 	svceq	0x00290300
 10c:	0000005d 	andeq	r0, r0, sp, asr r0
 110:	00180104 	andseq	r0, r8, r4, lsl #2
 114:	0000a80b 	andeq	sl, r0, fp, lsl #16
 118:	0f2b0300 	svceq	0x002b0300
 11c:	0000005d 	andeq	r0, r0, sp, asr r0
 120:	00160104 	andseq	r0, r6, r4, lsl #2
 124:	0000690b 	andeq	r6, r0, fp, lsl #18
 128:	0f2d0300 	svceq	0x002d0300
 12c:	0000005d 	andeq	r0, r0, sp, asr r0
 130:	00090704 	andeq	r0, r9, r4, lsl #14
 134:	01eb0400 	mvneq	r0, r0, lsl #8
 138:	2f030000 	svccs	0x00030000
 13c:	0000cb03 	andeq	ip, r0, r3, lsl #22
 140:	04070c00 	streq	r0, [r7], #-3072	; 0xfffff400
 144:	0000002c 	andeq	r0, r0, ip, lsr #32
 148:	aa0e3303 	bge	38cd5c <timer_interrupt_init+0x38cd40>
 14c:	0d000001 	stceq	0, cr0, [r0, #-4]
 150:	00000041 	andeq	r0, r0, r1, asr #32
 154:	2000b400 	andcs	fp, r0, r0, lsl #8
 158:	0000990d 	andeq	r9, r0, sp, lsl #18
 15c:	00b40000 	adcseq	r0, r4, r0
 160:	01460d20 	cmpeq	r6, r0, lsr #26
 164:	b4040000 	strlt	r0, [r4], #-0
 168:	090d2000 	stmdbeq	sp, {sp}
 16c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 170:	0d2000b4 	stceq	0, cr0, [r0, #-720]!	; 0xfffffd30
 174:	00000125 	andeq	r0, r0, r5, lsr #2
 178:	2000b40c 	andcs	fp, r0, ip, lsl #8
 17c:	00033f0d 	andeq	r3, r3, sp, lsl #30
 180:	00b41000 	adcseq	r1, r4, r0
 184:	03ca0d20 	biceq	r0, sl, #32, 26	; 0x800
 188:	b4140000 	ldrlt	r0, [r4], #-0
 18c:	da0d2000 	ble	348008 <timer_interrupt_init+0x347fec>
 190:	18000001 	stmdane	r0, {r0}
 194:	0d2000b4 	stceq	0, cr0, [r0, #-720]!	; 0xfffffd30
 198:	00000395 	muleq	r0, r5, r3
 19c:	2000b41c 	andcs	fp, r0, ip, lsl r4
 1a0:	0002c10d 	andeq	ip, r2, sp, lsl #2
 1a4:	00b42000 	adcseq	r2, r4, r0
 1a8:	070c0020 	streq	r0, [ip, -r0, lsr #32]
 1ac:	00002c04 	andeq	r2, r0, r4, lsl #24
 1b0:	06140500 	ldreq	r0, [r4], -r0, lsl #10
 1b4:	0000021c 	andeq	r0, r0, ip, lsl r2
 1b8:	0000000d 	andeq	r0, r0, sp
 1bc:	00b20000 	adcseq	r0, r2, r0
 1c0:	03b80d20 			; <UNDEFINED> instruction: 0x03b80d20
 1c4:	b2000000 	andlt	r0, r0, #0, 0
 1c8:	aa0d2000 	bge	348008 <timer_interrupt_init+0x347fec>
 1cc:	04000003 	streq	r0, [r0], #-3
 1d0:	0d2000b2 	stceq	0, cr0, [r0, #-712]!	; 0xfffffd38
 1d4:	000000cd 	andeq	r0, r0, sp, asr #1
 1d8:	2000b208 	andcs	fp, r0, r8, lsl #4
 1dc:	00008d0d 	andeq	r8, r0, sp, lsl #26
 1e0:	00b20c00 	adcseq	r0, r2, r0, lsl #24
 1e4:	00db0d20 	sbcseq	r0, fp, r0, lsr #26
 1e8:	b2100000 	andslt	r0, r0, #0, 0
 1ec:	380d2000 	stmdacc	sp, {sp}
 1f0:	14000001 	strne	r0, [r0], #-1
 1f4:	0d2000b2 	stceq	0, cr0, [r0, #-712]!	; 0xfffffd38
 1f8:	000002ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 1fc:	2000b218 	andcs	fp, r0, r8, lsl r2
 200:	0002de0d 	andeq	sp, r2, sp, lsl #28
 204:	00b21c00 	adcseq	r1, r2, r0, lsl #24
 208:	00500d20 	subseq	r0, r0, r0, lsr #26
 20c:	b2200000 	eorlt	r0, r0, #0, 0
 210:	640d2000 	strvs	r2, [sp], #-0
 214:	24000001 	strcs	r0, [r0], #-1
 218:	002000b2 	strhteq	r0, [r0], -r2
 21c:	00031f0e 	andeq	r1, r3, lr, lsl #30
 220:	0d3f0100 	ldfeqs	f0, [pc, #-0]	; 228 <.debug_info+0x228>
 224:	00000000 	andeq	r0, r0, r0
 228:	0000001c 	andeq	r0, r0, ip, lsl r0
 22c:	04a89c01 	strteq	r9, [r8], #3073	; 0xc01
 230:	060f0000 	streq	r0, [pc], -r0
 234:	b8000001 	stmdalt	r0, {r0}
 238:	05000004 	streq	r0, [r0, #-4]
 23c:	00000003 	andeq	r0, r0, r3
 240:	00081000 	andeq	r1, r8, r0
 244:	00000000 	andeq	r0, r0, r0
 248:	02a10000 	adceq	r0, r1, #0, 0
 24c:	5f110000 	svcpl	0x00110000
 250:	01040075 	tsteq	r4, r5, ror r0
 254:	026f0543 	rsbeq	r0, pc, #281018368	; 0x10c00000
 258:	73120000 	tstvc	r2, #0, 0
 25c:	05430100 	strbeq	r0, [r3, #-256]	; 0xffffff00
 260:	00000135 	andeq	r0, r0, r5, lsr r1
 264:	01007512 	tsteq	r0, r2, lsl r5
 268:	002c0543 	eoreq	r0, ip, r3, asr #10
 26c:	13000000 	movwne	r0, #0
 270:	43010078 	movwmi	r0, #4216	; 0x1078
 274:	00024e05 	andeq	r4, r2, r5, lsl #28
 278:	78651400 	stmdavc	r5!, {sl, ip}^
 27c:	43010070 	movwmi	r0, #4208	; 0x1070
 280:	00002c05 	andeq	r2, r0, r5, lsl #24
 284:	00150200 	andseq	r0, r5, r0, lsl #4
 288:	01000001 	tsteq	r0, r1
 28c:	002c0543 	eoreq	r0, ip, r3, asr #10
 290:	151f0000 	ldrne	r0, [pc, #-0]	; 298 <.debug_info+0x298>
 294:	0000001b 	andeq	r0, r0, fp, lsl r0
 298:	2c054301 	stccs	3, cr4, [r5], {1}
 29c:	01000000 	mrseq	r0, (UNDEF: 0)
 2a0:	00081000 	andeq	r1, r8, r0
 2a4:	00000000 	andeq	r0, r0, r0
 2a8:	030a0000 	movweq	r0, #40960	; 0xa000
 2ac:	5f110000 	svcpl	0x00110000
 2b0:	01040075 	tsteq	r4, r5, ror r0
 2b4:	02cf0544 	sbceq	r0, pc, #68, 10	; 0x11000000
 2b8:	73120000 	tstvc	r2, #0, 0
 2bc:	05440100 	strbeq	r0, [r4, #-256]	; 0xffffff00
 2c0:	00000135 	andeq	r0, r0, r5, lsr r1
 2c4:	01007512 	tsteq	r0, r2, lsl r5
 2c8:	002c0544 	eoreq	r0, ip, r4, asr #10
 2cc:	16000000 	strne	r0, [r0], -r0
 2d0:	44010078 	strmi	r0, [r1], #-120	; 0xffffff88
 2d4:	0002ae05 	andeq	sl, r2, r5, lsl #28
 2d8:	17530100 	ldrbne	r0, [r3, -r0, lsl #2]
 2dc:	00707865 	rsbseq	r7, r0, r5, ror #16
 2e0:	2c054401 	cfstrscs	mvf4, [r5], {1}
 2e4:	04000000 	streq	r0, [r0], #-0
 2e8:	00000000 	andeq	r0, r0, r0
 2ec:	15000000 	strne	r0, [r0, #-0]
 2f0:	00000100 	andeq	r0, r0, r0, lsl #2
 2f4:	2c054401 	cfstrscs	mvf4, [r5], {1}
 2f8:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 2fc:	00001b15 	andeq	r1, r0, r5, lsl fp
 300:	05440100 	strbeq	r0, [r4, #-256]	; 0xffffff00
 304:	0000002c 	andeq	r0, r0, ip, lsr #32
 308:	08100003 	ldmdaeq	r0, {r0, r1}
 30c:	00000000 	andeq	r0, r0, r0
 310:	6a000000 	bvs	318 <.debug_info+0x318>
 314:	11000003 	tstne	r0, r3
 318:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
 31c:	38054501 	stmdacc	r5, {r0, r8, sl, lr}
 320:	12000003 	andne	r0, r0, #3, 0
 324:	45010073 	strmi	r0, [r1, #-115]	; 0xffffff8d
 328:	00013505 	andeq	r3, r1, r5, lsl #10
 32c:	00751200 	rsbseq	r1, r5, r0, lsl #4
 330:	2c054501 	cfstr32cs	mvfx4, [r5], {1}
 334:	00000000 	andeq	r0, r0, r0
 338:	01007813 	tsteq	r0, r3, lsl r8
 33c:	03170545 	tsteq	r7, #289406976	; 0x11400000
 340:	65140000 	ldrvs	r0, [r4, #-0]
 344:	01007078 	tsteq	r0, r8, ror r0
 348:	002c0545 	eoreq	r0, ip, r5, asr #10
 34c:	15200000 	strne	r0, [r0, #-0]!
 350:	00000100 	andeq	r0, r0, r0, lsl #2
 354:	2c054501 	cfstr32cs	mvfx4, [r5], {1}
 358:	1f000000 	svcne	0x00000000
 35c:	00001b15 	andeq	r1, r0, r5, lsl fp
 360:	05450100 	strbeq	r0, [r5, #-256]	; 0xffffff00
 364:	0000002c 	andeq	r0, r0, ip, lsr #32
 368:	08100001 	ldmdaeq	r0, {r0}
 36c:	00000000 	andeq	r0, r0, r0
 370:	ca000000 	bgt	378 <.debug_info+0x378>
 374:	11000003 	tstne	r0, r3
 378:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
 37c:	98054601 	stmdals	r5, {r0, r9, sl, lr}
 380:	12000003 	andne	r0, r0, #3, 0
 384:	46010073 			; <UNDEFINED> instruction: 0x46010073
 388:	00013505 	andeq	r3, r1, r5, lsl #10
 38c:	00751200 	rsbseq	r1, r5, r0, lsl #4
 390:	2c054601 	stccs	6, cr4, [r5], {1}
 394:	00000000 	andeq	r0, r0, r0
 398:	01007813 	tsteq	r0, r3, lsl r8
 39c:	03770546 	cmneq	r7, #293601280	; 0x11800000
 3a0:	65140000 	ldrvs	r0, [r4, #-0]
 3a4:	01007078 	tsteq	r0, r8, ror r0
 3a8:	002c0546 	eoreq	r0, ip, r6, asr #10
 3ac:	15800000 	strne	r0, [r0]
 3b0:	00000100 	andeq	r0, r0, r0, lsl #2
 3b4:	2c054601 	stccs	6, cr4, [r5], {1}
 3b8:	1f000000 	svcne	0x00000000
 3bc:	00001b15 	andeq	r1, r0, r5, lsl fp
 3c0:	05460100 	strbeq	r0, [r6, #-256]	; 0xffffff00
 3c4:	0000002c 	andeq	r0, r0, ip, lsr #32
 3c8:	08100001 	ldmdaeq	r0, {r0}
 3cc:	00000000 	andeq	r0, r0, r0
 3d0:	2b000000 	blcs	3d8 <.debug_info+0x3d8>
 3d4:	11000004 	tstne	r0, r4
 3d8:	0400755f 	streq	r7, [r0], #-1375	; 0xfffffaa1
 3dc:	f8054701 			; <UNDEFINED> instruction: 0xf8054701
 3e0:	12000003 	andne	r0, r0, #3, 0
 3e4:	47010073 	smlsdxmi	r1, r3, r0, r0
 3e8:	00013505 	andeq	r3, r1, r5, lsl #10
 3ec:	00751200 	rsbseq	r1, r5, r0, lsl #4
 3f0:	2c054701 	stccs	7, cr4, [r5], {1}
 3f4:	00000000 	andeq	r0, r0, r0
 3f8:	01007813 	tsteq	r0, r3, lsl r8
 3fc:	03d70547 	bicseq	r0, r7, #297795584	; 0x11c00000
 400:	65180000 	ldrvs	r0, [r8, #-0]
 404:	01007078 	tsteq	r0, r8, ror r0
 408:	002c0547 	eoreq	r0, ip, r7, asr #10
 40c:	02000000 	andeq	r0, r0, #0, 0
 410:	00010015 	andeq	r0, r1, r5, lsl r0
 414:	05470100 	strbeq	r0, [r7, #-256]	; 0xffffff00
 418:	0000002c 	andeq	r0, r0, ip, lsr #32
 41c:	001b151f 	andseq	r1, fp, pc, lsl r5
 420:	47010000 	strmi	r0, [r1, -r0]
 424:	00002c05 	andeq	r2, r0, r5, lsl #24
 428:	10000100 	andne	r0, r0, r0, lsl #2
 42c:	00000008 	andeq	r0, r0, r8
 430:	00000000 	andeq	r0, r0, r0
 434:	00000494 	muleq	r0, r4, r4
 438:	00755f11 	rsbseq	r5, r5, r1, lsl pc
 43c:	05480104 	strbeq	r0, [r8, #-260]	; 0xfffffefc
 440:	00000459 	andeq	r0, r0, r9, asr r4
 444:	01007312 	tsteq	r0, r2, lsl r3
 448:	01350548 	teqeq	r5, r8, asr #10
 44c:	75120000 	ldrvc	r0, [r2, #-0]
 450:	05480100 	strbeq	r0, [r8, #-256]	; 0xffffff00
 454:	0000002c 	andeq	r0, r0, ip, lsr #32
 458:	00781600 	rsbseq	r1, r8, r0, lsl #12
 45c:	38054801 	stmdacc	r5, {r0, fp, lr}
 460:	01000004 	tsteq	r0, r4
 464:	78651753 	stmdavc	r5!, {r0, r1, r4, r6, r8, r9, sl, ip}^
 468:	48010070 	stmdami	r1, {r4, r5, r6}
 46c:	00002c05 	andeq	r2, r0, r5, lsl #24
 470:	00002800 	andeq	r2, r0, r0, lsl #16
 474:	00002400 	andeq	r2, r0, r0, lsl #8
 478:	01001500 	tsteq	r0, r0, lsl #10
 47c:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
 480:	00002c05 	andeq	r2, r0, r5, lsl #24
 484:	1b151900 	blne	546408 <timer_interrupt_init+0x5463ec>
 488:	01000000 	mrseq	r0, (UNDEF: 0)
 48c:	002c0548 	eoreq	r0, ip, r8, asr #10
 490:	007f0000 	rsbseq	r0, pc, r0
 494:	00001019 	andeq	r1, r0, r9, lsl r0
 498:	00054300 	andeq	r4, r5, r0, lsl #6
 49c:	50011a00 	andpl	r1, r1, r0, lsl #20
 4a0:	010c0305 	tsteq	ip, r5, lsl #6
 4a4:	00000000 	andeq	r0, r0, r0
 4a8:	0000b41b 	andeq	fp, r0, fp, lsl r4
 4ac:	0004b800 	andeq	fp, r4, r0, lsl #16
 4b0:	002c1c00 	eoreq	r1, ip, r0, lsl #24
 4b4:	00130000 	andseq	r0, r3, r0
 4b8:	0004a809 	andeq	sl, r4, r9, lsl #16
 4bc:	00b81d00 	adcseq	r1, r8, r0, lsl #26
 4c0:	11010000 	mrsne	r0, (UNDEF: 1)
 4c4:	00001c06 	andeq	r1, r0, r6, lsl #24
 4c8:	00004000 	andeq	r4, r0, r0
 4cc:	439c0100 	orrsmi	r0, ip, #0
 4d0:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
 4d4:	00000183 	andeq	r0, r0, r3, lsl #3
 4d8:	2c241101 	stfcss	f1, [r4], #-4
 4dc:	51000000 	mrspl	r0, (UNDEF: 0)
 4e0:	4d000000 	stcmi	0, cr0, [r0, #-0]
 4e4:	1f000000 	svcne	0x00000000
 4e8:	00000028 	andeq	r0, r0, r8, lsr #32
 4ec:	0000021c 	andeq	r0, r0, ip, lsl r2
 4f0:	00003420 	andeq	r3, r0, r0, lsr #8
 4f4:	00054f00 	andeq	r4, r5, r0, lsl #30
 4f8:	00050c00 	andeq	r0, r5, r0, lsl #24
 4fc:	50011a00 	andpl	r1, r1, r0, lsl #20
 500:	b2180c05 	andslt	r0, r8, #1280	; 0x500
 504:	011a2000 	tsteq	sl, r0
 508:	00310151 	eorseq	r0, r1, r1, asr r1
 50c:	00004020 	andeq	r4, r0, r0, lsr #32
 510:	00054f00 	andeq	r4, r5, r0, lsl #30
 514:	00052900 	andeq	r2, r5, r0, lsl #18
 518:	50011a00 	andpl	r1, r1, r0, lsl #20
 51c:	b4000c05 	strlt	r0, [r0], #-3077	; 0xfffff3fb
 520:	011a2000 	tsteq	sl, r0
 524:	00740251 	rsbseq	r0, r4, r1, asr r2
 528:	004c1900 	subeq	r1, ip, r0, lsl #18
 52c:	054f0000 	strbeq	r0, [pc, #-0]	; 534 <.debug_info+0x534>
 530:	011a0000 	tsteq	sl, r0
 534:	080c0550 	stmdaeq	ip, {r4, r6, r8, sl}
 538:	1a2000b4 	bne	800810 <timer_interrupt_init+0x8007f4>
 53c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
 540:	210000a2 	smlatbcs	r0, r2, r0, r0
 544:	00000205 	andeq	r0, r0, r5, lsl #4
 548:	00000205 	andeq	r0, r0, r5, lsl #4
 54c:	21062802 	tstcs	r6, r2, lsl #16
 550:	00000087 	andeq	r0, r0, r7, lsl #1
 554:	00000087 	andeq	r0, r0, r7, lsl #1
 558:	0006af02 	andeq	sl, r6, r2, lsl #30

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <timer_interrupt_init+0x2c0090>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00160400 	andseq	r0, r6, r0, lsl #8
  2c:	0b3a0e03 	bleq	e83840 <timer_interrupt_init+0xe83824>
  30:	0b390b3b 	bleq	e42d24 <timer_interrupt_init+0xe42d08>
  34:	00001349 	andeq	r1, r0, r9, asr #6
  38:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  3c:	01134919 	tsteq	r3, r9, lsl r9
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	13490005 	movtne	r0, #36869	; 0x9005
  48:	34070000 	strcc	r0, [r7], #-0
  4c:	3a0e0300 	bcc	380c54 <timer_interrupt_init+0x380c38>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	3f13490b 	svccc	0x0013490b
  58:	00193c19 	andseq	r3, r9, r9, lsl ip
  5c:	000f0800 	andeq	r0, pc, r0, lsl #16
  60:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  64:	26090000 	strcs	r0, [r9], -r0
  68:	00134900 	andseq	r4, r3, r0, lsl #18
  6c:	01130a00 	tsteq	r3, r0, lsl #20
  70:	0b3a0b0b 	bleq	e82ca4 <timer_interrupt_init+0xe82c88>
  74:	0b390b3b 	bleq	e42d68 <timer_interrupt_init+0xe42d4c>
  78:	00001301 	andeq	r1, r0, r1, lsl #6
  7c:	03000d0b 	movweq	r0, #3339	; 0xd0b
  80:	3b0b3a0e 	blcc	2ce8c0 <timer_interrupt_init+0x2ce8a4>
  84:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  88:	0d0b0b13 	vstreq	d0, [fp, #-76]	; 0xffffffb4
  8c:	380b0c0b 	stmdacc	fp, {r0, r1, r3, sl, fp}
  90:	0c00000b 	stceq	0, cr0, [r0], {11}
  94:	0b3e0104 	bleq	f804ac <timer_interrupt_init+0xf80490>
  98:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  9c:	0b3b0b3a 	bleq	ec2d8c <timer_interrupt_init+0xec2d70>
  a0:	13010b39 	movwne	r0, #6969	; 0x1b39
  a4:	280d0000 	stmdacs	sp, {}	; <UNPREDICTABLE>
  a8:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  ac:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
  b0:	0e03012e 	adfeqsp	f0, f3, #0.5
  b4:	0b3b0b3a 	bleq	ec2da4 <timer_interrupt_init+0xec2d88>
  b8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  c4:	00130119 	andseq	r0, r3, r9, lsl r1
  c8:	00340f00 	eorseq	r0, r4, r0, lsl #30
  cc:	13490e03 	movtne	r0, #40451	; 0x9e03
  d0:	18021934 	stmdane	r2, {r2, r4, r5, r8, fp, ip}
  d4:	0b100000 	bleq	4000dc <timer_interrupt_init+0x4000c0>
  d8:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
  dc:	00130106 	andseq	r0, r3, r6, lsl #2
  e0:	01171100 	tsteq	r7, r0, lsl #2
  e4:	0b0b0803 	bleq	2c20f8 <timer_interrupt_init+0x2c20dc>
  e8:	0b3b0b3a 	bleq	ec2dd8 <timer_interrupt_init+0xec2dbc>
  ec:	13010b39 	movwne	r0, #6969	; 0x1b39
  f0:	0d120000 	ldceq	0, cr0, [r2, #-0]
  f4:	3a080300 	bcc	200cfc <timer_interrupt_init+0x200ce0>
  f8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  fc:	0013490b 	andseq	r4, r3, fp, lsl #18
 100:	00341300 	eorseq	r1, r4, r0, lsl #6
 104:	0b3a0803 	bleq	e82118 <timer_interrupt_init+0xe820fc>
 108:	0b390b3b 	bleq	e42dfc <timer_interrupt_init+0xe42de0>
 10c:	00001349 	andeq	r1, r0, r9, asr #6
 110:	03003414 	movweq	r3, #1044	; 0x414
 114:	3b0b3a08 	blcc	2ce93c <timer_interrupt_init+0x2ce920>
 118:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 11c:	000b1c13 	andeq	r1, fp, r3, lsl ip
 120:	00341500 	eorseq	r1, r4, r0, lsl #10
 124:	0b3a0e03 	bleq	e83938 <timer_interrupt_init+0xe8391c>
 128:	0b390b3b 	bleq	e42e1c <timer_interrupt_init+0xe42e00>
 12c:	0b1c1349 	bleq	704e58 <timer_interrupt_init+0x704e3c>
 130:	34160000 	ldrcc	r0, [r6], #-0
 134:	3a080300 	bcc	200d3c <timer_interrupt_init+0x200d20>
 138:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 13c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 140:	17000018 	smladne	r0, r8, r0, r0
 144:	08030034 	stmdaeq	r3, {r2, r4, r5}
 148:	0b3b0b3a 	bleq	ec2e38 <timer_interrupt_init+0xec2e1c>
 14c:	13490b39 	movtne	r0, #39737	; 0x9b39
 150:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 154:	18000017 	stmdane	r0, {r0, r1, r2, r4}
 158:	08030034 	stmdaeq	r3, {r2, r4, r5}
 15c:	0b3b0b3a 	bleq	ec2e4c <timer_interrupt_init+0xec2e30>
 160:	13490b39 	movtne	r0, #39737	; 0x9b39
 164:	0000051c 	andeq	r0, r0, ip, lsl r5
 168:	01828919 	orreq	r8, r2, r9, lsl r9
 16c:	31011101 	tstcc	r1, r1, lsl #2
 170:	1a000013 	bne	1c4 <.debug_abbrev+0x1c4>
 174:	0001828a 	andeq	r8, r1, sl, lsl #5
 178:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 17c:	1b000018 	blne	1e4 <.debug_abbrev+0x1e4>
 180:	13490101 	movtne	r0, #37121	; 0x9101
 184:	00001301 	andeq	r1, r0, r1, lsl #6
 188:	4900211c 	stmdbmi	r0, {r2, r3, r4, r8, sp}
 18c:	000b2f13 	andeq	r2, fp, r3, lsl pc
 190:	012e1d00 			; <UNDEFINED> instruction: 0x012e1d00
 194:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 198:	0b3b0b3a 	bleq	ec2e88 <timer_interrupt_init+0xec2e6c>
 19c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 1a0:	06120111 			; <UNDEFINED> instruction: 0x06120111
 1a4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 1a8:	00130119 	andseq	r0, r3, r9, lsl r1
 1ac:	00051e00 	andeq	r1, r5, r0, lsl #28
 1b0:	0b3a0e03 	bleq	e839c4 <timer_interrupt_init+0xe839a8>
 1b4:	0b390b3b 	bleq	e42ea8 <timer_interrupt_init+0xe42e8c>
 1b8:	17021349 	strne	r1, [r2, -r9, asr #6]
 1bc:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 1c0:	82891f00 	addhi	r1, r9, #0, 30
 1c4:	01110001 	tsteq	r1, r1
 1c8:	00001331 	andeq	r1, r0, r1, lsr r3
 1cc:	01828920 	orreq	r8, r2, r0, lsr #18
 1d0:	31011101 	tstcc	r1, r1, lsl #2
 1d4:	00130113 	andseq	r0, r3, r3, lsl r1
 1d8:	002e2100 	eoreq	r2, lr, r0, lsl #2
 1dc:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 1e0:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 1e4:	0b3b0b3a 	bleq	ec2ed4 <timer_interrupt_init+0xec2eb8>
 1e8:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00202017 	eoreq	r2, r0, r7, lsl r0
   4:	00000008 	andeq	r0, r0, r8
   8:	00000008 	andeq	r0, r0, r8
   c:	9f340002 	svcls	0x00340002
  10:	00000008 	andeq	r0, r0, r8
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
  18:	9f3c0002 	svcls	0x003c0002
	...
  24:	00707067 	rsbseq	r7, r0, r7, rrx
  28:	00000008 	andeq	r0, r0, r8
  2c:	00000008 	andeq	r0, r0, r8
  30:	3c400004 	mcrrcc	0, 0, r0, r0, cr4
  34:	00089f24 	andeq	r9, r8, r4, lsr #30
  38:	001c0000 	andseq	r0, ip, r0
  3c:	00050000 	andeq	r0, r5, r0
  40:	243ffe08 	ldrtcs	pc, [pc], #-3592	; 48 <.debug_loc+0x48>	; <UNPREDICTABLE>
  44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  50:	00001c00 	andeq	r1, r0, r0, lsl #24
  54:	00002700 	andeq	r2, r0, r0, lsl #14
  58:	50000100 	andpl	r0, r0, r0, lsl #2
  5c:	00000027 	andeq	r0, r0, r7, lsr #32
  60:	0000005c 	andeq	r0, r0, ip, asr r0
  64:	00540001 	subseq	r0, r4, r1
  68:	00000000 	andeq	r0, r0, r0
  6c:	Address 0x000000000000006c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000005c 	andeq	r0, r0, ip, asr r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001c8 	andeq	r0, r0, r8, asr #3
   4:	01160003 	tsteq	r6, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <timer_interrupt_init+0xffffff18>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	7273752f 	rsbsvc	r7, r3, #197132288	; 0xbc00000
  78:	636f6c2f 	cmnvs	pc, #12032	; 0x2f00
  7c:	432f6c61 			; <UNDEFINED> instruction: 0x432f6c61
  80:	616c6c65 	cmnvs	ip, r5, ror #24
  84:	72612f72 	rsbvc	r2, r1, #456	; 0x1c8
  88:	6f6e2d6d 	svcvs	0x006e2d6d
  8c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  90:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  94:	2d392f39 	ldccs	15, cr2, [r9, #-228]!	; 0xffffff1c
  98:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  9c:	632d3471 			; <UNDEFINED> instruction: 0x632d3471
  a0:	37303173 			; <UNDEFINED> instruction: 0x37303173
  a4:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  a8:	63672f62 	cmnvs	r7, #392	; 0x188
  ac:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
  b0:	6f6e2d6d 	svcvs	0x006e2d6d
  b4:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  b8:	2f696261 	svccs	0x00696261
  bc:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
  c0:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  c4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  c8:	74000065 	strvc	r0, [r0], #-101	; 0xffffff9b
  cc:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  d0:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  d4:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  d8:	632e7470 			; <UNDEFINED> instruction: 0x632e7470
  dc:	00000100 	andeq	r0, r0, r0, lsl #2
  e0:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  e4:	00020068 	andeq	r0, r2, r8, rrx
  e8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  ec:	6d72612d 	ldfvse	f6, [r2, #-180]!	; 0xffffff4c
  f0:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  f4:	00682e72 	rsbeq	r2, r8, r2, ror lr
  f8:	73000002 	movwvc	r0, #2
  fc:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
 100:	63672d74 	cmnvs	r7, #116, 26	; 0x1d00
 104:	00682e63 	rsbeq	r2, r8, r3, ror #28
 108:	72000003 	andvc	r0, r0, #3, 0
 10c:	692d6970 	pushvs	{r4, r5, r6, r8, fp, sp, lr}
 110:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 114:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
 118:	00682e73 	rsbeq	r2, r8, r3, ror lr
 11c:	00000002 	andeq	r0, r0, r2
 120:	05002705 	streq	r2, [r0, #-1797]	; 0xfffff8fb
 124:	00000002 	andeq	r0, r0, r2
 128:	013e0300 	teqeq	lr, r0, lsl #6
 12c:	014e0505 	cmpeq	lr, r5, lsl #10
 130:	01010101 	tsteq	r1, r1, lsl #2
 134:	01010101 	tsteq	r1, r1, lsl #2
 138:	01010101 	tsteq	r1, r1, lsl #2
 13c:	01010101 	tsteq	r1, r1, lsl #2
 140:	01130101 	tsteq	r3, r1, lsl #2
 144:	01010101 	tsteq	r1, r1, lsl #2
 148:	01010101 	tsteq	r1, r1, lsl #2
 14c:	01010101 	tsteq	r1, r1, lsl #2
 150:	01010101 	tsteq	r1, r1, lsl #2
 154:	01130101 	tsteq	r3, r1, lsl #2
 158:	01010101 	tsteq	r1, r1, lsl #2
 15c:	01010101 	tsteq	r1, r1, lsl #2
 160:	01010101 	tsteq	r1, r1, lsl #2
 164:	01010101 	tsteq	r1, r1, lsl #2
 168:	01130101 	tsteq	r3, r1, lsl #2
 16c:	01010101 	tsteq	r1, r1, lsl #2
 170:	01010101 	tsteq	r1, r1, lsl #2
 174:	01010101 	tsteq	r1, r1, lsl #2
 178:	01010101 	tsteq	r1, r1, lsl #2
 17c:	01130101 	tsteq	r3, r1, lsl #2
 180:	01010101 	tsteq	r1, r1, lsl #2
 184:	01010101 	tsteq	r1, r1, lsl #2
 188:	01010101 	tsteq	r1, r1, lsl #2
 18c:	01010101 	tsteq	r1, r1, lsl #2
 190:	01130101 	tsteq	r3, r1, lsl #2
 194:	01010101 	tsteq	r1, r1, lsl #2
 198:	01010101 	tsteq	r1, r1, lsl #2
 19c:	01010101 	tsteq	r1, r1, lsl #2
 1a0:	01010101 	tsteq	r1, r1, lsl #2
 1a4:	01130101 	tsteq	r3, r1, lsl #2
 1a8:	05013105 	streq	r3, [r1, #-261]	; 0xfffffefb
 1ac:	01051305 	tsteq	r5, r5, lsl #6
 1b0:	2d054b06 	vstrcs	d4, [r5, #-24]	; 0xffffffe8
 1b4:	66460306 	strbvs	r0, [r6], -r6, lsl #6
 1b8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1bc:	6a324b06 	bvs	c92ddc <timer_interrupt_init+0xc92dc0>
 1c0:	0601056a 	streq	r0, [r1], -sl, ror #10
 1c4:	02661d03 	rsbeq	r1, r6, #192	; 0xc0
 1c8:	01010008 	tsteq	r1, r8

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
   8:	6d726100 	ldfvse	f6, [r2, #-0]
   c:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  10:	435f7265 	cmpmi	pc, #1342177286	; 0x50000006
  14:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
  18:	73006c6f 	movwvc	r6, #3183	; 0xc6f
  1c:	615f7465 	cmpvs	pc, r5, ror #8
  20:	2e006c6c 	cdpcs	12, 0, cr6, cr0, cr12, {3}
  24:	6174732f 	cmnvs	r4, pc, lsr #6
  28:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  2c:	742f6372 	strtvc	r6, [pc], #-882	; 34 <.debug_str+0x34>
  30:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
  34:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  38:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0xfffffd9b
  3c:	632e7470 			; <UNDEFINED> instruction: 0x632e7470
  40:	6d726100 	ldfvse	f6, [r2, #-0]
  44:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  48:	425f7265 	subsmi	r7, pc, #1342177286	; 0x50000006
  4c:	00657361 	rsbeq	r7, r5, r1, ror #6
  50:	61736944 	cmnvs	r3, r4, asr #18
  54:	5f656c62 	svcpl	0x00656c62
  58:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
  5c:	7300325f 	movwvc	r3, #607	; 0x25f
  60:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  64:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  68:	756f6300 	strbvc	r6, [pc, #-768]!	; fffffd70 <timer_interrupt_init+0xfffffd54>
  6c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
  70:	6572705f 	ldrbvs	r7, [r2, #-95]!	; 0xffffffa1
  74:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
  78:	72007265 	andvc	r7, r0, #1342177286	; 0x50000006
  7c:	705f6970 	subsvc	r6, pc, r0, ror r9	; <UNPREDICTABLE>
  80:	68637475 	stmdavs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^
  84:	50007261 	andpl	r7, r0, r1, ror #4
  88:	32335455 	eorscc	r5, r3, #1426063360	; 0x55000000
  8c:	51494600 	cmppl	r9, r0, lsl #12
  90:	6e6f635f 	mcrvs	3, 3, r6, cr15, cr15, {2}
  94:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; fffffecc <timer_interrupt_init+0xfffffeb0>
  98:	6d726100 	ldfvse	f6, [r2, #-0]
  9c:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
  a0:	4c5f7265 	lfmmi	f7, 2, [pc], {101}	; 0x65
  a4:	0064616f 	rsbeq	r6, r4, pc, ror #2
  a8:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
  ac:	5f726574 	svcpl	0x00726574
  b0:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
  b4:	0064656c 	rsbeq	r6, r4, ip, ror #10
  b8:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  bc:	6e695f72 	mcrvs	15, 3, r5, cr9, cr2, {3}
  c0:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
  c4:	5f747075 	svcpl	0x00747075
  c8:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
  cc:	51524900 	cmppl	r2, r0, lsl #18
  d0:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
  d4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
  d8:	4500325f 	strmi	r3, [r0, #-607]	; 0xfffffda1
  dc:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  e0:	52495f65 	subpl	r5, r9, #404	; 0x194
  e4:	315f7351 	cmpcc	pc, r1, asr r3	; <UNPREDICTABLE>
  e8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  ec:	6f6c2067 	svcvs	0x006c2067
  f0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  f4:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  f8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  fc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 100:	66696873 			; <UNDEFINED> instruction: 0x66696873
 104:	5f5f0074 	svcpl	0x005f0074
 108:	434e5546 	movtmi	r5, #58694	; 0xe546
 10c:	4e4f4954 			; <UNDEFINED> instruction: 0x4e4f4954
 110:	75005f5f 	strvc	r5, [r0, #-3935]	; 0xfffff0a1
 114:	335f6573 	cmpcc	pc, #482344960	; 0x1cc00000
 118:	74696232 	strbtvc	r6, [r9], #-562	; 0xfffffdce
 11c:	756f635f 	strbvc	r6, [pc, #-863]!	; fffffdc5 <timer_interrupt_init+0xfffffda9>
 120:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 124:	6d726100 	ldfvse	f6, [r2, #-0]
 128:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 12c:	495f7265 	ldmdbmi	pc, {r0, r2, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
 130:	6c435152 	stfvse	f5, [r3], {82}	; 0x52
 134:	00726165 	rsbseq	r6, r2, r5, ror #2
 138:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 13c:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 140:	5f735152 	svcpl	0x00735152
 144:	72610032 	rsbvc	r0, r1, #50, 0	; 0x32
 148:	69745f6d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 14c:	5f72656d 	svcpl	0x0072656d
 150:	756c6156 	strbvc	r6, [ip, #-342]!	; 0xfffffeaa
 154:	6e750065 	cdpvs	0, 7, cr0, cr5, cr5, {3}
 158:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 15c:	63206465 			; <UNDEFINED> instruction: 0x63206465
 160:	00726168 	rsbseq	r6, r2, r8, ror #2
 164:	61736944 	cmnvs	r3, r4, asr #18
 168:	5f656c62 	svcpl	0x00656c62
 16c:	69736142 	ldmdbvs	r3!, {r1, r6, r8, sp, lr}^
 170:	52495f63 	subpl	r5, r9, #396	; 0x18c
 174:	73007351 	movwvc	r7, #849	; 0x351
 178:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 17c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 180:	6e007261 	cdpvs	2, 0, cr7, cr0, cr1, {3}
 184:	6c637963 			; <UNDEFINED> instruction: 0x6c637963
 188:	6c007365 	stcvs	3, cr7, [r0], {101}	; 0x65
 18c:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 190:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 194:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 198:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 19c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1a0:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 1a4:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 1a8:	7000745f 	andvc	r7, r0, pc, asr r4
 1ac:	006b7475 	rsbeq	r7, fp, r5, ror r4
 1b0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1b4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 1b8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1bc:	65727000 	ldrbvs	r7, [r2, #-0]!
 1c0:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
 1c4:	73007265 	movwvc	r7, #613	; 0x265
 1c8:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 1cc:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
 1d0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 1d4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 1d8:	72610074 	rsbvc	r0, r1, #116, 0	; 0x74
 1dc:	69745f6d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 1e0:	5f72656d 	svcpl	0x0072656d
 1e4:	6f6c6552 	svcvs	0x006c6552
 1e8:	72006461 	andvc	r6, r0, #1627389952	; 0x61000000
 1ec:	615f6970 	cmpvs	pc, r0, ror r9	; <UNPREDICTABLE>
 1f0:	745f6d72 	ldrbvc	r6, [pc], #-3442	; 1f8 <.debug_str+0x1f8>
 1f4:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 1f8:	7274635f 	rsbsvc	r6, r4, #2080374785	; 0x7c000001
 1fc:	00745f6c 	rsbseq	r5, r4, ip, ror #30
 200:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 204:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 208:	006b746e 	rsbeq	r7, fp, lr, ror #8
 20c:	20554e47 	subscs	r4, r5, r7, asr #28
 210:	20393943 	eorscs	r3, r9, r3, asr #18
 214:	2e322e39 	mrccs	14, 1, r2, cr2, cr9, {1}
 218:	30322031 	eorscc	r2, r2, r1, lsr r0
 21c:	30313931 	eorscc	r3, r1, r1, lsr r9
 220:	28203532 	stmdacs	r0!, {r1, r4, r5, r8, sl, ip, sp}
 224:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 228:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 22c:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
 230:	72612f4d 	rsbvc	r2, r1, #308	; 0x134
 234:	2d392d6d 	ldccs	13, cr2, [r9, #-436]!	; 0xfffffe4c
 238:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
 23c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
 240:	73697665 	cmnvc	r9, #105906176	; 0x6500000
 244:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 248:	35373732 	ldrcc	r3, [r7, #-1842]!	; 0xfffff8ce
 24c:	205d3939 	subscs	r3, sp, r9, lsr r9
 250:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 254:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 258:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 25c:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 260:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 264:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 268:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 26c:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 270:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 274:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 278:	6f6c666d 	svcvs	0x006c666d
 27c:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 280:	733d6962 	teqvc	sp, #1605632	; 0x188000
 284:	2074666f 	rsbscs	r6, r4, pc, ror #12
 288:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 28c:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 290:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 294:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 298:	7a6b3676 	bvc	1acdc78 <timer_interrupt_init+0x1acdc5c>
 29c:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 2a0:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 2a4:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 2a8:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 2ac:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 2b0:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 2b4:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 2b8:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 2bc:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 2c0:	6d726100 	ldfvse	f6, [r2, #-0]
 2c4:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 2c8:	465f7265 	ldrbmi	r7, [pc], -r5, ror #4
 2cc:	52656572 	rsbpl	r6, r5, #478150656	; 0x1c800000
 2d0:	696e6e75 	stmdbvs	lr!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 2d4:	6f43676e 	svcvs	0x0043676e
 2d8:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xfffff18b
 2dc:	69440072 	stmdbvs	r4, {r1, r4, r5, r6}^
 2e0:	6c626173 	stfvse	f6, [r2], #-460	; 0xfffffe34
 2e4:	52495f65 	subpl	r5, r9, #404	; 0x194
 2e8:	315f7351 	cmpcc	pc, r1, asr r3	; <UNPREDICTABLE>
 2ec:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 2f0:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 2f4:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 2f8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 2fc:	4500746e 	strmi	r7, [r0, #-1134]	; 0xfffffb92
 300:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 304:	61425f65 	cmpvs	r2, r5, ror #30
 308:	5f636973 	svcpl	0x00636973
 30c:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
 310:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
 314:	655f7265 	ldrbvs	r7, [pc, #-613]	; b7 <.debug_str+0xb7>
 318:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 31c:	74006465 	strvc	r6, [r0], #-1125	; 0xfffffb9b
 320:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 324:	6568635f 	strbvs	r6, [r8, #-863]!	; 0xfffffca1
 328:	6f5f6b63 	svcvs	0x005f6b63
 32c:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a
 330:	69007374 	stmdbvs	r0, {r2, r4, r5, r6, r8, r9, ip, sp, lr}
 334:	655f746e 	ldrbvs	r7, [pc, #-1134]	; fffffece <timer_interrupt_init+0xfffffeb2>
 338:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 33c:	61006465 	tstvs	r0, r5, ror #8
 340:	745f6d72 	ldrbvc	r6, [pc], #-3442	; 348 <.debug_str+0x348>
 344:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 348:	5741525f 	smlsldpl	r5, r1, pc, r2	; <UNPREDICTABLE>
 34c:	00515249 	subseq	r5, r1, r9, asr #4
 350:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
 354:	612f7372 			; <UNDEFINED> instruction: 0x612f7372
 358:	2f616e6e 	svccs	0x00616e6e
 35c:	75636f44 	strbvc	r6, [r3, #-3908]!	; 0xfffff0bc
 360:	746e656d 	strbtvc	r6, [lr], #-1389	; 0xfffffa93
 364:	63532f73 	cmpvs	r3, #460	; 0x1cc
 368:	6c6f6f68 	stclvs	15, cr6, [pc], #-416	; 1d0 <.debug_str+0x1d0>
 36c:	6c6f432f 	stclvs	3, cr4, [pc], #-188	; 2b8 <.debug_str+0x2b8>
 370:	6567656c 	strbvs	r6, [r7, #-1388]!	; 0xfffffa94
 374:	6e754a2f 	vaddvs.f32	s9, s10, s31
 378:	2f726f69 	svccs	0x00726f69
 37c:	2f323253 	svccs	0x00323253
 380:	34325343 	ldrtcc	r5, [r2], #-835	; 0xfffffcbd
 384:	2f584c30 	svccs	0x00584c30
 388:	6f63796d 	svcvs	0x0063796d
 38c:	6c2f6564 	cfstr32vs	mvfx6, [pc], #-400	; 204 <.debug_str+0x204>
 390:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 394:	6d726100 	ldfvse	f6, [r2, #-0]
 398:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
 39c:	505f7265 	subspl	r7, pc, r5, ror #4
 3a0:	69446572 	stmdbvs	r4, {r1, r4, r5, r6, r8, sl, sp, lr}^
 3a4:	65646976 	strbvs	r6, [r4, #-2422]!	; 0xfffff68a
 3a8:	52490072 	subpl	r0, r9, #114, 0	; 0x72
 3ac:	65705f51 	ldrbvs	r5, [r0, #-3921]!	; 0xfffff0af
 3b0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 3b4:	00315f67 	eorseq	r5, r1, r7, ror #30
 3b8:	5f515249 	svcpl	0x00515249
 3bc:	69736162 	ldmdbvs	r3!, {r1, r5, r6, r8, sp, lr}^
 3c0:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
 3c4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 3c8:	72610067 	rsbvc	r0, r1, #103, 0	; 0x67
 3cc:	69745f6d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 3d0:	5f72656d 	svcpl	0x0072656d
 3d4:	6b73614d 	blvs	1cd8910 <timer_interrupt_init+0x1cd88f4>
 3d8:	52496465 	subpl	r6, r9, #1694498816	; 0x65000000
 3dc:	Address 0x00000000000003dc is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <timer_interrupt_init+0x80a5d4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  24:	200e4201 	andcs	r4, lr, r1, lsl #4
  28:	00040e46 	andeq	r0, r4, r6, asr #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	00000040 	andeq	r0, r0, r0, asr #32
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <timer_interrupt_init+0x12cd810>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <timer_interrupt_init+0x46414>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


timer.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <timer_get_usec_raw>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f0004 	ldr	r0, [pc, #4]	; 10 <timer_get_usec_raw+0x10>
   8:	ebfffffe 	bl	0 <GET32>
   c:	e8bd8010 	pop	{r4, pc}
  10:	20003004 	andcs	r3, r0, r4

00000014 <timer_get_usec>:
  14:	e92d4010 	push	{r4, lr}
  18:	ebfffffe 	bl	0 <dev_barrier>
  1c:	ebfffffe 	bl	0 <timer_get_usec_raw>
  20:	e1a04000 	mov	r4, r0
  24:	ebfffffe 	bl	0 <dev_barrier>
  28:	e1a00004 	mov	r0, r4
  2c:	e8bd8010 	pop	{r4, pc}

00000030 <delay_us>:
  30:	e92d4070 	push	{r4, r5, r6, lr}
  34:	e1a05000 	mov	r5, r0
  38:	ebfffffe 	bl	14 <timer_get_usec>
  3c:	e1a04000 	mov	r4, r0
  40:	ebfffffe 	bl	14 <timer_get_usec>
  44:	e0400004 	sub	r0, r0, r4
  48:	e1500005 	cmp	r0, r5
  4c:	3afffffb 	bcc	40 <delay_us+0x10>
  50:	e8bd8070 	pop	{r4, r5, r6, pc}

00000054 <delay_ms>:
  54:	e92d4010 	push	{r4, lr}
  58:	e0603280 	rsb	r3, r0, r0, lsl #5
  5c:	e0800103 	add	r0, r0, r3, lsl #2
  60:	e1a00180 	lsl	r0, r0, #3
  64:	ebfffffe 	bl	30 <delay_us>
  68:	e8bd8010 	pop	{r4, pc}

0000006c <delay_sec>:
  6c:	e92d4010 	push	{r4, lr}
  70:	e0603280 	rsb	r3, r0, r0, lsl #5
  74:	e0800103 	add	r0, r0, r3, lsl #2
  78:	e1a00180 	lsl	r0, r0, #3
  7c:	ebfffffe 	bl	54 <delay_ms>
  80:	e8bd8010 	pop	{r4, pc}

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000024d 	andeq	r0, r0, sp, asr #4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000143 	andeq	r0, r0, r3, asr #2
  10:	0000160c 	andeq	r1, r0, ip, lsl #12
  14:	0000d500 	andeq	sp, r0, r0, lsl #10
  18:	00000000 	andeq	r0, r0, r0
  1c:	00008400 	andeq	r8, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	84070403 	strhi	r0, [r7], #-1027	; 0xfffffbfd
  30:	03000000 	movweq	r0, #0
  34:	01370601 	teqeq	r7, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00011f05 	andeq	r1, r1, r5, lsl #30
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	0000012e 	andeq	r0, r0, lr, lsr #2
  48:	bb050803 	bllt	142014 <delay_sec+0x141fa8>
  4c:	03000000 	movweq	r0, #0
  50:	00300801 	eorseq	r0, r0, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00005907 	andeq	r5, r0, r7, lsl #18
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000047 	andeq	r0, r0, r7, asr #32
  64:	91070803 	tstls	r7, r3, lsl #16
  68:	04000000 	streq	r0, [r0], #-0
  6c:	00000025 	andeq	r0, r0, r5, lsr #32
  70:	0000007a 	andeq	r0, r0, sl, ror r0
  74:	00002505 	andeq	r2, r0, r5, lsl #10
  78:	c9060000 	stmdbgt	r6, {}	; <UNPREDICTABLE>
  7c:	02000000 	andeq	r0, r0, #0, 0
  80:	00860e1c 	addeq	r0, r6, ip, lsl lr
  84:	04070000 	streq	r0, [r7], #-0
  88:	0000006b 	andeq	r0, r0, fp, rrx
  8c:	00002504 	andeq	r2, r0, r4, lsl #10
  90:	00009b00 	andeq	r9, r0, r0, lsl #22
  94:	009b0500 	addseq	r0, fp, r0, lsl #10
  98:	07000000 	streq	r0, [r0, -r0]
  9c:	0000a804 	andeq	sl, r0, r4, lsl #16
  a0:	08010300 	stmdaeq	r1, {r8, r9}
  a4:	0000011a 	andeq	r0, r0, sl, lsl r1
  a8:	0000a108 	andeq	sl, r0, r8, lsl #2
  ac:	01290600 			; <UNDEFINED> instruction: 0x01290600
  b0:	21020000 	mrscs	r0, (UNDEF: 2)
  b4:	0000b90e 	andeq	fp, r0, lr, lsl #18
  b8:	8c040700 	stchi	7, cr0, [r4], {-0}
  bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  c0:	0000000c 	andeq	r0, r0, ip
  c4:	6c061e01 	stcvs	14, cr1, [r6], {1}
  c8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
  cc:	01000000 	mrseq	r0, (UNDEF: 0)
  d0:	0001099c 	muleq	r1, ip, r9
  d4:	65730a00 	ldrbvs	r0, [r3, #-2560]!	; 0xfffff600
  d8:	1e010063 	cdpne	0, 0, cr0, cr1, cr3, {3}
  dc:	00002c19 	andeq	r2, r0, r9, lsl ip
  e0:	00000400 	andeq	r0, r0, r0, lsl #8
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00800b00 	addeq	r0, r0, r0, lsl #22
  ec:	01090000 	mrseq	r0, (UNDEF: 9)
  f0:	010c0000 	mrseq	r0, (UNDEF: 12)
  f4:	01f31150 	mvnseq	r1, r0, asr r1
  f8:	f3243550 	vqrshl.u32	<illegal reg q1.5>, q0, q2
  fc:	321c5001 	andscc	r5, ip, #1, 0
 100:	5001f324 	andpl	pc, r1, r4, lsr #6
 104:	00243322 	eoreq	r3, r4, r2, lsr #6
 108:	003e0900 	eorseq	r0, lr, r0, lsl #18
 10c:	1b010000 	blne	40114 <delay_sec+0x400a8>
 110:	00005406 	andeq	r5, r0, r6, lsl #8
 114:	00001800 	andeq	r1, r0, r0, lsl #16
 118:	529c0100 	addspl	r0, ip, #0
 11c:	0a000001 	beq	128 <.debug_info+0x128>
 120:	0100736d 	tsteq	r0, sp, ror #6
 124:	002c181b 	eoreq	r1, ip, fp, lsl r8
 128:	00290000 	eoreq	r0, r9, r0
 12c:	00250000 	eoreq	r0, r5, r0
 130:	680b0000 	stmdavs	fp, {}	; <UNPREDICTABLE>
 134:	52000000 	andpl	r0, r0, #0, 0
 138:	0c000001 	stceq	0, cr0, [r0], {1}
 13c:	f3115001 	vhadd.u16	d5, d1, d1
 140:	24355001 	ldrtcs	r5, [r5], #-1
 144:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
 148:	01f32432 	mvnseq	r2, r2, lsr r4
 14c:	24332250 	ldrtcs	r2, [r3], #-592	; 0xfffffdb0
 150:	7b090000 	blvc	240008 <delay_sec+0x23ff9c>
 154:	01000000 	mrseq	r0, (UNDEF: 0)
 158:	00300612 	eorseq	r0, r0, r2, lsl r6
 15c:	00240000 	eoreq	r0, r4, r0
 160:	9c010000 	stcls	0, cr0, [r1], {-0}
 164:	000001c2 	andeq	r0, r0, r2, asr #3
 168:	0073750a 	rsbseq	r7, r3, sl, lsl #10
 16c:	2c181201 	lfmcs	f1, 4, [r8], {1}
 170:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
 174:	4a000000 	bmi	8 <.debug_info+0x8>
 178:	0d000000 	stceq	0, cr0, [r0, #-0]
 17c:	01006272 	tsteq	r0, r2, ror r2
 180:	002c0e13 	eoreq	r0, ip, r3, lsl lr
 184:	006e0000 	rsbeq	r0, lr, r0
 188:	006c0000 	rsbeq	r0, ip, r0
 18c:	400e0000 	andmi	r0, lr, r0
 190:	14000000 	strne	r0, [r0], #-0
 194:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 198:	0d000001 	stceq	0, cr0, [r0, #-4]
 19c:	01006172 	tsteq	r0, r2, ror r1
 1a0:	002c1215 	eoreq	r1, ip, r5, lsl r2
 1a4:	00830000 	addeq	r0, r3, r0
 1a8:	00810000 	addeq	r0, r1, r0
 1ac:	440f0000 	strmi	r0, [pc], #-0	; 8 <.debug_info+0x8>
 1b0:	c2000000 	andgt	r0, r0, #0, 0
 1b4:	00000001 	andeq	r0, r0, r1
 1b8:	00003c0f 	andeq	r3, r0, pc, lsl #24
 1bc:	0001c200 	andeq	ip, r1, r0, lsl #4
 1c0:	6c100000 	ldcvs	0, cr0, [r0], {-0}
 1c4:	01000000 	mrseq	r0, (UNDEF: 0)
 1c8:	002c0a09 	eoreq	r0, ip, r9, lsl #20
 1cc:	00140000 	andseq	r0, r4, r0
 1d0:	001c0000 	andseq	r0, ip, r0
 1d4:	9c010000 	stcls	0, cr0, [r1], {-0}
 1d8:	0000020a 	andeq	r0, r0, sl, lsl #4
 1dc:	0100750d 	tsteq	r0, sp, lsl #10
 1e0:	002c0e0d 	eoreq	r0, ip, sp, lsl #28
 1e4:	009a0000 	addseq	r0, sl, r0
 1e8:	00960000 	addseq	r0, r6, r0
 1ec:	1c0f0000 	stcne	0, cr0, [pc], {-0}
 1f0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 1f4:	0f000002 	svceq	0x00000002
 1f8:	00000020 	andeq	r0, r0, r0, lsr #32
 1fc:	0000020a 	andeq	r0, r0, sl, lsl #4
 200:	0000280f 	andeq	r2, r0, pc, lsl #16
 204:	00023800 	andeq	r3, r2, r0, lsl #16
 208:	a8100000 	ldmdage	r0, {}	; <UNPREDICTABLE>
 20c:	01000000 	mrseq	r0, (UNDEF: 0)
 210:	002c0a04 	eoreq	r0, ip, r4, lsl #20
 214:	00000000 	andeq	r0, r0, r0
 218:	00140000 	andseq	r0, r4, r0
 21c:	9c010000 	stcls	0, cr0, [r1], {-0}
 220:	00000238 	andeq	r0, r0, r8, lsr r2
 224:	00000c0b 	andeq	r0, r0, fp, lsl #24
 228:	00024400 	andeq	r4, r2, r0, lsl #8
 22c:	50010c00 	andpl	r0, r1, r0, lsl #24
 230:	30040c05 	andcc	r0, r4, r5, lsl #24
 234:	00002000 	andeq	r2, r0, r0
 238:	00000011 	andeq	r0, r0, r1, lsl r0
 23c:	00000000 	andeq	r0, r0, r0
 240:	069e0200 	ldreq	r0, [lr], r0, lsl #4
 244:	00002a11 	andeq	r2, r0, r1, lsl sl
 248:	00002a00 	andeq	r2, r0, r0, lsl #20
 24c:	0ac40200 	beq	ff100a54 <delay_sec+0xff1009e8>
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <delay_sec+0x2c0040>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	01150400 	tsteq	r5, r0, lsl #8
  2c:	13491927 	movtne	r1, #39207	; 0x9927
  30:	00001301 	andeq	r1, r0, r1, lsl #6
  34:	49000505 	stmdbmi	r0, {r0, r2, r8, sl}
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  40:	0b3b0b3a 	bleq	ec2d30 <delay_sec+0xec2cc4>
  44:	13490b39 	movtne	r0, #39737	; 0x9b39
  48:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  4c:	0f070000 	svceq	0x00070000
  50:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  54:	08000013 	stmdaeq	r0, {r0, r1, r4}
  58:	13490026 	movtne	r0, #36902	; 0x9026
  5c:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
  60:	03193f01 	tsteq	r9, #1, 30
  64:	3b0b3a0e 	blcc	2ce8a4 <delay_sec+0x2ce838>
  68:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  6c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  70:	97184006 	ldrls	r4, [r8, -r6]
  74:	13011942 	movwne	r1, #6466	; 0x1942
  78:	050a0000 	streq	r0, [sl, #-0]
  7c:	3a080300 	bcc	200c84 <delay_sec+0x200c18>
  80:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  88:	1742b717 	smlaldne	fp, r2, r7, r7
  8c:	890b0000 	stmdbhi	fp, {}	; <UNPREDICTABLE>
  90:	11010182 	smlabbne	r1, r2, r1, r0
  94:	00133101 	andseq	r3, r3, r1, lsl #2
  98:	828a0c00 	addhi	r0, sl, #0, 24
  9c:	18020001 	stmdane	r2, {r0}
  a0:	00184291 	mulseq	r8, r1, r2
  a4:	00340d00 	eorseq	r0, r4, r0, lsl #26
  a8:	0b3a0803 	bleq	e820bc <delay_sec+0xe82050>
  ac:	0b390b3b 	bleq	e42da0 <delay_sec+0xe42d34>
  b0:	17021349 	strne	r1, [r2, -r9, asr #6]
  b4:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  b8:	010b0e00 	tsteq	fp, r0, lsl #28
  bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
  c0:	00001301 	andeq	r1, r0, r1, lsl #6
  c4:	0182890f 	orreq	r8, r2, pc, lsl #18
  c8:	31011100 	mrscc	r1, (UNDEF: 17)
  cc:	10000013 	andne	r0, r0, r3, lsl r0
  d0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  d4:	0b3a0e03 	bleq	e838e8 <delay_sec+0xe8387c>
  d8:	0b390b3b 	bleq	e42dcc <delay_sec+0xe42d60>
  dc:	13491927 	movtne	r1, #39207	; 0x9927
  e0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  e4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  e8:	00130119 	andseq	r0, r3, r9, lsl r1
  ec:	002e1100 	eoreq	r1, lr, r0, lsl #2
  f0:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  f4:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
  f8:	0b3b0b3a 	bleq	ec2de8 <delay_sec+0xec2d7c>
  fc:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000006c 	andeq	r0, r0, ip, rrx
   8:	00000078 	andeq	r0, r0, r8, ror r0
   c:	78500001 	ldmdavc	r0, {r0}^
  10:	84000000 	strhi	r0, [r0], #-0
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00005400 	andeq	r5, r0, r0, lsl #8
  2c:	00006000 	andeq	r6, r0, r0
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	00000060 	andeq	r0, r0, r0, rrx
  38:	0000006c 	andeq	r0, r0, ip, rrx
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	00300000 	eorseq	r0, r0, r0
  50:	003b0000 	eorseq	r0, fp, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00003b50 	andeq	r3, r0, r0, asr fp
  5c:	00005400 	andeq	r5, r0, r0, lsl #8
  60:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
  6c:	00400000 	subeq	r0, r0, r0
  70:	00540000 	subseq	r0, r4, r0
  74:	00010000 	andeq	r0, r1, r0
  78:	00000054 	andeq	r0, r0, r4, asr r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	44000000 	strmi	r0, [r0], #-0
  84:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
  88:	01000000 	mrseq	r0, (UNDEF: 0)
  8c:	00005000 	andeq	r5, r0, r0
	...
  98:	00240000 	eoreq	r0, r4, r0
  9c:	00270000 	eoreq	r0, r7, r0
  a0:	00010000 	andeq	r0, r1, r0
  a4:	00002750 	andeq	r2, r0, r0, asr r7
  a8:	00003000 	andeq	r3, r0, r0
  ac:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000084 	andeq	r0, r0, r4, lsl #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000f7 	strdeq	r0, [r0], -r7
   4:	00800003 	addeq	r0, r0, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <delay_sec+0xfffffec8>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
  78:	632e7265 			; <UNDEFINED> instruction: 0x632e7265
  7c:	00000100 	andeq	r0, r0, r0, lsl #2
  80:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  84:	00020068 	andeq	r0, r2, r8, rrx
  88:	23050000 	movwcs	r0, #20480	; 0x5000
  8c:	00020500 	andeq	r0, r2, r0, lsl #10
  90:	15000000 	strne	r0, [r0, #-0]
  94:	052f0505 	streq	r0, [pc, #-1285]!	; fffffb97 <delay_sec+0xfffffb2b>
  98:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
  9c:	1f054b01 	svcne	0x00054b01
  a0:	05054d06 	streq	r4, [r5, #-3334]	; 0xfffff2fa
  a4:	12052f31 	andne	r2, r5, #196	; 0xc4
  a8:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  ac:	052f4b06 	streq	r4, [pc, #-2822]!	; fffff5ae <delay_sec+0xfffff542>
  b0:	05130601 	ldreq	r0, [r3, #-1537]	; 0xfffff9ff
  b4:	064c061c 			; <UNDEFINED> instruction: 0x064c061c
  b8:	06050501 	streq	r0, [r5], -r1, lsl #10
  bc:	0613054b 	ldreq	r0, [r3], -fp, asr #10
  c0:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
  c4:	09052f06 	stmdbeq	r5, {r1, r2, r8, r9, sl, fp, sp}
  c8:	06170513 			; <UNDEFINED> instruction: 0x06170513
  cc:	06090501 	streq	r0, [r9], -r1, lsl #10
  d0:	0611052f 	ldreq	r0, [r1], -pc, lsr #10
  d4:	2e0c0501 	cfsh32cs	mvfx0, mvfx12, #1
  d8:	6b061c05 	blvs	1870f4 <delay_sec+0x187088>
  dc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  e0:	4a062f06 	bmi	18bd00 <delay_sec+0x18bc94>
  e4:	054b0105 	strbeq	r0, [fp, #-261]	; 0xfffffefb
  e8:	062f061e 			; <UNDEFINED> instruction: 0x062f061e
  ec:	06050501 	streq	r0, [r5], -r1, lsl #10
  f0:	054a062f 	strbeq	r0, [sl, #-1583]	; 0xfffff9d1
  f4:	02024b01 	andeq	r4, r2, #1024	; 0x400
  f8:	Address 0x00000000000000f8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	616c6564 	cmnvs	ip, r4, ror #10
  10:	65735f79 	ldrbvs	r5, [r3, #-3961]!	; 0xfffff087
  14:	2f2e0063 	svccs	0x002e0063
  18:	66617473 			; <UNDEFINED> instruction: 0x66617473
  1c:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
  20:	69742f63 	ldmdbvs	r4!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
  24:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
  28:	45470063 	strbmi	r0, [r7, #-99]	; 0xffffff9d
  2c:	00323354 	eorseq	r3, r2, r4, asr r3
  30:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  34:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  38:	61686320 	cmnvs	r8, r0, lsr #6
  3c:	65640072 	strbvs	r0, [r4, #-114]!	; 0xffffff8e
  40:	5f79616c 	svcpl	0x0079616c
  44:	6c00736d 	stcvs	3, cr7, [r0], {109}	; 0x6d
  48:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  4c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  50:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  54:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  58:	6f687300 	svcvs	0x00687300
  5c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  60:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  64:	2064656e 	rsbcs	r6, r4, lr, ror #10
  68:	00746e69 	rsbseq	r6, r4, r9, ror #28
  6c:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  70:	65675f72 	strbvs	r5, [r7, #-3954]!	; 0xfffff08e
  74:	73755f74 	cmnvc	r5, #116, 30	; 0x1d0
  78:	64006365 	strvs	r6, [r0], #-869	; 0xfffffc9b
  7c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
  80:	0073755f 	rsbseq	r7, r3, pc, asr r5
  84:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  88:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  8c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  90:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  94:	6f6c2067 	svcvs	0x006c2067
  98:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
  9c:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  a0:	2064656e 	rsbcs	r6, r4, lr, ror #10
  a4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  a8:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  ac:	65675f72 	strbvs	r5, [r7, #-3954]!	; 0xfffff08e
  b0:	73755f74 	cmnvc	r5, #116, 30	; 0x1d0
  b4:	725f6365 	subsvc	r6, pc, #-1811939327	; 0x94000001
  b8:	6c007761 	stcvs	7, cr7, [r0], {97}	; 0x61
  bc:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  c0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  c4:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c8:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  cc:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
  d0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  d4:	73552f00 	cmpvc	r5, #0, 30
  d8:	2f737265 	svccs	0x00737265
  dc:	616e6e61 	cmnvs	lr, r1, ror #28
  e0:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  e4:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  e8:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  ec:	6f6f6863 	svcvs	0x006f6863
  f0:	6f432f6c 	svcvs	0x00432f6c
  f4:	67656c6c 	strbvs	r6, [r5, -ip, ror #24]!
  f8:	754a2f65 	strbvc	r2, [sl, #-3941]	; 0xfffff09b
  fc:	726f696e 	rsbvc	r6, pc, #1802240	; 0x1b8000
 100:	3232532f 	eorscc	r5, r2, #-1140850688	; 0xbc000000
 104:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
 108:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
 10c:	63796d2f 	cmnvs	r9, #3008	; 0xbc0
 110:	2f65646f 	svccs	0x0065646f
 114:	7062696c 	rsbvc	r6, r2, ip, ror #18
 118:	68630069 	stmdavs	r3!, {r0, r3, r5, r6}^
 11c:	73007261 	movwvc	r7, #609	; 0x261
 120:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 124:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 128:	74757000 	ldrbtvc	r7, [r5], #-0
 12c:	6f6c006b 	svcvs	0x006c006b
 130:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 134:	7300746e 	movwvc	r7, #1134	; 0x46e
 138:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 13c:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 140:	47007261 	strmi	r7, [r0, -r1, ror #4]
 144:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 148:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 14c:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 150:	31303220 	teqcc	r0, r0, lsr #4
 154:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 158:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 15c:	61656c65 	cmnvs	r5, r5, ror #24
 160:	20296573 	eorcs	r6, r9, r3, ror r5
 164:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 168:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 16c:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 170:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 174:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 178:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 17c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 180:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 184:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 188:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 18c:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 190:	36373131 			; <UNDEFINED> instruction: 0x36373131
 194:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 198:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 19c:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 1a0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1a4:	36373131 			; <UNDEFINED> instruction: 0x36373131
 1a8:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 1ac:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 1b0:	616f6c66 	cmnvs	pc, r6, ror #24
 1b4:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 1b8:	6f733d69 	svcvs	0x00733d69
 1bc:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 1c0:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 1c4:	616d2d20 	cmnvs	sp, r0, lsr #26
 1c8:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 1cc:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 1d0:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 1d4:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 1d8:	4f2d2062 	svcmi	0x002d2062
 1dc:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 1e0:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 1e4:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 1e8:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 1ec:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 1f0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 1f4:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <delay_sec+0x80a584>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00000014 	andeq	r0, r0, r4, lsl r0
  34:	0000001c 	andeq	r0, r0, ip, lsl r0
  38:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28
  40:	00000018 	andeq	r0, r0, r8, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	00000030 	andeq	r0, r0, r0, lsr r0
  4c:	00000024 	andeq	r0, r0, r4, lsr #32
  50:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  54:	86038504 	strhi	r8, [r3], -r4, lsl #10
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000054 	andeq	r0, r0, r4, asr r0
  68:	00000018 	andeq	r0, r0, r8, lsl r0
  6c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	0000006c 	andeq	r0, r0, ip, rrx
  80:	00000018 	andeq	r0, r0, r8, lsl r0
  84:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <delay_sec+0x12cd7c0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <delay_sec+0x463c4>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


watchdog.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <watchdog_start_ticks>:
   0:	e92d4010 	push	{r4, lr}
   4:	e59f3020 	ldr	r3, [pc, #32]	; 2c <watchdog_start_ticks+0x2c>
   8:	e5830000 	str	r0, [r3]
   c:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
  10:	e380145a 	orr	r1, r0, #1509949440	; 0x5a000000
  14:	e59f0014 	ldr	r0, [pc, #20]	; 30 <watchdog_start_ticks+0x30>
  18:	ebfffffe 	bl	0 <PUT32>
  1c:	e59f1010 	ldr	r1, [pc, #16]	; 34 <watchdog_start_ticks+0x34>
  20:	e59f0010 	ldr	r0, [pc, #16]	; 38 <watchdog_start_ticks+0x38>
  24:	ebfffffe 	bl	0 <PUT32>
  28:	e8bd8010 	pop	{r4, pc}
  2c:	00000000 	andeq	r0, r0, r0
  30:	20100024 	andscs	r0, r0, r4, lsr #32
  34:	5a000020 	bpl	bc <watchdog_resume+0xc>
  38:	2010001c 	andscs	r0, r0, ip, lsl r0

0000003c <watchdog_start_us>:
  3c:	e92d4010 	push	{r4, lr}
  40:	e1a00220 	lsr	r0, r0, #4
  44:	ebfffffe 	bl	0 <watchdog_start_ticks>
  48:	e8bd8010 	pop	{r4, pc}

0000004c <watchdog_start_ms>:
  4c:	e92d4010 	push	{r4, lr}
  50:	e0603280 	rsb	r3, r0, r0, lsl #5
  54:	e0800103 	add	r0, r0, r3, lsl #2
  58:	e1a00180 	lsl	r0, r0, #3
  5c:	ebfffffe 	bl	3c <watchdog_start_us>
  60:	e8bd8010 	pop	{r4, pc}

00000064 <watchdog_start_sec>:
  64:	e92d4010 	push	{r4, lr}
  68:	e0603280 	rsb	r3, r0, r0, lsl #5
  6c:	e0800103 	add	r0, r0, r3, lsl #2
  70:	e1a00180 	lsl	r0, r0, #3
  74:	ebfffffe 	bl	4c <watchdog_start_ms>
  78:	e8bd8010 	pop	{r4, pc}

0000007c <watchdog_is_running>:
  7c:	e92d4010 	push	{r4, lr}
  80:	e59f0008 	ldr	r0, [pc, #8]	; 90 <watchdog_is_running+0x14>
  84:	ebfffffe 	bl	0 <GET32>
  88:	e2000020 	and	r0, r0, #32, 0
  8c:	e8bd8010 	pop	{r4, pc}
  90:	2010001c 	andscs	r0, r0, ip, lsl r0

00000094 <watchdog_stop>:
  94:	e92d4010 	push	{r4, lr}
  98:	e59f1008 	ldr	r1, [pc, #8]	; a8 <watchdog_stop+0x14>
  9c:	e59f0008 	ldr	r0, [pc, #8]	; ac <watchdog_stop+0x18>
  a0:	ebfffffe 	bl	0 <PUT32>
  a4:	e8bd8010 	pop	{r4, pc}
  a8:	5a000102 	bpl	4b8 <watchdog_feed+0x354>
  ac:	2010001c 	andscs	r0, r0, ip, lsl r0

000000b0 <watchdog_resume>:
  b0:	e92d4010 	push	{r4, lr}
  b4:	e59f1008 	ldr	r1, [pc, #8]	; c4 <watchdog_resume+0x14>
  b8:	e59f0008 	ldr	r0, [pc, #8]	; c8 <watchdog_resume+0x18>
  bc:	ebfffffe 	bl	0 <PUT32>
  c0:	e8bd8010 	pop	{r4, pc}
  c4:	5a000020 	bpl	14c <watchdog_shutdown+0x10>
  c8:	2010001c 	andscs	r0, r0, ip, lsl r0

000000cc <watchdog_get_time_left_ticks>:
  cc:	e92d4010 	push	{r4, lr}
  d0:	e59f0008 	ldr	r0, [pc, #8]	; e0 <watchdog_get_time_left_ticks+0x14>
  d4:	ebfffffe 	bl	0 <GET32>
  d8:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
  dc:	e8bd8010 	pop	{r4, pc}
  e0:	20100024 	andscs	r0, r0, r4, lsr #32

000000e4 <watchdog_get_time_left_us>:
  e4:	e92d4010 	push	{r4, lr}
  e8:	ebfffffe 	bl	cc <watchdog_get_time_left_ticks>
  ec:	e1a00200 	lsl	r0, r0, #4
  f0:	e8bd8010 	pop	{r4, pc}

000000f4 <watchdog_get_time_left_ms>:
  f4:	e92d4010 	push	{r4, lr}
  f8:	ebfffffe 	bl	e4 <watchdog_get_time_left_us>
  fc:	e59f3008 	ldr	r3, [pc, #8]	; 10c <watchdog_get_time_left_ms+0x18>
 100:	e0803093 	umull	r3, r0, r3, r0
 104:	e1a00320 	lsr	r0, r0, #6
 108:	e8bd8010 	pop	{r4, pc}
 10c:	10624dd3 	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>

00000110 <watchdog_get_time_left_sec>:
 110:	e92d4010 	push	{r4, lr}
 114:	ebfffffe 	bl	f4 <watchdog_get_time_left_ms>
 118:	e59f3008 	ldr	r3, [pc, #8]	; 128 <watchdog_get_time_left_sec+0x18>
 11c:	e0803093 	umull	r3, r0, r3, r0
 120:	e1a00320 	lsr	r0, r0, #6
 124:	e8bd8010 	pop	{r4, pc}
 128:	10624dd3 	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>

0000012c <watchdog_reboot>:
 12c:	e92d4010 	push	{r4, lr}
 130:	e3a00001 	mov	r0, #1, 0
 134:	ebfffffe 	bl	0 <watchdog_start_ticks>
 138:	e8bd8010 	pop	{r4, pc}

0000013c <watchdog_shutdown>:
 13c:	e92d4010 	push	{r4, lr}
 140:	e59f0014 	ldr	r0, [pc, #20]	; 15c <watchdog_shutdown+0x20>
 144:	ebfffffe 	bl	0 <GET32>
 148:	e1a01000 	mov	r1, r0
 14c:	e59f000c 	ldr	r0, [pc, #12]	; 160 <watchdog_shutdown+0x24>
 150:	ebfffffe 	bl	0 <PUT32>
 154:	ebfffffe 	bl	12c <watchdog_reboot>
 158:	e8bd8010 	pop	{r4, pc}
 15c:	7a100575 	bvc	401738 <watchdog_feed+0x4015d4>
 160:	20100020 	andscs	r0, r0, r0, lsr #32

00000164 <watchdog_feed>:
 164:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 168:	e24dd00c 	sub	sp, sp, #12, 0
 16c:	e59f3034 	ldr	r3, [pc, #52]	; 1a8 <watchdog_feed+0x44>
 170:	e5930000 	ldr	r0, [r3]
 174:	e3500000 	cmp	r0, #0, 0
 178:	0a000002 	beq	188 <watchdog_feed+0x24>
 17c:	ebfffffe 	bl	0 <watchdog_start_ticks>
 180:	e28dd00c 	add	sp, sp, #12, 0
 184:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 188:	e59f301c 	ldr	r3, [pc, #28]	; 1ac <watchdog_feed+0x48>
 18c:	e58d3000 	str	r3, [sp]
 190:	e3a03046 	mov	r3, #70, 0	; 0x46
 194:	e59f2014 	ldr	r2, [pc, #20]	; 1b0 <watchdog_feed+0x4c>
 198:	e59f1014 	ldr	r1, [pc, #20]	; 1b4 <watchdog_feed+0x50>
 19c:	e59f0014 	ldr	r0, [pc, #20]	; 1b8 <watchdog_feed+0x54>
 1a0:	ebfffffe 	bl	0 <printk>
 1a4:	ebfffffe 	bl	0 <clean_reboot>
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	0000002c 	andeq	r0, r0, ip, lsr #32
	...
 1b8:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .bss:

00000000 <heartbeat>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	74732f2e 	ldrbtvc	r2, [r3], #-3886	; 0xfffff0d2
   4:	2d666661 	stclcs	6, cr6, [r6, #-388]!	; 0xfffffe7c
   8:	2f637273 	svccs	0x00637273
   c:	63746177 	cmnvs	r4, #-1073741795	; 0xc000001d
  10:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
  14:	0000632e 	andeq	r6, r0, lr, lsr #6
  18:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  1c:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  20:	3a73253a 	bcc	1cc9510 <watchdog_feed+0x1cc93ac>
  24:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  28:	00000a73 	andeq	r0, r0, r3, ror sl
  2c:	72616568 	rsbvc	r6, r1, #104, 10	; 0x1a000000
  30:	61656274 	smcvs	22052	; 0x5624
  34:	Address 0x0000000000000034 is out of bounds.


Disassembly of section .rodata:

00000000 <__FUNCTION__.4014>:
   0:	63746177 	cmnvs	r4, #-1073741795	; 0xc000001d
   4:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
   8:	6565665f 	strbvs	r6, [r5, #-1631]!	; 0xfffff9a1
   c:	Address 0x000000000000000c is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000004d4 	ldrdeq	r0, [r0], -r4
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000287 	andeq	r0, r0, r7, lsl #5
  10:	0001220c 	andeq	r2, r1, ip, lsl #4
  14:	0001dd00 	andeq	sp, r1, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	0001bc00 	andeq	fp, r1, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	00002503 	andeq	r2, r0, r3, lsl #10
  30:	07040400 	streq	r0, [r4, -r0, lsl #8]
  34:	00000146 	andeq	r0, r0, r6, asr #2
  38:	7b060104 	blvc	180418 <watchdog_feed+0x1802b4>
  3c:	04000002 	streq	r0, [r0], #-2
  40:	02350502 	eorseq	r0, r5, #8388608	; 0x800000
  44:	04040000 	streq	r0, [r4], #-0
  48:	00027205 	andeq	r7, r2, r5, lsl #4
  4c:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
  50:	000001c3 	andeq	r0, r0, r3, asr #3
  54:	94080104 	strls	r0, [r8], #-260	; 0xfffffefc
  58:	04000000 	streq	r0, [r0], #-0
  5c:	00c10702 	sbceq	r0, r1, r2, lsl #14
  60:	04040000 	streq	r0, [r4], #-0
  64:	0000af07 	andeq	sl, r0, r7, lsl #30
  68:	07080400 	streq	r0, [r8, -r0, lsl #8]
  6c:	00000178 	andeq	r0, r0, r8, ror r1
  70:	00002505 	andeq	r2, r0, r5, lsl #10
  74:	00007f00 	andeq	r7, r0, r0, lsl #30
  78:	00250600 	eoreq	r0, r5, r0, lsl #12
  7c:	07000000 	streq	r0, [r0, -r0]
  80:	000001d1 	ldrdeq	r0, [r0], -r1
  84:	8b0e1c02 	blhi	387094 <watchdog_feed+0x386f30>
  88:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  8c:	00007004 	andeq	r7, r0, r4
  90:	00250500 	eoreq	r0, r5, r0, lsl #10
  94:	00a00000 	adceq	r0, r0, r0
  98:	a0060000 	andge	r0, r6, r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	00ad0408 	adceq	r0, sp, r8, lsl #8
  a4:	01040000 	mrseq	r0, (UNDEF: 4)
  a8:	00022208 	andeq	r2, r2, r8, lsl #4
  ac:	00a60300 	adceq	r0, r6, r0, lsl #6
  b0:	5f070000 	svcpl	0x00070000
  b4:	02000002 	andeq	r0, r0, #2, 0
  b8:	00be0e21 	adcseq	r0, lr, r1, lsr #28
  bc:	04080000 	streq	r0, [r8], #-0
  c0:	00000091 	muleq	r0, r1, r0
  c4:	00026409 	andeq	r6, r2, r9, lsl #8
  c8:	12040100 	andne	r0, r4, #0
  cc:	0000002c 	andeq	r0, r0, ip, lsr #32
  d0:	2010001c 	andscs	r0, r0, ip, lsl r0
  d4:	00035e09 	andeq	r5, r3, r9, lsl #28
  d8:	12050100 	andne	r0, r5, #0
  dc:	0000002c 	andeq	r0, r0, ip, lsr #32
  e0:	20100020 	andscs	r0, r0, r0, lsr #32
  e4:	00004909 	andeq	r4, r0, r9, lsl #18
  e8:	12060100 	andne	r0, r6, #0
  ec:	0000002c 	andeq	r0, r0, ip, lsr #32
  f0:	20100024 	andscs	r0, r0, r4, lsr #32
  f4:	0000e209 	andeq	lr, r0, r9, lsl #4
  f8:	12070100 	andne	r0, r7, #0
  fc:	0000002c 	andeq	r0, r0, ip, lsr #32
 100:	5a000000 	bpl	108 <.debug_info+0x108>
 104:	0001aa0a 	andeq	sl, r1, sl, lsl #20
 108:	12080100 	andne	r0, r8, #0
 10c:	0000002c 	andeq	r0, r0, ip, lsr #32
 110:	00000b20 	andeq	r0, r0, r0, lsr #22
 114:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
 118:	00002c12 	andeq	r2, r0, r2, lsl ip
 11c:	0b010200 	bleq	40924 <watchdog_feed+0x407c0>
 120:	00000246 	andeq	r0, r0, r6, asr #4
 124:	2c120a01 			; <UNDEFINED> instruction: 0x2c120a01
 128:	55000000 	strpl	r0, [r0, #-0]
 12c:	01080c05 	tsteq	r8, r5, lsl #24
 130:	0c010000 	stceq	0, cr0, [r1], {-0}
 134:	00003111 	andeq	r3, r0, r1, lsl r1
 138:	00030500 	andeq	r0, r3, r0, lsl #10
 13c:	0d000000 	stceq	0, cr0, [r0, #-0]
 140:	000000d4 	ldrdeq	r0, [r0], -r4
 144:	64064501 	strvs	r4, [r6], #-1281	; 0xfffffaff
 148:	58000001 	stmdapl	r0, {r0}
 14c:	01000000 	mrseq	r0, (UNDEF: 0)
 150:	0001b09c 	muleq	r1, ip, r0
 154:	01390e00 	teqeq	r9, r0, lsl #28
 158:	01c00000 	biceq	r0, r0, r0
 15c:	03050000 	movweq	r0, #20480	; 0x5000
 160:	00000000 	andeq	r0, r0, r0
 164:	0001800f 	andeq	r8, r1, pc
 168:	00043700 	andeq	r3, r4, r0, lsl #14
 16c:	01a41000 			; <UNDEFINED> instruction: 0x01a41000
 170:	04a70000 	strteq	r0, [r7], #0
 174:	01a60000 			; <UNDEFINED> instruction: 0x01a60000
 178:	01110000 	tsteq	r1, r0
 17c:	18030550 	stmdane	r3, {r4, r6, r8, sl}
 180:	11000000 	mrsne	r0, (UNDEF: 0)
 184:	03055101 	movweq	r5, #20737	; 0x5101
 188:	00000000 	andeq	r0, r0, r0
 18c:	05520111 	ldrbeq	r0, [r2, #-273]	; 0xfffffeef
 190:	00000003 	andeq	r0, r0, r3
 194:	53011100 	movwpl	r1, #4352	; 0x1100
 198:	11460802 	cmpne	r6, r2, lsl #16
 19c:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 1a0:	00002c03 	andeq	r2, r0, r3, lsl #24
 1a4:	a80f0000 	stmdage	pc, {}	; <UNPREDICTABLE>
 1a8:	b3000001 	movwlt	r0, #1
 1ac:	00000004 	andeq	r0, r0, r4
 1b0:	0000ad12 	andeq	sl, r0, r2, lsl sp
 1b4:	0001c000 	andeq	ip, r1, r0
 1b8:	00311300 	eorseq	r1, r1, r0, lsl #6
 1bc:	000d0000 	andeq	r0, sp, r0
 1c0:	0001b003 	andeq	fp, r1, r3
 1c4:	00370d00 	eorseq	r0, r7, r0, lsl #26
 1c8:	40010000 	andmi	r0, r1, r0
 1cc:	00013c06 	andeq	r3, r1, r6, lsl #24
 1d0:	00002800 	andeq	r2, r0, r0, lsl #16
 1d4:	139c0100 	orrsne	r0, ip, #0
 1d8:	10000002 	andne	r0, r0, r2
 1dc:	00000148 	andeq	r0, r0, r8, asr #2
 1e0:	000004bf 			; <UNDEFINED> instruction: 0x000004bf
 1e4:	000001f2 	strdeq	r0, [r0], -r2
 1e8:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
 1ec:	1005750c 	andne	r7, r5, ip, lsl #10
 1f0:	5410007a 	ldrpl	r0, [r0], #-122	; 0xffffff86
 1f4:	cb000001 	blgt	200 <.debug_info+0x200>
 1f8:	09000004 	stmdbeq	r0, {r2}
 1fc:	11000002 	tstne	r0, r2
 200:	0c055001 	stceq	0, cr5, [r5], {1}
 204:	20100020 	andscs	r0, r0, r0, lsr #32
 208:	01580f00 	cmpeq	r8, r0, lsl #30
 20c:	02130000 	andseq	r0, r3, #0, 0
 210:	0d000000 	stceq	0, cr0, [r0, #-0]
 214:	0000034e 	andeq	r0, r0, lr, asr #6
 218:	2c063c01 	stccs	12, cr3, [r6], {1}
 21c:	10000001 	andne	r0, r0, r1
 220:	01000000 	mrseq	r0, (UNDEF: 0)
 224:	0002399c 	muleq	r2, ip, r9
 228:	01381400 	teqeq	r8, r0, lsl #8
 22c:	04370000 	ldrteq	r0, [r7], #-0
 230:	01110000 	tsteq	r1, r0
 234:	00310150 	eorseq	r0, r1, r0, asr r1
 238:	018f1500 	orreq	r1, pc, r0, lsl #10
 23c:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
 240:	0000310a 	andeq	r3, r0, sl, lsl #2
 244:	00011000 	andeq	r1, r1, r0
 248:	00001c00 	andeq	r1, r0, r0, lsl #24
 24c:	5d9c0100 	ldfpls	f0, [ip]
 250:	0f000002 	svceq	0x00000002
 254:	00000118 	andeq	r0, r0, r8, lsl r1
 258:	0000025d 	andeq	r0, r0, sp, asr r2
 25c:	00571500 	subseq	r1, r7, r0, lsl #10
 260:	34010000 	strcc	r0, [r1], #-0
 264:	0000310a 	andeq	r3, r0, sl, lsl #2
 268:	0000f400 	andeq	pc, r0, r0, lsl #8
 26c:	00001c00 	andeq	r1, r0, r0, lsl #24
 270:	819c0100 	orrshi	r0, ip, r0, lsl #2
 274:	0f000002 	svceq	0x00000002
 278:	000000fc 	strdeq	r0, [r0], -ip
 27c:	00000281 	andeq	r0, r0, r1, lsl #5
 280:	00ee1500 	rsceq	r1, lr, r0, lsl #10
 284:	30010000 	andcc	r0, r1, r0
 288:	0000310a 	andeq	r3, r0, sl, lsl #2
 28c:	0000e400 	andeq	lr, r0, r0, lsl #8
 290:	00001000 	andeq	r1, r0, r0
 294:	a59c0100 	ldrge	r0, [ip, #256]	; 0x100
 298:	0f000002 	svceq	0x00000002
 29c:	000000ec 	andeq	r0, r0, ip, ror #1
 2a0:	000002a5 	andeq	r0, r0, r5, lsr #5
 2a4:	00771500 	rsbseq	r1, r7, r0, lsl #10
 2a8:	2c010000 	stccs	0, cr0, [r1], {-0}
 2ac:	0000310a 	andeq	r3, r0, sl, lsl #2
 2b0:	0000cc00 	andeq	ip, r0, r0, lsl #24
 2b4:	00001800 	andeq	r1, r0, r0, lsl #16
 2b8:	d39c0100 	orrsle	r0, ip, #0
 2bc:	14000002 	strne	r0, [r0], #-2
 2c0:	000000d8 	ldrdeq	r0, [r0], -r8
 2c4:	000004bf 			; <UNDEFINED> instruction: 0x000004bf
 2c8:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
 2cc:	1000240c 	andne	r2, r0, ip, lsl #8
 2d0:	0d000020 	stceq	0, cr0, [r0, #-128]	; 0xffffff80
 2d4:	00000112 	andeq	r0, r0, r2, lsl r1
 2d8:	b0062801 	andlt	r2, r6, r1, lsl #16
 2dc:	1c000000 	stcne	0, cr0, [r0], {-0}
 2e0:	01000000 	mrseq	r0, (UNDEF: 0)
 2e4:	0003069c 	muleq	r3, ip, r6
 2e8:	00c01400 	sbceq	r1, r0, r0, lsl #8
 2ec:	04cb0000 	strbeq	r0, [fp], #0
 2f0:	01110000 	tsteq	r1, r0
 2f4:	1c0c0550 	cfstr32ne	mvfx0, [ip], {80}	; 0x50
 2f8:	11201000 			; <UNDEFINED> instruction: 0x11201000
 2fc:	0c055101 	stfeqs	f5, [r5], {1}
 300:	5a000020 	bpl	388 <.debug_info+0x388>
 304:	270d0000 	strcs	r0, [sp, -r0]
 308:	01000002 	tsteq	r0, r2
 30c:	00940624 	addseq	r0, r4, r4, lsr #12
 310:	001c0000 	andseq	r0, ip, r0
 314:	9c010000 	stcls	0, cr0, [r1], {-0}
 318:	00000339 	andeq	r0, r0, r9, lsr r3
 31c:	0000a414 	andeq	sl, r0, r4, lsl r4
 320:	0004cb00 	andeq	ip, r4, r0, lsl #22
 324:	50011100 	andpl	r1, r1, r0, lsl #2
 328:	001c0c05 	andseq	r0, ip, r5, lsl #24
 32c:	01112010 	tsteq	r1, r0, lsl r0
 330:	020c0551 	andeq	r0, ip, #339738624	; 0x14400000
 334:	005a0001 	subseq	r0, sl, r1
 338:	000e1500 	andeq	r1, lr, r0, lsl #10
 33c:	20010000 	andcs	r0, r1, r0
 340:	00002505 	andeq	r2, r0, r5, lsl #10
 344:	00007c00 	andeq	r7, r0, r0, lsl #24
 348:	00001800 	andeq	r1, r0, r0, lsl #16
 34c:	679c0100 	ldrvs	r0, [ip, r0, lsl #2]
 350:	14000003 	strne	r0, [r0], #-3
 354:	00000088 	andeq	r0, r0, r8, lsl #1
 358:	000004bf 			; <UNDEFINED> instruction: 0x000004bf
 35c:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
 360:	10001c0c 	andne	r1, r0, ip, lsl #24
 364:	0d000020 	stceq	0, cr0, [r0, #-128]	; 0xffffff80
 368:	00000165 	andeq	r0, r0, r5, ror #2
 36c:	64061c01 	strvs	r1, [r6], #-3073	; 0xfffff3ff
 370:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 374:	01000000 	mrseq	r0, (UNDEF: 0)
 378:	0003b19c 	muleq	r3, ip, r1
 37c:	65731600 	ldrbvs	r1, [r3, #-1536]!	; 0xfffffa00
 380:	1c010063 	stcne	0, cr0, [r1], {99}	; 0x63
 384:	00003122 	andeq	r3, r0, r2, lsr #2
 388:	00000400 	andeq	r0, r0, r0, lsl #8
 38c:	00000000 	andeq	r0, r0, r0
 390:	00781400 	rsbseq	r1, r8, r0, lsl #8
 394:	03b10000 			; <UNDEFINED> instruction: 0x03b10000
 398:	01110000 	tsteq	r1, r0
 39c:	01f31150 	mvnseq	r1, r0, asr r1
 3a0:	f3243550 	vqrshl.u32	<illegal reg q1.5>, q0, q2
 3a4:	321c5001 	andscc	r5, ip, #1, 0
 3a8:	5001f324 	andpl	pc, r1, r4, lsr #6
 3ac:	00243322 	eoreq	r3, r4, r2, lsr #6
 3b0:	01530d00 	cmpeq	r3, r0, lsl #26
 3b4:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
 3b8:	00004c06 	andeq	r4, r0, r6, lsl #24
 3bc:	00001800 	andeq	r1, r0, r0, lsl #16
 3c0:	fa9c0100 	blx	fe7007c8 <watchdog_feed+0xfe700664>
 3c4:	16000003 	strne	r0, [r0], -r3
 3c8:	0100736d 	tsteq	r0, sp, ror #6
 3cc:	00312118 	eorseq	r2, r1, r8, lsl r1
 3d0:	00290000 	eoreq	r0, r9, r0
 3d4:	00250000 	eoreq	r0, r5, r0
 3d8:	60140000 	andsvs	r0, r4, r0
 3dc:	fa000000 	blx	3e4 <.debug_info+0x3e4>
 3e0:	11000003 	tstne	r0, r3
 3e4:	f3115001 	vhadd.u16	d5, d1, d1
 3e8:	24355001 	ldrtcs	r5, [r5], #-1
 3ec:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
 3f0:	01f32432 	mvnseq	r2, r2, lsr r4
 3f4:	24332250 	ldrtcs	r2, [r3], #-592	; 0xfffffdb0
 3f8:	3c0d0000 	stccc	0, cr0, [sp], {-0}
 3fc:	01000003 	tsteq	r0, r3
 400:	003c0614 	eorseq	r0, ip, r4, lsl r6
 404:	00100000 	andseq	r0, r0, r0
 408:	9c010000 	stcls	0, cr0, [r1], {-0}
 40c:	00000437 	andeq	r0, r0, r7, lsr r4
 410:	00737516 	rsbseq	r7, r3, r6, lsl r5
 414:	31211401 			; <UNDEFINED> instruction: 0x31211401
 418:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
 41c:	4a000000 	bmi	8 <.debug_info+0x8>
 420:	14000000 	strne	r0, [r0], #-0
 424:	00000048 	andeq	r0, r0, r8, asr #32
 428:	00000437 	andeq	r0, r0, r7, lsr r4
 42c:	05500111 	ldrbeq	r0, [r0, #-273]	; 0xfffffeef
 430:	345001f3 	ldrbcc	r0, [r0], #-499	; 0xfffffe0d
 434:	0d000025 	stceq	0, cr0, [r0, #-148]	; 0xffffff6c
 438:	00000022 	andeq	r0, r0, r2, lsr #32
 43c:	00060e01 	andeq	r0, r6, r1, lsl #28
 440:	3c000000 	stccc	0, cr0, [r0], {-0}
 444:	01000000 	mrseq	r0, (UNDEF: 0)
 448:	0004a79c 	muleq	r4, ip, r7
 44c:	00511700 	subseq	r1, r1, r0, lsl #14
 450:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
 454:	00003124 	andeq	r3, r0, r4, lsr #2
 458:	00007500 	andeq	r7, r0, r0, lsl #10
 45c:	00006f00 	andeq	r6, r0, r0, lsl #30
 460:	001c1000 	andseq	r1, ip, r0
 464:	04cb0000 	strbeq	r0, [fp], #0
 468:	048a0000 	streq	r0, [sl], #0
 46c:	01110000 	tsteq	r1, r0
 470:	240c0550 	strcs	r0, [ip], #-1360	; 0xfffffab0
 474:	11201000 			; <UNDEFINED> instruction: 0x11201000
 478:	f30e5101 	vrhadd.u8	d5, d14, d1
 47c:	ff0c5001 			; <UNDEFINED> instruction: 0xff0c5001
 480:	1a00ffff 	bne	40484 <watchdog_feed+0x40320>
 484:	2447b408 	strbcs	fp, [r7], #-1032	; 0xfffffbf8
 488:	28140021 	ldmdacs	r4, {r0, r5}
 48c:	cb000000 	blgt	494 <.debug_info+0x494>
 490:	11000004 	tstne	r0, r4
 494:	0c055001 	stceq	0, cr5, [r5], {1}
 498:	2010001c 	andscs	r0, r0, ip, lsl r0
 49c:	05510111 	ldrbeq	r0, [r1, #-273]	; 0xfffffeef
 4a0:	0000200c 	andeq	r2, r0, ip
 4a4:	1800005a 	stmdane	r0, {r1, r3, r4, r6}
 4a8:	0000023f 	andeq	r0, r0, pc, lsr r2
 4ac:	0000023f 	andeq	r0, r0, pc, lsr r2
 4b0:	18062802 	stmdane	r6, {r1, fp, sp}
 4b4:	000000a2 	andeq	r0, r0, r2, lsr #1
 4b8:	000000a2 	andeq	r0, r0, r2, lsr #1
 4bc:	18066e02 	stmdane	r6, {r1, r9, sl, fp, sp, lr}
 4c0:	00000071 	andeq	r0, r0, r1, ror r0
 4c4:	00000071 	andeq	r0, r0, r1, ror r0
 4c8:	180ac402 	stmdane	sl, {r1, sl, lr, pc}
 4cc:	0000026c 	andeq	r0, r0, ip, ror #4
 4d0:	0000026c 	andeq	r0, r0, ip, ror #4
 4d4:	0006af02 	andeq	sl, r6, r2, lsl #30

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <watchdog_feed+0x2bff48>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	26030000 	strcs	r0, [r3], -r0
  20:	00134900 	andseq	r4, r3, r0, lsl #18
  24:	00240400 	eoreq	r0, r4, r0, lsl #8
  28:	0b3e0b0b 	bleq	f82c5c <watchdog_feed+0xf82af8>
  2c:	00000e03 	andeq	r0, r0, r3, lsl #28
  30:	27011505 	strcs	r1, [r1, -r5, lsl #10]
  34:	01134919 	tsteq	r3, r9, lsl r9
  38:	06000013 			; <UNDEFINED> instruction: 0x06000013
  3c:	13490005 	movtne	r0, #36869	; 0x9005
  40:	34070000 	strcc	r0, [r7], #-0
  44:	3a0e0300 	bcc	380c4c <watchdog_feed+0x380ae8>
  48:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  4c:	3f13490b 	svccc	0x0013490b
  50:	00193c19 	andseq	r3, r9, r9, lsl ip
  54:	000f0800 	andeq	r0, pc, r0, lsl #16
  58:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  5c:	34090000 	strcc	r0, [r9], #-0
  60:	3a0e0300 	bcc	380c68 <watchdog_feed+0x380b04>
  64:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  68:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
  6c:	0a000006 	beq	8c <.debug_abbrev+0x8c>
  70:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  74:	0b3b0b3a 	bleq	ec2d64 <watchdog_feed+0xec2c00>
  78:	13490b39 	movtne	r0, #39737	; 0x9b39
  7c:	00000b1c 	andeq	r0, r0, ip, lsl fp
  80:	0300340b 	movweq	r3, #1035	; 0x40b
  84:	3b0b3a0e 	blcc	2ce8c4 <watchdog_feed+0x2ce760>
  88:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  8c:	00051c13 	andeq	r1, r5, r3, lsl ip
  90:	00340c00 	eorseq	r0, r4, r0, lsl #24
  94:	0b3a0e03 	bleq	e838a8 <watchdog_feed+0xe83744>
  98:	0b390b3b 	bleq	e42d8c <watchdog_feed+0xe42c28>
  9c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  a0:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
  a4:	03193f01 	tsteq	r9, #1, 30
  a8:	3b0b3a0e 	blcc	2ce8e8 <watchdog_feed+0x2ce784>
  ac:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  b0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
  b4:	97184006 	ldrls	r4, [r8, -r6]
  b8:	13011942 	movwne	r1, #6466	; 0x1942
  bc:	340e0000 	strcc	r0, [lr], #-0
  c0:	490e0300 	stmdbmi	lr, {r8, r9}
  c4:	02193413 	andseq	r3, r9, #318767104	; 0x13000000
  c8:	0f000018 	svceq	0x00000018
  cc:	00018289 	andeq	r8, r1, r9, lsl #5
  d0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  d4:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
  d8:	11010182 	smlabbne	r1, r2, r1, r0
  dc:	01133101 	tsteq	r3, r1, lsl #2
  e0:	11000013 	tstne	r0, r3, lsl r0
  e4:	0001828a 	andeq	r8, r1, sl, lsl #5
  e8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
  ec:	12000018 	andne	r0, r0, #24, 0
  f0:	13490101 	movtne	r0, #37121	; 0x9101
  f4:	00001301 	andeq	r1, r0, r1, lsl #6
  f8:	49002113 	stmdbmi	r0, {r0, r1, r4, r8, sp}
  fc:	000b2f13 	andeq	r2, fp, r3, lsl pc
 100:	82891400 	addhi	r1, r9, #0, 8
 104:	01110101 	tsteq	r1, r1, lsl #2
 108:	00001331 	andeq	r1, r0, r1, lsr r3
 10c:	3f012e15 	svccc	0x00012e15
 110:	3a0e0319 	bcc	380d7c <watchdog_feed+0x380c18>
 114:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 118:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 11c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 120:	97184006 	ldrls	r4, [r8, -r6]
 124:	13011942 	movwne	r1, #6466	; 0x1942
 128:	05160000 	ldreq	r0, [r6, #-0]
 12c:	3a080300 	bcc	200d34 <watchdog_feed+0x200bd0>
 130:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 134:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 138:	1742b717 	smlaldne	fp, r2, r7, r7
 13c:	05170000 	ldreq	r0, [r7, #-0]
 140:	3a0e0300 	bcc	380d48 <watchdog_feed+0x380be4>
 144:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 148:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 14c:	1742b717 	smlaldne	fp, r2, r7, r7
 150:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
 154:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 158:	030e6e19 	movweq	r6, #60953	; 0xee19
 15c:	3b0b3a0e 	blcc	2ce99c <watchdog_feed+0x2ce838>
 160:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000064 	andeq	r0, r0, r4, rrx
   8:	00000070 	andeq	r0, r0, r0, ror r0
   c:	70500001 	subsvc	r0, r0, r1
  10:	7c000000 	stcvc	0, cr0, [r0], {-0}
  14:	04000000 	streq	r0, [r0], #-0
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00004c00 	andeq	r4, r0, r0, lsl #24
  2c:	00005800 	andeq	r5, r0, r0, lsl #16
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	00000058 	andeq	r0, r0, r8, asr r0
  38:	00000064 	andeq	r0, r0, r4, rrx
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	003c0000 	eorseq	r0, ip, r0
  50:	00440000 	subeq	r0, r4, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00004450 	andeq	r4, r0, r0, asr r4
  5c:	00004c00 	andeq	r4, r0, r0, lsl #24
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  78:	00001000 	andeq	r1, r0, r0
  7c:	50000100 	andpl	r0, r0, r0, lsl #2
  80:	00000010 	andeq	r0, r0, r0, lsl r0
  84:	0000001b 	andeq	r0, r0, fp, lsl r0
  88:	00030005 	andeq	r0, r3, r5
  8c:	1b000000 	blne	94 <.debug_loc+0x94>
  90:	3c000000 	stccc	0, cr0, [r0], {-0}
  94:	04000000 	streq	r0, [r0], #-0
  98:	5001f300 	andpl	pc, r1, r0, lsl #6
  9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  a0:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000018c 	andeq	r0, r0, ip, lsl #3
   4:	00830003 	addeq	r0, r3, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	2f006372 	svccs	0x00006372
  28:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
  2c:	6e612f73 	mcrvs	15, 3, r2, cr1, cr3, {3}
  30:	442f616e 	strtmi	r6, [pc], #-366	; 38 <.debug_line+0x38>
  34:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  38:	73746e65 	cmnvc	r4, #1616	; 0x650
  3c:	6863532f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
  40:	2f6c6f6f 	svccs	0x006c6f6f
  44:	6c6c6f43 	stclvs	15, cr6, [ip], #-268	; 0xfffffef4
  48:	2f656765 	svccs	0x00656765
  4c:	696e754a 	stmdbvs	lr!, {r1, r3, r6, r8, sl, ip, sp, lr}^
  50:	532f726f 			; <UNDEFINED> instruction: 0x532f726f
  54:	432f3232 			; <UNDEFINED> instruction: 0x432f3232
  58:	30343253 	eorscc	r3, r4, r3, asr r2
  5c:	6d2f584c 	stcvs	8, cr5, [pc, #-304]!	; ffffff34 <watchdog_feed+0xfffffdd0>
  60:	646f6379 	strbtvs	r6, [pc], #-889	; 68 <.debug_line+0x68>
  64:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  68:	2f697062 	svccs	0x00697062
  6c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
  70:	00656475 	rsbeq	r6, r5, r5, ror r4
  74:	74617700 	strbtvc	r7, [r1], #-1792	; 0xfffff900
  78:	6f646863 	svcvs	0x00646863
  7c:	00632e67 	rsbeq	r2, r3, r7, ror #28
  80:	72000001 	andvc	r0, r0, #1, 0
  84:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  88:	00000200 	andeq	r0, r0, r0, lsl #4
  8c:	002b0500 	eoreq	r0, fp, r0, lsl #10
  90:	00000205 	andeq	r0, r0, r5, lsl #4
  94:	0d030000 	stceq	0, cr0, [r3, #-0]
  98:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
  9c:	052f0603 	streq	r0, [pc, #-1539]!	; fffffaa1 <watchdog_feed+0xfffff93d>
  a0:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
  a4:	054b0603 	strbeq	r0, [fp, #-1539]	; 0xfffff9fd
  a8:	0501062a 	streq	r0, [r1, #-1578]	; 0xfffff9d6
  ac:	67062e03 	strvs	r2, [r6, -r3, lsl #28]
  b0:	67060105 	strvs	r0, [r6, -r5, lsl #2]
  b4:	a0062505 	andge	r2, r6, r5, lsl #10
  b8:	03050106 	movweq	r0, #20742	; 0x5106
  bc:	2e062f06 	cdpcs	15, 0, cr2, cr6, cr6, {0}
  c0:	052f0105 	streq	r0, [pc, #-261]!	; ffffffc3 <watchdog_feed+0xfffffe5f>
  c4:	06300625 	ldrteq	r0, [r0], -r5, lsr #12
  c8:	06030501 	streq	r0, [r3], -r1, lsl #10
  cc:	054a062f 	strbeq	r0, [sl, #-1583]	; 0xfffff9d1
  d0:	27054b01 	strcs	r4, [r5, -r1, lsl #22]
  d4:	01063006 	tsteq	r6, r6
  d8:	2f060305 	svccs	0x00060305
  dc:	01054a06 	tsteq	r5, r6, lsl #20
  e0:	061f054b 	ldreq	r0, [pc], -fp, asr #10
  e4:	2f030530 	svccs	0x00030530
  e8:	01060a05 	tsteq	r6, r5, lsl #20
  ec:	054b0105 	strbeq	r0, [fp, #-261]	; 0xfffffefb
  f0:	0568061a 	strbeq	r0, [r8, #-1562]!	; 0xfffff9e6
  f4:	01052f03 	tsteq	r5, r3, lsl #30
  f8:	1c056706 	stcne	7, cr6, [r5], {6}
  fc:	03056806 	movweq	r6, #22534	; 0x5806
 100:	0601052f 	streq	r0, [r1], -pc, lsr #10
 104:	062d0567 	strteq	r0, [sp], -r7, ror #10
 108:	2f030568 	svccs	0x00030568
 10c:	01060a05 	tsteq	r6, r5, lsl #20
 110:	054b0105 	strbeq	r0, [fp, #-261]	; 0xfffffefb
 114:	0568062a 	strbeq	r0, [r8, #-1578]!	; 0xfffff9d6
 118:	0a052f03 	beq	14bd2c <watchdog_feed+0x14bbc8>
 11c:	01050106 	tsteq	r5, r6, lsl #2
 120:	062a052f 	strteq	r0, [sl], -pc, lsr #10
 124:	2f03054c 	svccs	0x0003054c
 128:	01060a05 	tsteq	r6, r5, lsl #20
 12c:	052e2605 	streq	r2, [lr, #-1541]!	; 0xfffff9fb
 130:	2b054b01 	blcs	152d3c <watchdog_feed+0x152bd8>
 134:	03056806 	movweq	r6, #22534	; 0x5806
 138:	060a052f 	streq	r0, [sl], -pc, lsr #10
 13c:	2e260501 	cfsh64cs	mvdx0, mvdx6, #1
 140:	054b0105 	strbeq	r0, [fp, #-261]	; 0xfffffefb
 144:	0568061c 	strbeq	r0, [r8, #-1564]!	; 0xfffff9e4
 148:	01052f03 	tsteq	r5, r3, lsl #30
 14c:	1e054b06 	vmlane.f64	d4, d5, d6
 150:	03053006 	movweq	r3, #20486	; 0x5006
 154:	01059f2f 	tsteq	r5, pc, lsr #30
 158:	1a052f06 	bne	14bd78 <watchdog_feed+0x14bc14>
 15c:	03056806 	movweq	r6, #22534	; 0x5806
 160:	0200014b 	andeq	r0, r0, #-1073741806	; 0xc0000012
 164:	00820204 	addeq	r0, r2, r4, lsl #4
 168:	01020402 	tsteq	r2, r2, lsl #8
 16c:	02040200 	andeq	r0, r4, #0, 4
 170:	00010513 	andeq	r0, r1, r3, lsl r5
 174:	06020402 	streq	r0, [r2], -r2, lsl #8
 178:	0003052f 	andeq	r0, r3, pc, lsr #10
 17c:	06010402 	streq	r0, [r1], -r2, lsl #8
 180:	04020048 	streq	r0, [r2], #-72	; 0xffffffb8
 184:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 188:	02d60104 	sbcseq	r0, r6, #1
 18c:	0101000c 	tsteq	r1, ip

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	525f4d50 	subspl	r4, pc, #80, 26	; 0x1400
   4:	5f435453 	svcpl	0x00435453
   8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
   c:	61770054 	cmnvs	r7, r4, asr r0
  10:	64686374 	strbtvs	r6, [r8], #-884	; 0xfffffc8c
  14:	695f676f 	ldmdbvs	pc, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
  18:	75725f73 	ldrbvc	r5, [r2, #-3955]!	; 0xfffff08d
  1c:	6e696e6e 	cdpvs	14, 6, cr6, cr9, cr14, {3}
  20:	61770067 	cmnvs	r7, r7, rrx
  24:	64686374 	strbtvs	r6, [r8], #-884	; 0xfffffc8c
  28:	735f676f 	cmpvc	pc, #29097984	; 0x1bc0000
  2c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  30:	6369745f 	cmnvs	r9, #1593835520	; 0x5f000000
  34:	7700736b 	strvc	r7, [r0, -fp, ror #6]
  38:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
  3c:	5f676f64 	svcpl	0x00676f64
  40:	74756873 	ldrbtvc	r6, [r5], #-2163	; 0xfffff78d
  44:	6e776f64 	cdpvs	15, 7, cr6, cr7, cr4, {3}
  48:	5f4d5000 	svcpl	0x004d5000
  4c:	474f4457 	smlsldmi	r4, pc, r7, r4	; <UNPREDICTABLE>
  50:	63697400 	cmnvs	r9, #0, 8
  54:	7700736b 	strvc	r7, [r0, -fp, ror #6]
  58:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
  5c:	5f676f64 	svcpl	0x00676f64
  60:	5f746567 	svcpl	0x00746567
  64:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  68:	66656c5f 			; <UNDEFINED> instruction: 0x66656c5f
  6c:	736d5f74 	cmnvc	sp, #116, 30	; 0x1d0
  70:	54454700 	strbpl	r4, [r5], #-1792	; 0xfffff900
  74:	77003233 	smladxvc	r0, r3, r2, r3
  78:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
  7c:	5f676f64 	svcpl	0x00676f64
  80:	5f746567 	svcpl	0x00746567
  84:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
  88:	66656c5f 			; <UNDEFINED> instruction: 0x66656c5f
  8c:	69745f74 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  90:	00736b63 	rsbseq	r6, r3, r3, ror #22
  94:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  98:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  9c:	61686320 	cmnvs	r8, r0, lsr #6
  a0:	6c630072 	stclvs	0, cr0, [r3], #-456	; 0xfffffe38
  a4:	5f6e6165 	svcpl	0x006e6165
  a8:	6f626572 	svcvs	0x00626572
  ac:	6c00746f 	cfstrsvs	mvf7, [r0], {111}	; 0x6f
  b0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  b4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  b8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  bc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  c0:	6f687300 	svcvs	0x00687300
  c4:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  c8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  cc:	2064656e 	rsbcs	r6, r4, lr, ror #10
  d0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  d4:	63746177 	cmnvs	r4, #-1073741795	; 0xc000001d
  d8:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
  dc:	6565665f 	strbvs	r6, [r5, #-1631]!	; 0xfffff9a1
  e0:	4d500064 	ldclmi	0, cr0, [r0, #-400]	; 0xfffffe70
  e4:	5341505f 	movtpl	r5, #4191	; 0x105f
  e8:	524f5753 	subpl	r5, pc, #21757952	; 0x14c0000
  ec:	61770044 	cmnvs	r7, r4, asr #32
  f0:	64686374 	strbtvs	r6, [r8], #-884	; 0xfffffc8c
  f4:	675f676f 	ldrbvs	r6, [pc, -pc, ror #14]
  f8:	745f7465 	ldrbvc	r7, [pc], #-1125	; 100 <.debug_str+0x100>
  fc:	5f656d69 	svcpl	0x00656d69
 100:	7466656c 	strbtvc	r6, [r6], #-1388	; 0xfffffa94
 104:	0073755f 	rsbseq	r7, r3, pc, asr r5
 108:	72616568 	rsbvc	r6, r1, #104, 10	; 0x1a000000
 10c:	61656274 	smcvs	22052	; 0x5624
 110:	61770074 	cmnvs	r7, r4, ror r0
 114:	64686374 	strbtvs	r6, [r8], #-884	; 0xfffffc8c
 118:	725f676f 	subsvc	r6, pc, #29097984	; 0x1bc0000
 11c:	6d757365 	ldclvs	3, cr7, [r5, #-404]!	; 0xfffffe6c
 120:	2f2e0065 	svccs	0x002e0065
 124:	66617473 			; <UNDEFINED> instruction: 0x66617473
 128:	72732d66 	rsbsvc	r2, r3, #6528	; 0x1980
 12c:	61772f63 	cmnvs	r7, r3, ror #30
 130:	64686374 	strbtvs	r6, [r8], #-884	; 0xfffffc8c
 134:	632e676f 			; <UNDEFINED> instruction: 0x632e676f
 138:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
 13c:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
 140:	5f4e4f49 	svcpl	0x004e4f49
 144:	6e75005f 	mrcvs	0, 3, r0, cr5, cr15, {2}
 148:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 14c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 150:	7700746e 	strvc	r7, [r0, -lr, ror #8]
 154:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
 158:	5f676f64 	svcpl	0x00676f64
 15c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 160:	736d5f74 	cmnvc	sp, #116, 30	; 0x1d0
 164:	74617700 	strbtvc	r7, [r1], #-1792	; 0xfffff900
 168:	6f646863 	svcvs	0x00646863
 16c:	74735f67 	ldrbtvc	r5, [r3], #-3943	; 0xfffff099
 170:	5f747261 	svcpl	0x00747261
 174:	00636573 	rsbeq	r6, r3, r3, ror r5
 178:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 17c:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 180:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 184:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 188:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 18c:	7700746e 	strvc	r7, [r0, -lr, ror #8]
 190:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
 194:	5f676f64 	svcpl	0x00676f64
 198:	5f746567 	svcpl	0x00746567
 19c:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 1a0:	66656c5f 			; <UNDEFINED> instruction: 0x66656c5f
 1a4:	65735f74 	ldrbvs	r5, [r3, #-3956]!	; 0xfffff08c
 1a8:	4d500063 	ldclmi	0, cr0, [r0, #-396]	; 0xfffffe74
 1ac:	5453525f 	ldrbpl	r5, [r3], #-607	; 0xfffffda1
 1b0:	52575f43 	subspl	r5, r7, #268	; 0x10c
 1b4:	5f474643 	svcpl	0x00474643
 1b8:	4c4c5546 	cfstr64mi	mvdx5, [ip], {70}	; 0x46
 1bc:	5345525f 	movtpl	r5, #21087	; 0x525f
 1c0:	6c005445 	cfstrsvs	mvf5, [r0], {69}	; 0x45
 1c4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1c8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1cc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1d0:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 1d4:	7475705f 	ldrbtvc	r7, [r5], #-95	; 0xffffffa1
 1d8:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1dc:	73552f00 	cmpvc	r5, #0, 30
 1e0:	2f737265 	svccs	0x00737265
 1e4:	616e6e61 	cmnvs	lr, r1, ror #28
 1e8:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
 1ec:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
 1f0:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
 1f4:	6f6f6863 	svcvs	0x006f6863
 1f8:	6f432f6c 	svcvs	0x00432f6c
 1fc:	67656c6c 	strbvs	r6, [r5, -ip, ror #24]!
 200:	754a2f65 	strbvc	r2, [sl, #-3941]	; 0xfffff09b
 204:	726f696e 	rsbvc	r6, pc, #1802240	; 0x1b8000
 208:	3232532f 	eorscc	r5, r2, #-1140850688	; 0xbc000000
 20c:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
 210:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
 214:	63796d2f 	cmnvs	r9, #3008	; 0xbc0
 218:	2f65646f 	svccs	0x0065646f
 21c:	7062696c 	rsbvc	r6, r2, ip, ror #18
 220:	68630069 	stmdavs	r3!, {r0, r3, r5, r6}^
 224:	77007261 	strvc	r7, [r0, -r1, ror #4]
 228:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
 22c:	5f676f64 	svcpl	0x00676f64
 230:	706f7473 	rsbvc	r7, pc, r3, ror r4	; <UNPREDICTABLE>
 234:	6f687300 	svcvs	0x00687300
 238:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 23c:	7000746e 	andvc	r7, r0, lr, ror #8
 240:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 244:	4d50006b 	ldclmi	0, cr0, [r0, #-428]	; 0xfffffe54
 248:	5453525f 	ldrbpl	r5, [r3], #-607	; 0xfffffda1
 24c:	41525f53 	cmpmi	r2, r3, asr pc
 250:	45425053 	strbmi	r5, [r2, #-83]	; 0xffffffad
 254:	50595252 	subspl	r5, r9, r2, asr r2
 258:	41485f49 	cmpmi	r8, r9, asr #30
 25c:	7000544c 	andvc	r5, r0, ip, asr #8
 260:	006b7475 	rsbeq	r7, fp, r5, ror r4
 264:	525f4d50 	subspl	r4, pc, #80, 26	; 0x1400
 268:	00435453 	subeq	r5, r3, r3, asr r4
 26c:	33545550 	cmpcc	r4, #80, 10	; 0x14000000
 270:	6f6c0032 	svcvs	0x006c0032
 274:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 278:	7300746e 	movwvc	r7, #1134	; 0x46e
 27c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 280:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 284:	47007261 	strmi	r7, [r0, -r1, ror #4]
 288:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 28c:	39203939 	stmdbcc	r0!, {r0, r3, r4, r5, r8, fp, ip, sp}
 290:	312e322e 			; <UNDEFINED> instruction: 0x312e322e
 294:	31303220 	teqcc	r0, r0, lsr #4
 298:	32303139 	eorscc	r3, r0, #1073741838	; 0x4000000e
 29c:	72282035 	eorvc	r2, r8, #53, 0	; 0x35
 2a0:	61656c65 	cmnvs	r5, r5, ror #24
 2a4:	20296573 	eorcs	r6, r9, r3, ror r5
 2a8:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
 2ac:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
 2b0:	622d392d 	eorvs	r3, sp, #737280	; 0xb4000
 2b4:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
 2b8:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
 2bc:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 2c0:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
 2c4:	39353737 	ldmdbcc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}
 2c8:	2d205d39 	stccs	13, cr5, [r0, #-228]!	; 0xffffff1c
 2cc:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
 2d0:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 2d4:	36373131 			; <UNDEFINED> instruction: 0x36373131
 2d8:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 2dc:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 2e0:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
 2e4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 2e8:	36373131 			; <UNDEFINED> instruction: 0x36373131
 2ec:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 2f0:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 2f4:	616f6c66 	cmnvs	pc, r6, ror #24
 2f8:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 2fc:	6f733d69 	svcvs	0x00733d69
 300:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 304:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 308:	616d2d20 	cmnvs	sp, r0, lsr #26
 30c:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 310:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 314:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 318:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 31c:	4f2d2062 	svcmi	0x002d2062
 320:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 324:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 328:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 32c:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 330:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 334:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 338:	00676e69 	rsbeq	r6, r7, r9, ror #28
 33c:	63746177 	cmnvs	r4, #-1073741795	; 0xc000001d
 340:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
 344:	6174735f 	cmnvs	r4, pc, asr r3
 348:	755f7472 	ldrbvc	r7, [pc, #-1138]	; fffffede <watchdog_feed+0xfffffd7a>
 34c:	61770073 	cmnvs	r7, r3, ror r0
 350:	64686374 	strbtvs	r6, [r8], #-884	; 0xfffffc8c
 354:	725f676f 	subsvc	r6, pc, #29097984	; 0x1bc0000
 358:	6f6f6265 	svcvs	0x006f6265
 35c:	4d500074 	ldclmi	0, cr0, [r0, #-464]	; 0xfffffe30
 360:	5453525f 	ldrbpl	r5, [r3], #-607	; 0xfffffda1
 364:	Address 0x0000000000000364 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <watchdog_feed+0x80a48c>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
	...
  1c:	0000003c 	andeq	r0, r0, ip, lsr r0
  20:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  24:	00018e02 	andeq	r8, r1, r2, lsl #28
  28:	00000014 	andeq	r0, r0, r4, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	0000003c 	andeq	r0, r0, ip, lsr r0
  34:	00000010 	andeq	r0, r0, r0, lsl r0
  38:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  3c:	00018e02 	andeq	r8, r1, r2, lsl #28
  40:	00000014 	andeq	r0, r0, r4, lsl r0
  44:	00000000 	andeq	r0, r0, r0
  48:	0000004c 	andeq	r0, r0, ip, asr #32
  4c:	00000018 	andeq	r0, r0, r8, lsl r0
  50:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  54:	00018e02 	andeq	r8, r1, r2, lsl #28
  58:	00000014 	andeq	r0, r0, r4, lsl r0
  5c:	00000000 	andeq	r0, r0, r0
  60:	00000064 	andeq	r0, r0, r4, rrx
  64:	00000018 	andeq	r0, r0, r8, lsl r0
  68:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  6c:	00018e02 	andeq	r8, r1, r2, lsl #28
  70:	00000014 	andeq	r0, r0, r4, lsl r0
  74:	00000000 	andeq	r0, r0, r0
  78:	0000007c 	andeq	r0, r0, ip, ror r0
  7c:	00000018 	andeq	r0, r0, r8, lsl r0
  80:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  84:	00018e02 	andeq	r8, r1, r2, lsl #28
  88:	00000014 	andeq	r0, r0, r4, lsl r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	00000094 	muleq	r0, r4, r0
  94:	0000001c 	andeq	r0, r0, ip, lsl r0
  98:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  9c:	00018e02 	andeq	r8, r1, r2, lsl #28
  a0:	00000014 	andeq	r0, r0, r4, lsl r0
  a4:	00000000 	andeq	r0, r0, r0
  a8:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  ac:	0000001c 	andeq	r0, r0, ip, lsl r0
  b0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  b4:	00018e02 	andeq	r8, r1, r2, lsl #28
  b8:	00000014 	andeq	r0, r0, r4, lsl r0
  bc:	00000000 	andeq	r0, r0, r0
  c0:	000000cc 	andeq	r0, r0, ip, asr #1
  c4:	00000018 	andeq	r0, r0, r8, lsl r0
  c8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  cc:	00018e02 	andeq	r8, r1, r2, lsl #28
  d0:	00000014 	andeq	r0, r0, r4, lsl r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	000000e4 	andeq	r0, r0, r4, ror #1
  dc:	00000010 	andeq	r0, r0, r0, lsl r0
  e0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  e4:	00018e02 	andeq	r8, r1, r2, lsl #28
  e8:	00000014 	andeq	r0, r0, r4, lsl r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	000000f4 	strdeq	r0, [r0], -r4
  f4:	0000001c 	andeq	r0, r0, ip, lsl r0
  f8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  fc:	00018e02 	andeq	r8, r1, r2, lsl #28
 100:	00000014 	andeq	r0, r0, r4, lsl r0
 104:	00000000 	andeq	r0, r0, r0
 108:	00000110 	andeq	r0, r0, r0, lsl r1
 10c:	0000001c 	andeq	r0, r0, ip, lsl r0
 110:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 114:	00018e02 	andeq	r8, r1, r2, lsl #28
 118:	00000014 	andeq	r0, r0, r4, lsl r0
 11c:	00000000 	andeq	r0, r0, r0
 120:	0000012c 	andeq	r0, r0, ip, lsr #2
 124:	00000010 	andeq	r0, r0, r0, lsl r0
 128:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 12c:	00018e02 	andeq	r8, r1, r2, lsl #28
 130:	00000014 	andeq	r0, r0, r4, lsl r0
 134:	00000000 	andeq	r0, r0, r0
 138:	0000013c 	andeq	r0, r0, ip, lsr r1
 13c:	00000028 	andeq	r0, r0, r8, lsr #32
 140:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 144:	00018e02 	andeq	r8, r1, r2, lsl #28
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	00000164 	andeq	r0, r0, r4, ror #2
 154:	00000058 	andeq	r0, r0, r8, asr r0
 158:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
 15c:	100e4201 	andne	r4, lr, r1, lsl #4
 160:	040e0a4c 	streq	r0, [lr], #-2636	; 0xfffff5b4
 164:	00000b42 	andeq	r0, r0, r2, asr #22

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <watchdog_feed+0x12cd6c8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <watchdog_feed+0x462cc>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


yield.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <rpi_wait>:
   0:	e12fff1e 	bx	lr

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000034 	andeq	r0, r0, r4, lsr r0
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000004e 	andeq	r0, r0, lr, asr #32
  10:	0001030c 	andeq	r0, r1, ip, lsl #6
  14:	00000900 	andeq	r0, r0, r0, lsl #18
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000400 	andeq	r0, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	00000200 	andeq	r0, r0, r0, lsl #4
  28:	02010000 	andeq	r0, r1, #0, 0
  2c:	00000006 	andeq	r0, r0, r6
  30:	00000400 	andeq	r0, r0, r0, lsl #8
  34:	009c0100 	addseq	r0, ip, r0, lsl #2

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  18:	0b3a0e03 	bleq	e8382c <rpi_wait+0xe8382c>
  1c:	0b390b3b 	bleq	e42d10 <rpi_wait+0xe42d10>
  20:	01111927 	tsteq	r1, r7, lsr #18
  24:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  28:	00194297 	mulseq	r9, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000046 	andeq	r0, r0, r6, asr #32
   4:	002a0003 	eoreq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
  1c:	6174732f 	cmnvs	r4, pc, lsr #6
  20:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
  24:	00006372 	andeq	r6, r0, r2, ror r3
  28:	6c656979 			; <UNDEFINED> instruction: 0x6c656979
  2c:	00632e64 	rsbeq	r2, r3, r4, ror #28
  30:	00000001 	andeq	r0, r0, r1
  34:	05001505 	streq	r1, [r0, #-1285]	; 0xfffffafb
  38:	00000002 	andeq	r0, r0, r2
  3c:	17051300 	strne	r1, [r5, -r0, lsl #6]
  40:	06010501 	streq	r0, [r1], -r1, lsl #10
  44:	00020201 	andeq	r0, r2, r1, lsl #4
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f697072 	svcpl	0x00697072
   4:	74696177 	strbtvc	r6, [r9], #-375	; 0xfffffe89
   8:	73552f00 	cmpvc	r5, #0, 30
   c:	2f737265 	svccs	0x00737265
  10:	616e6e61 	cmnvs	lr, r1, ror #28
  14:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
  18:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
  1c:	532f7374 			; <UNDEFINED> instruction: 0x532f7374
  20:	6f6f6863 	svcvs	0x006f6863
  24:	6f432f6c 	svcvs	0x00432f6c
  28:	67656c6c 	strbvs	r6, [r5, -ip, ror #24]!
  2c:	754a2f65 	strbvc	r2, [sl, #-3941]	; 0xfffff09b
  30:	726f696e 	rsbvc	r6, pc, #1802240	; 0x1b8000
  34:	3232532f 	eorscc	r5, r2, #-1140850688	; 0xbc000000
  38:	3253432f 	subscc	r4, r3, #-1140850688	; 0xbc000000
  3c:	584c3034 	stmdapl	ip, {r2, r4, r5, ip, sp}^
  40:	63796d2f 	cmnvs	r9, #3008	; 0xbc0
  44:	2f65646f 	svccs	0x0065646f
  48:	7062696c 	rsbvc	r6, r2, ip, ror #18
  4c:	4e470069 	cdpmi	0, 4, cr0, cr7, cr9, {3}
  50:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
  54:	2e392039 	mrccs	0, 1, r2, cr9, cr9, {1}
  58:	20312e32 	eorscs	r2, r1, r2, lsr lr
  5c:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  60:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  64:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  68:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  6c:	5b202965 	blpl	80a608 <rpi_wait+0x80a608>
  70:	2f4d5241 	svccs	0x004d5241
  74:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  78:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  7c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  80:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  84:	6f697369 	svcvs	0x00697369
  88:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  8c:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  90:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
  94:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
  98:	316d7261 	cmncc	sp, r1, ror #4
  9c:	6a363731 	bvs	d8dd68 <rpi_wait+0xd8dd68>
  a0:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  a4:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
  a8:	3d656e75 	stclcc	14, cr6, [r5, #-468]!	; 0xfffffe2c
  ac:	316d7261 	cmncc	sp, r1, ror #4
  b0:	6a363731 	bvs	d8dd7c <rpi_wait+0xd8dd7c>
  b4:	732d667a 			; <UNDEFINED> instruction: 0x732d667a
  b8:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  bc:	74616f6c 	strbtvc	r6, [r1], #-3948	; 0xfffff094
  c0:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  c4:	666f733d 			; <UNDEFINED> instruction: 0x666f733d
  c8:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	; 0xfffffe30
  cc:	206d7261 	rsbcs	r7, sp, r1, ror #4
  d0:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
  d4:	613d6863 	teqvs	sp, r3, ror #16
  d8:	36766d72 			; <UNDEFINED> instruction: 0x36766d72
  dc:	2d207a6b 	vstmdbcs	r0!, {s14-s120}
  e0:	62646767 	rsbvs	r6, r4, #27000832	; 0x19c0000
  e4:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
  e8:	74732d20 	ldrbtvc	r2, [r3], #-3360	; 0xfffff2e0
  ec:	6e673d64 	cdpvs	13, 6, cr3, cr7, cr4, {3}
  f0:	20393975 	eorscs	r3, r9, r5, ror r9
  f4:	7266662d 	rsbvc	r6, r6, #47185920	; 0x2d00000
  f8:	74736565 	ldrbtvc	r6, [r3], #-1381	; 0xfffffa9b
  fc:	69646e61 	stmdbvs	r4!, {r0, r5, r6, r9, sl, fp, sp, lr}^
 100:	2e00676e 	cdpcs	7, 0, cr6, cr0, cr14, {3}
 104:	6174732f 	cmnvs	r4, pc, lsr #6
 108:	732d6666 			; <UNDEFINED> instruction: 0x732d6666
 10c:	792f6372 	stmdbvc	pc!, {r1, r4, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
 110:	646c6569 	strbtvs	r6, [ip], #-1385	; 0xfffffa97
 114:	Address 0x0000000000000114 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	5420554e 	strtpl	r5, [r0], #-1358	; 0xfffffab2
   c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
  10:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
  14:	6d724120 	ldfvse	f4, [r2, #-128]!	; 0xffffff80
  18:	626d4520 	rsbvs	r4, sp, #32, 10	; 0x8000000
  1c:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  20:	72502064 	subsvc	r2, r0, #100, 0	; 0x64
  24:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
  28:	73726f73 	cmnvc	r2, #460	; 0x1cc
  2c:	322d3920 	eorcc	r3, sp, #32, 18	; 0x80000
  30:	2d393130 	ldfcss	f3, [r9, #-192]!	; 0xffffff40
  34:	6d2d3471 	cfstrsvs	mvf3, [sp, #-452]!	; 0xfffffe3c
  38:	726f6a61 	rsbvc	r6, pc, #397312	; 0x61000
  3c:	2e392029 	cdpcs	0, 3, cr2, cr9, cr9, {1}
  40:	20312e32 	eorscs	r2, r1, r2, lsr lr
  44:	39313032 	ldmdbcc	r1!, {r1, r4, r5, ip, sp}
  48:	35323031 	ldrcc	r3, [r2, #-49]!	; 0xffffffcf
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <rpi_wait+0x80a5f0>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
  60:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40
  64:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  68:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  6c:	6f697369 	svcvs	0x00697369
  70:	3732206e 	ldrcc	r2, [r2, -lr, rrx]!
  74:	39393537 	ldmdbcc	r9!, {r0, r1, r2, r4, r5, r8, sl, ip, sp}
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
	...
  1c:	00000004 	andeq	r0, r0, r4

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <rpi_wait+0x12cd82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <rpi_wait+0x46430>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


staff-start.o:     file format elf32-littlearm


Disassembly of section .text.boot:

00000000 <_start>:
   0:	e3a00013 	mov	r0, #19, 0
   4:	e3800080 	orr	r0, r0, #128, 0	; 0x80
   8:	e129f000 	msr	CPSR_fc, r0
   c:	e3a01000 	mov	r1, #0, 0
  10:	ee071f95 	mcr	15, 0, r1, cr7, cr5, {4}
  14:	e3a0d302 	mov	sp, #134217728	; 0x8000000
  18:	e3a0b000 	mov	fp, #0, 0
  1c:	ebfffffe 	bl	0 <_cstart>
  20:	ebfffffe 	bl	0 <rpi_reboot>

00000024 <PUT32>:
  24:	e5801000 	str	r1, [r0]
  28:	e12fff1e 	bx	lr

0000002c <GET32>:
  2c:	e5900000 	ldr	r0, [r0]
  30:	e12fff1e 	bx	lr

00000034 <BRANCHTO>:
  34:	e12fff10 	bx	r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <BRANCHTO+0x168d7f8>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


gpio.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_function>:
   0:	e350001f 	cmp	r0, #31, 0
   4:	812fff1e 	bxhi	lr
   8:	e92d4070 	push	{r4, r5, r6, lr}
   c:	e1a05001 	mov	r5, r1
  10:	e3d13007 	bics	r3, r1, #7, 0
  14:	18bd8070 	popne	{r4, r5, r6, pc}
  18:	e59f3040 	ldr	r3, [pc, #64]	; 60 <gpio_set_function+0x60>
  1c:	e0832093 	umull	r2, r3, r3, r0
  20:	e1a031a3 	lsr	r3, r3, #3
  24:	e1a02003 	mov	r2, r3
  28:	e0833103 	add	r3, r3, r3, lsl #2
  2c:	e0403083 	sub	r3, r0, r3, lsl #1
  30:	e0834083 	add	r4, r3, r3, lsl #1
  34:	e2820302 	add	r0, r2, #134217728	; 0x8000000
  38:	e2800702 	add	r0, r0, #524288	; 0x80000
  3c:	e1a06100 	lsl	r6, r0, #2
  40:	e1a00006 	mov	r0, r6
  44:	ebfffffe 	bl	0 <GET32>
  48:	e3a01007 	mov	r1, #7, 0
  4c:	e1c01411 	bic	r1, r0, r1, lsl r4
  50:	e1811415 	orr	r1, r1, r5, lsl r4
  54:	e1a00006 	mov	r0, r6
  58:	ebfffffe 	bl	0 <PUT32>
  5c:	e8bd8070 	pop	{r4, r5, r6, pc}
  60:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

00000064 <gpio_set_output>:
  64:	e92d4010 	push	{r4, lr}
  68:	e3a01001 	mov	r1, #1, 0
  6c:	ebfffffe 	bl	0 <gpio_set_function>
  70:	e8bd8010 	pop	{r4, pc}

00000074 <gpio_set_on>:
  74:	e350001f 	cmp	r0, #31, 0
  78:	812fff1e 	bxhi	lr
  7c:	e92d4010 	push	{r4, lr}
  80:	e3a01001 	mov	r1, #1, 0
  84:	e1a01011 	lsl	r1, r1, r0
  88:	e59f0004 	ldr	r0, [pc, #4]	; 94 <gpio_set_on+0x20>
  8c:	ebfffffe 	bl	0 <PUT32>
  90:	e8bd8010 	pop	{r4, pc}
  94:	2020001c 	eorcs	r0, r0, ip, lsl r0

00000098 <gpio_set_off>:
  98:	e350001f 	cmp	r0, #31, 0
  9c:	812fff1e 	bxhi	lr
  a0:	e92d4010 	push	{r4, lr}
  a4:	e3a01001 	mov	r1, #1, 0
  a8:	e1a01011 	lsl	r1, r1, r0
  ac:	e59f0004 	ldr	r0, [pc, #4]	; b8 <gpio_set_off+0x20>
  b0:	ebfffffe 	bl	0 <PUT32>
  b4:	e8bd8010 	pop	{r4, pc}
  b8:	20200028 	eorcs	r0, r0, r8, lsr #32

000000bc <gpio_set_input>:
  bc:	e92d4010 	push	{r4, lr}
  c0:	e3a01000 	mov	r1, #0, 0
  c4:	ebfffffe 	bl	0 <gpio_set_function>
  c8:	e8bd8010 	pop	{r4, pc}

000000cc <gpio_write>:
  cc:	e92d4010 	push	{r4, lr}
  d0:	e3510000 	cmp	r1, #0, 0
  d4:	0a000001 	beq	e0 <gpio_write+0x14>
  d8:	ebfffffe 	bl	74 <gpio_set_on>
  dc:	e8bd8010 	pop	{r4, pc}
  e0:	ebfffffe 	bl	98 <gpio_set_off>
  e4:	e8bd8010 	pop	{r4, pc}

000000e8 <gpio_read>:
  e8:	e350001f 	cmp	r0, #31, 0
  ec:	8a000007 	bhi	110 <gpio_read+0x28>
  f0:	e92d4010 	push	{r4, lr}
  f4:	e200401f 	and	r4, r0, #31, 0
  f8:	e59f3018 	ldr	r3, [pc, #24]	; 118 <gpio_read+0x30>
  fc:	e08302a0 	add	r0, r3, r0, lsr #5
 100:	ebfffffe 	bl	0 <GET32>
 104:	e1a00430 	lsr	r0, r0, r4
 108:	e2000001 	and	r0, r0, #1, 0
 10c:	e8bd8010 	pop	{r4, pc}
 110:	e3e00000 	mvn	r0, #0, 0
 114:	e12fff1e 	bx	lr
 118:	20200034 	eorcs	r0, r0, r4, lsr r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003a5 	andeq	r0, r0, r5, lsr #7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000156 	andeq	r0, r0, r6, asr r1
  10:	00023b0c 	andeq	r3, r2, ip, lsl #22
  14:	0000dd00 	andeq	sp, r0, r0, lsl #26
  18:	00000000 	andeq	r0, r0, r0
  1c:	00011c00 	andeq	r1, r1, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	49070403 	stmdbmi	r7, {r0, r1, sl}
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	4b060103 	blmi	180414 <gpio_read+0x18032c>
  3c:	03000002 	movweq	r0, #2
  40:	02310502 	eorseq	r0, r1, #8388608	; 0x800000
  44:	04030000 	streq	r0, [r3], #-0
  48:	00024205 	andeq	r4, r2, r5, lsl #4
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	0000020a 	andeq	r0, r0, sl, lsl #4
  54:	8c080103 	stfhis	f0, [r8], {3}
  58:	03000000 	movweq	r0, #0
  5c:	00ca0702 	sbceq	r0, sl, r2, lsl #14
  60:	12050000 	andne	r0, r5, #0, 0
  64:	03000001 	movweq	r0, #1
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000a907 	andeq	sl, r0, r7, lsl #18
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	000001e9 	andeq	r0, r0, r9, ror #3
  7c:	27080103 	strcs	r0, [r8, -r3, lsl #2]
  80:	06000002 	streq	r0, [r0], -r2
  84:	00540107 	subseq	r0, r4, r7, lsl #2
  88:	0c040000 	stceq	0, cr0, [r4], {-0}
  8c:	0000c20e 	andeq	ip, r0, lr, lsl #4
  90:	02570700 	subseq	r0, r7, #0, 14
  94:	07000000 	streq	r0, [r0, -r0]
  98:	0000001f 	andeq	r0, r0, pc, lsl r0
  9c:	00500701 	subseq	r0, r0, r1, lsl #14
  a0:	07040000 	streq	r0, [r4, -r0]
  a4:	0000005f 	andeq	r0, r0, pc, asr r0
  a8:	006e0705 	rsbeq	r0, lr, r5, lsl #14
  ac:	07060000 	streq	r0, [r6, -r0]
  b0:	0000007d 	andeq	r0, r0, sp, ror r0
  b4:	02180707 	andseq	r0, r8, #1835008	; 0x1c0000
  b8:	07030000 	streq	r0, [r3, -r0]
  bc:	0000009a 	muleq	r0, sl, r0
  c0:	3d050002 	stccc	0, cr0, [r5, #-8]
  c4:	04000001 	streq	r0, [r0], #-1
  c8:	00830315 	addeq	r0, r3, r5, lsl r3
  cc:	0a080000 	beq	200008 <gpio_read+0x1fff20>
  d0:	01000000 	mrseq	r0, (UNDEF: 0)
  d4:	0033171d 	eorseq	r1, r3, sp, lsl r7
  d8:	001c0000 	andseq	r0, ip, r0
  dc:	00082020 	andeq	r2, r8, r0, lsr #32
  e0:	01000000 	mrseq	r0, (UNDEF: 0)
  e4:	0033171e 	eorseq	r1, r3, lr, lsl r7
  e8:	00280000 	eoreq	r0, r8, r0
  ec:	00082020 	andeq	r2, r8, r0, lsr #32
  f0:	01000002 	tsteq	r0, r2
  f4:	0033171f 	eorseq	r1, r3, pc, lsl r7
  f8:	00340000 	eorseq	r0, r4, r0
  fc:	40092020 	andmi	r2, r9, r0, lsr #32
 100:	01000000 	mrseq	r0, (UNDEF: 0)
 104:	00250555 	eoreq	r0, r5, r5, asr r5
 108:	00e80000 	rsceq	r0, r8, r0
 10c:	00340000 	eorseq	r0, r4, r0
 110:	9c010000 	stcls	0, cr0, [r1], {-0}
 114:	0000016e 	andeq	r0, r0, lr, ror #2
 118:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 11c:	18550100 	ldmdane	r5, {r8}^
 120:	0000002c 	andeq	r0, r0, ip, lsr #32
 124:	00000008 	andeq	r0, r0, r8
 128:	00000000 	andeq	r0, r0, r0
 12c:	00022c0b 	andeq	r2, r2, fp, lsl #24
 130:	0e580100 	rdfeqe	f0, f0, f0
 134:	0000002c 	andeq	r0, r0, ip, lsr #32
 138:	00000048 	andeq	r0, r0, r8, asr #32
 13c:	00000042 	andeq	r0, r0, r2, asr #32
 140:	66666f0c 	strbtvs	r6, [r6], -ip, lsl #30
 144:	0e590100 	rdfeqe	f0, f1, f0
 148:	0000002c 	andeq	r0, r0, ip, lsr #32
 14c:	00000088 	andeq	r0, r0, r8, lsl #1
 150:	00000086 	andeq	r0, r0, r6, lsl #1
 154:	0001040d 	andeq	r0, r1, sp, lsl #8
 158:	00039000 	andeq	r9, r3, r0
 15c:	50010e00 	andpl	r0, r1, r0, lsl #28
 160:	5001f30b 	andpl	pc, r1, fp, lsl #6
 164:	b4232535 	strtlt	r2, [r3], #-1333	; 0xfffffacb
 168:	02818080 	addeq	r8, r1, #128, 0	; 0x80
 16c:	140f0000 	strne	r0, [pc], #-0	; 8 <.debug_info+0x8>
 170:	01000000 	mrseq	r0, (UNDEF: 0)
 174:	00cc064e 	sbceq	r0, ip, lr, asr #12
 178:	001c0000 	andseq	r0, ip, r0
 17c:	9c010000 	stcls	0, cr0, [r1], {-0}
 180:	000001c9 	andeq	r0, r0, r9, asr #3
 184:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 188:	1a4e0100 	bne	1380590 <gpio_read+0x13804a8>
 18c:	0000002c 	andeq	r0, r0, ip, lsr #32
 190:	000000a3 	andeq	r0, r0, r3, lsr #1
 194:	0000009b 	muleq	r0, fp, r0
 198:	0100760a 	tsteq	r0, sl, lsl #12
 19c:	002c284e 	eoreq	r2, ip, lr, asr #16
 1a0:	00e50000 	rsceq	r0, r5, r0
 1a4:	00dd0000 	sbcseq	r0, sp, r0
 1a8:	dc100000 	ldcle	0, cr0, [r0], {-0}
 1ac:	51000000 	mrspl	r0, (UNDEF: 0)
 1b0:	bf000002 	svclt	0x00000002
 1b4:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
 1b8:	f3035001 	vhadd.u8	d5, d3, d1
 1bc:	11005001 	tstne	r0, r1
 1c0:	000000e4 	andeq	r0, r0, r4, ror #1
 1c4:	0000020a 	andeq	r0, r0, sl, lsl #4
 1c8:	00bb0f00 	adcseq	r0, fp, r0, lsl #30
 1cc:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
 1d0:	0000bc06 	andeq	fp, r0, r6, lsl #24
 1d4:	00001000 	andeq	r1, r0, r0
 1d8:	0a9c0100 	beq	fe7005e0 <gpio_read+0xfe7004f8>
 1dc:	0a000002 	beq	1ec <.debug_info+0x1ec>
 1e0:	006e6970 	rsbeq	r6, lr, r0, ror r9
 1e4:	2c1e4901 			; <UNDEFINED> instruction: 0x2c1e4901
 1e8:	23000000 	movwcs	r0, #0
 1ec:	1f000001 	svcne	0x00000001
 1f0:	0d000001 	stceq	0, cr0, [r0, #-4]
 1f4:	000000c8 	andeq	r0, r0, r8, asr #1
 1f8:	000002d9 	ldrdeq	r0, [r0], -r9
 1fc:	0350010e 	cmpeq	r0, #-2147483645	; 0x80000003
 200:	0e5001f3 	mrceq	1, 2, r0, cr0, cr3, {7}
 204:	30015101 	andcc	r5, r1, r1, lsl #2
 208:	1b0f0000 	blne	3c0008 <gpio_read+0x3bff20>
 20c:	01000001 	tsteq	r0, r1
 210:	00980642 	addseq	r0, r8, r2, asr #12
 214:	00240000 	eoreq	r0, r4, r0
 218:	9c010000 	stcls	0, cr0, [r1], {-0}
 21c:	00000251 	andeq	r0, r0, r1, asr r2
 220:	6e69700a 	cdpvs	0, 6, cr7, cr9, cr10, {0}
 224:	1c420100 	stfnee	f0, [r2], {-0}
 228:	0000002c 	andeq	r0, r0, ip, lsr #32
 22c:	00000148 	andeq	r0, r0, r8, asr #2
 230:	00000144 	andeq	r0, r0, r4, asr #2
 234:	0000b40d 	andeq	fp, r0, sp, lsl #8
 238:	00039c00 	andeq	r9, r3, r0, lsl #24
 23c:	50010e00 	andpl	r0, r1, r0, lsl #28
 240:	00280c05 	eoreq	r0, r8, r5, lsl #24
 244:	010e2020 	tsteq	lr, r0, lsr #32
 248:	f3310551 	vqrshl.u64	q0, <illegal reg q0.5>, <illegal reg q0.5>
 24c:	00245001 	eoreq	r5, r4, r1
 250:	02790f00 	rsbseq	r0, r9, #0, 30
 254:	3b010000 	blcc	4025c <gpio_read+0x40174>
 258:	00007406 	andeq	r7, r0, r6, lsl #8
 25c:	00002400 	andeq	r2, r0, r0, lsl #8
 260:	989c0100 	ldmls	ip, {r8}
 264:	0a000002 	beq	274 <.debug_info+0x274>
 268:	006e6970 	rsbeq	r6, lr, r0, ror r9
 26c:	2c1b3b01 			; <UNDEFINED> instruction: 0x2c1b3b01
 270:	6d000000 	stcvs	0, cr0, [r0, #-0]
 274:	69000001 	stmdbvs	r0, {r0}
 278:	0d000001 	stceq	0, cr0, [r0, #-4]
 27c:	00000090 	muleq	r0, r0, r0
 280:	0000039c 	muleq	r0, ip, r3
 284:	0550010e 	ldrbeq	r0, [r0, #-270]	; 0xfffffef2
 288:	20001c0c 	andcs	r1, r0, ip, lsl #24
 28c:	51010e20 	tstpl	r1, r0, lsr #28
 290:	01f33105 	mvnseq	r3, r5, lsl #2
 294:	00002450 	andeq	r2, r0, r0, asr r4
 298:	0001280f 	andeq	r2, r1, pc, lsl #16
 29c:	06360100 	ldrteq	r0, [r6], -r0, lsl #2
 2a0:	00000064 	andeq	r0, r0, r4, rrx
 2a4:	00000010 	andeq	r0, r0, r0, lsl r0
 2a8:	02d99c01 	sbcseq	r9, r9, #256	; 0x100
 2ac:	700a0000 	andvc	r0, sl, r0
 2b0:	01006e69 	tsteq	r0, r9, ror #28
 2b4:	002c1f36 	eoreq	r1, ip, r6, lsr pc
 2b8:	01920000 	orrseq	r0, r2, r0
 2bc:	018e0000 	orreq	r0, lr, r0
 2c0:	700d0000 	andvc	r0, sp, r0
 2c4:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
 2c8:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 2cc:	f3035001 	vhadd.u8	d5, d3, d1
 2d0:	010e5001 	tsteq	lr, r1
 2d4:	00310151 	eorseq	r0, r1, r1, asr r1
 2d8:	02670f00 	rsbeq	r0, r7, #0, 30
 2dc:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
 2e0:	00000006 	andeq	r0, r0, r6
 2e4:	00006400 	andeq	r6, r0, r0, lsl #8
 2e8:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
 2ec:	0a000003 	beq	300 <.debug_info+0x300>
 2f0:	006e6970 	rsbeq	r6, lr, r0, ror r9
 2f4:	2c212801 	stccs	8, cr2, [r1], #-4
 2f8:	b7000000 	strlt	r0, [r0, -r0]
 2fc:	b3000001 	movwlt	r0, #1
 300:	12000001 	andne	r0, r0, #1, 0
 304:	00000138 	andeq	r0, r0, r8, lsr r1
 308:	c2322801 	eorsgt	r2, r2, #65536	; 0x10000
 30c:	dc000000 	stcle	0, cr0, [r0], {-0}
 310:	d8000001 	stmdale	r0, {r0}
 314:	0c000001 	stceq	0, cr0, [r0], {1}
 318:	0066666f 	rsbeq	r6, r6, pc, ror #12
 31c:	2c0e2d01 	stccs	13, cr2, [lr], {1}
 320:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 324:	fd000001 	stc2	0, cr0, [r0, #-4]
 328:	0c000001 	stceq	0, cr0, [r0], {1}
 32c:	2e010067 	cdpcs	0, 0, cr0, cr1, cr7, {3}
 330:	00002c0e 	andeq	r2, r0, lr, lsl #24
 334:	00021400 	andeq	r1, r2, r0, lsl #8
 338:	00021200 	andeq	r1, r2, r0, lsl #4
 33c:	00760c00 	rsbseq	r0, r6, r0, lsl #24
 340:	2c0e3001 	stccs	0, cr3, [lr], {1}
 344:	2f000000 	svccs	0x00000000
 348:	27000002 	strcs	r0, [r0, -r2]
 34c:	10000002 	andne	r0, r0, r2
 350:	00000048 	andeq	r0, r0, r8, asr #32
 354:	00000390 	muleq	r0, r0, r3
 358:	00000363 	andeq	r0, r0, r3, ror #6
 35c:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
 360:	0d000076 	stceq	0, cr0, [r0, #-472]	; 0xfffffe28
 364:	0000005c 	andeq	r0, r0, ip, asr r0
 368:	0000039c 	muleq	r0, ip, r3
 36c:	0250010e 	subseq	r0, r0, #-2147483645	; 0x80000003
 370:	00000076 	andeq	r0, r0, r6, ror r0
 374:	00003013 	andeq	r3, r0, r3, lsl r0
 378:	18b60200 	ldmne	r6!, {r9}
 37c:	00000062 	andeq	r0, r0, r2, rrx
 380:	00039003 	andeq	r9, r3, r3
 384:	00781400 	rsbseq	r1, r8, r0, lsl #8
 388:	622bb602 	eorvs	fp, fp, #2097152	; 0x200000
 38c:	00000000 	andeq	r0, r0, r0
 390:	00004a15 	andeq	r4, r0, r5, lsl sl
 394:	00004a00 	andeq	r4, r0, r0, lsl #20
 398:	0ac70200 	beq	ff1c0ba0 <gpio_read+0xff1c0ab8>
 39c:	00003a15 	andeq	r3, r0, r5, lsl sl
 3a0:	00003a00 	andeq	r3, r0, r0, lsl #20
 3a4:	06b20200 	ldrteq	r0, [r2], r0, lsl #4
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_read+0x2bffc4>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <gpio_read+0x2ce78c>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b3e0104 	bleq	f80458 <gpio_read+0xf80370>
  44:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  48:	0b3b0b3a 	bleq	ec2d38 <gpio_read+0xec2c50>
  4c:	13010b39 	movwne	r0, #6969	; 0x1b39
  50:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
  54:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  58:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  5c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  60:	0b3b0b3a 	bleq	ec2d50 <gpio_read+0xec2c68>
  64:	13490b39 	movtne	r0, #39737	; 0x9b39
  68:	0000061c 	andeq	r0, r0, ip, lsl r6
  6c:	3f012e09 	svccc	0x00012e09
  70:	3a0e0319 	bcc	380cdc <gpio_read+0x380bf4>
  74:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  78:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  7c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  80:	97184006 	ldrls	r4, [r8, -r6]
  84:	13011942 	movwne	r1, #6466	; 0x1942
  88:	050a0000 	streq	r0, [sl, #-0]
  8c:	3a080300 	bcc	200c94 <gpio_read+0x200bac>
  90:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  94:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  98:	1742b717 	smlaldne	fp, r2, r7, r7
  9c:	340b0000 	strcc	r0, [fp], #-0
  a0:	3a0e0300 	bcc	380ca8 <gpio_read+0x380bc0>
  a4:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  a8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  ac:	1742b717 	smlaldne	fp, r2, r7, r7
  b0:	340c0000 	strcc	r0, [ip], #-0
  b4:	3a080300 	bcc	200cbc <gpio_read+0x200bd4>
  b8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  bc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  c0:	1742b717 	smlaldne	fp, r2, r7, r7
  c4:	890d0000 	stmdbhi	sp, {}	; <UNPREDICTABLE>
  c8:	11010182 	smlabbne	r1, r2, r1, r0
  cc:	00133101 	andseq	r3, r3, r1, lsl #2
  d0:	828a0e00 	addhi	r0, sl, #0, 28
  d4:	18020001 	stmdane	r2, {r0}
  d8:	00184291 	mulseq	r8, r1, r2
  dc:	012e0f00 			; <UNDEFINED> instruction: 0x012e0f00
  e0:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  e4:	0b3b0b3a 	bleq	ec2dd4 <gpio_read+0xec2cec>
  e8:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
  f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  f4:	00130119 	andseq	r0, r3, r9, lsl r1
  f8:	82891000 	addhi	r1, r9, #0, 0
  fc:	01110101 	tsteq	r1, r1, lsl #2
 100:	13011331 	movwne	r1, #4913	; 0x1331
 104:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
 108:	11000182 	smlabbne	r0, r2, r1, r0
 10c:	00133101 	andseq	r3, r3, r1, lsl #2
 110:	00051200 	andeq	r1, r5, r0, lsl #4
 114:	0b3a0e03 	bleq	e83928 <gpio_read+0xe83840>
 118:	0b390b3b 	bleq	e42e0c <gpio_read+0xe42d24>
 11c:	17021349 	strne	r1, [r2, -r9, asr #6]
 120:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 124:	012e1300 			; <UNDEFINED> instruction: 0x012e1300
 128:	0b3a0e03 	bleq	e8393c <gpio_read+0xe83854>
 12c:	0b390b3b 	bleq	e42e20 <gpio_read+0xe42d38>
 130:	13491927 	movtne	r1, #39207	; 0x9927
 134:	13010b20 	movwne	r0, #6944	; 0x1b20
 138:	05140000 	ldreq	r0, [r4, #-0]
 13c:	3a080300 	bcc	200d44 <gpio_read+0x200c5c>
 140:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 144:	0013490b 	andseq	r4, r3, fp, lsl #18
 148:	002e1500 	eoreq	r1, lr, r0, lsl #10
 14c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
 150:	0e030e6e 	cdpeq	14, 0, cr0, cr3, cr14, {3}
 154:	0b3b0b3a 	bleq	ec2e44 <gpio_read+0xec2d5c>
 158:	00000b39 	andeq	r0, r0, r9, lsr fp
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
   8:	000000e8 	andeq	r0, r0, r8, ror #1
   c:	00000100 	andeq	r0, r0, r0, lsl #2
  10:	00500001 	subseq	r0, r0, r1
  14:	10000001 	andne	r0, r0, r1
  18:	04000001 	streq	r0, [r0], #-1
  1c:	5001f300 	andpl	pc, r1, r0, lsl #6
  20:	0001109f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
  24:	00011400 	andeq	r1, r1, r0, lsl #8
  28:	50000100 	andpl	r0, r0, r0, lsl #2
  2c:	00000114 	andeq	r0, r0, r4, lsl r1
  30:	0000011c 	andeq	r0, r0, ip, lsl r1
  34:	01f30004 	mvnseq	r0, r4
  38:	00009f50 	andeq	r9, r0, r0, asr pc
  3c:	00000000 	andeq	r0, r0, r0
  40:	00010000 	andeq	r0, r1, r0
  44:	00000000 	andeq	r0, r0, r0
  48:	000000f4 	strdeq	r0, [r0], -r4
  4c:	00000100 	andeq	r0, r0, r0, lsl #2
  50:	0070000b 	rsbseq	r0, r0, fp
  54:	b4232535 	strtlt	r2, [r3], #-1333	; 0xfffffacb
  58:	02818080 	addeq	r8, r1, #128, 0	; 0x80
  5c:	0001009f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
  60:	00010300 	andeq	r0, r1, r0, lsl #6
  64:	50000100 	andpl	r0, r0, r0, lsl #2
  68:	00000103 	andeq	r0, r0, r3, lsl #2
  6c:	00000110 	andeq	r0, r0, r0, lsl r1
  70:	01f3000c 	mvnseq	r0, ip
  74:	23253550 			; <UNDEFINED> instruction: 0x23253550
  78:	818080b4 	strhhi	r8, [r0, r4]
  7c:	00009f02 	andeq	r9, r0, r2, lsl #30
	...
  88:	000000f8 	strdeq	r0, [r0], -r8
  8c:	00000110 	andeq	r0, r0, r0, lsl r1
  90:	00540001 	subseq	r0, r4, r1
	...
  a0:	cc000000 	stcgt	0, cr0, [r0], {-0}
  a4:	db000000 	blle	ac <.debug_loc+0xac>
  a8:	01000000 	mrseq	r0, (UNDEF: 0)
  ac:	00db5000 	sbcseq	r5, fp, r0
  b0:	00e00000 	rsceq	r0, r0, r0
  b4:	00040000 	andeq	r0, r4, r0
  b8:	9f5001f3 	svcls	0x005001f3
  bc:	000000e0 	andeq	r0, r0, r0, ror #1
  c0:	000000e3 	andeq	r0, r0, r3, ror #1
  c4:	e3500001 	cmp	r0, #1, 0
  c8:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
  cc:	04000000 	streq	r0, [r0], #-0
  d0:	5001f300 	andpl	pc, r1, r0, lsl #6
  d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  e4:	0000cc00 	andeq	ip, r0, r0, lsl #24
  e8:	0000db00 	andeq	sp, r0, r0, lsl #22
  ec:	51000100 	mrspl	r0, (UNDEF: 16)
  f0:	000000db 	ldrdeq	r0, [r0], -fp
  f4:	000000e0 	andeq	r0, r0, r0, ror #1
  f8:	01f30004 	mvnseq	r0, r4
  fc:	00e09f51 	rsceq	r9, r0, r1, asr pc
 100:	00e30000 	rsceq	r0, r3, r0
 104:	00010000 	andeq	r0, r1, r0
 108:	0000e351 	andeq	lr, r0, r1, asr r3
 10c:	0000e800 	andeq	lr, r0, r0, lsl #16
 110:	f3000400 	vshl.u8	d0, d0, d0
 114:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 120:	bc000000 	stclt	0, cr0, [r0], {-0}
 124:	c7000000 	strgt	r0, [r0, -r0]
 128:	01000000 	mrseq	r0, (UNDEF: 0)
 12c:	00c75000 	sbceq	r5, r7, r0
 130:	00cc0000 	sbceq	r0, ip, r0
 134:	00040000 	andeq	r0, r4, r0
 138:	9f5001f3 	svcls	0x005001f3
	...
 148:	00000098 	muleq	r0, r8, r0
 14c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 150:	b0500001 	subslt	r0, r0, r1
 154:	bc000000 	stclt	0, cr0, [r0], {-0}
 158:	04000000 	streq	r0, [r0], #-0
 15c:	5001f300 	andpl	pc, r1, r0, lsl #6
 160:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
 16c:	00007400 	andeq	r7, r0, r0, lsl #8
 170:	00008c00 	andeq	r8, r0, r0, lsl #24
 174:	50000100 	andpl	r0, r0, r0, lsl #2
 178:	0000008c 	andeq	r0, r0, ip, lsl #1
 17c:	00000098 	muleq	r0, r8, r0
 180:	01f30004 	mvnseq	r0, r4
 184:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 190:	00640000 	rsbeq	r0, r4, r0
 194:	006f0000 	rsbeq	r0, pc, r0
 198:	00010000 	andeq	r0, r1, r0
 19c:	00006f50 	andeq	r6, r0, r0, asr pc
 1a0:	00007400 	andeq	r7, r0, r0, lsl #8
 1a4:	f3000400 	vshl.u8	d0, d0, d0
 1a8:	009f5001 	addseq	r5, pc, r1
	...
 1b8:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
 1bc:	01000000 	mrseq	r0, (UNDEF: 0)
 1c0:	00385000 	eorseq	r5, r8, r0
 1c4:	00640000 	rsbeq	r0, r4, r0
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	9f5001f3 	svcls	0x005001f3
	...
 1e0:	00000047 	andeq	r0, r0, r7, asr #32
 1e4:	47510001 	ldrbmi	r0, [r1, -r1]
 1e8:	64000000 	strvs	r0, [r0], #-0
 1ec:	04000000 	streq	r0, [r0], #-0
 1f0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 1f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	34000000 	strcc	r0, [r0], #-0
 200:	64000000 	strvs	r0, [r0], #-0
 204:	01000000 	mrseq	r0, (UNDEF: 0)
 208:	00005400 	andeq	r5, r0, r0, lsl #8
	...
 214:	00000040 	andeq	r0, r0, r0, asr #32
 218:	00000064 	andeq	r0, r0, r4, rrx
 21c:	00560001 	subseq	r0, r6, r1
	...
 228:	01010000 	mrseq	r0, (UNDEF: 1)
 22c:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
 230:	50000000 	andpl	r0, r0, r0
 234:	01000000 	mrseq	r0, (UNDEF: 0)
 238:	00505000 	subseq	r5, r0, r0
 23c:	00500000 	subseq	r0, r0, r0
 240:	00010000 	andeq	r0, r1, r0
 244:	00005051 	andeq	r5, r0, r1, asr r0
 248:	00005400 	andeq	r5, r0, r0, lsl #8
 24c:	75000900 	strvc	r0, [r0, #-2304]	; 0xfffff700
 250:	24007400 	strcs	r7, [r0], #-1024	; 0xfffffc00
 254:	9f210071 	svcls	0x00210071
 258:	00000054 	andeq	r0, r0, r4, asr r0
 25c:	0000005b 	andeq	r0, r0, fp, asr r0
 260:	00510001 	subseq	r0, r1, r1
 264:	00000000 	andeq	r0, r0, r0
 268:	Address 0x0000000000000268 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000011c 	andeq	r0, r0, ip, lsl r1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000001bb 			; <UNDEFINED> instruction: 0x000001bb
   4:	00bf0003 	adcseq	r0, pc, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  34:	32322d78 	eorscc	r2, r2, #120, 26	; 0x1e00
  38:	2f727073 	svccs	0x00727073
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	2f727375 	svccs	0x00727375
  50:	72616873 	rsbvc	r6, r1, #7536640	; 0x730000
  54:	63672f65 	cmnvs	r7, #404	; 0x194
  58:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
  5c:	6f6e2d6d 	svcvs	0x006e2d6d
  60:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  64:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  68:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  6c:	3230322d 	eorscc	r3, r0, #-805306366	; 0xd0000002
  70:	30312e31 	eorscc	r2, r1, r1, lsr lr
  74:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  78:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  7c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  80:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  84:	61652d65 	cmnvs	r5, r5, ror #26
  88:	312f6962 			; <UNDEFINED> instruction: 0x312f6962
  8c:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
  90:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  94:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  98:	67000065 	strvs	r0, [r0, -r5, rrx]
  9c:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
  a0:	00000063 	andeq	r0, r0, r3, rrx
  a4:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
  a8:	0100682e 	tsteq	r0, lr, lsr #16
  ac:	74730000 	ldrbtvc	r0, [r3], #-0
  b0:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  b4:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  b8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  bc:	70670000 	rsbvc	r0, r7, r0
  c0:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
  c4:	00000100 	andeq	r0, r0, r0, lsl #2
  c8:	00380500 	eorseq	r0, r8, r0, lsl #10
  cc:	00000205 	andeq	r0, r0, r5, lsl #4
  d0:	27030000 	strcs	r0, [r3, -r0]
  d4:	13050501 	movwne	r0, #21761	; 0x5501
  d8:	01060705 	tsteq	r6, r5, lsl #14
  dc:	05493805 	strbeq	r3, [r9, #-2053]	; 0xfffff7fb
  e0:	054d0605 	strbeq	r0, [sp, #-1541]	; 0xfffff9fb
  e4:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
  e8:	054c0605 	strbeq	r0, [ip, #-1541]	; 0xfffff9fb
  ec:	05010618 	streq	r0, [r1, #-1560]	; 0xfffff9e8
  f0:	0505ba0e 	streq	fp, [r5, #-2574]	; 0xfffff5f2
  f4:	1c052f06 	stcne	15, cr2, [r5], {6}
  f8:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
  fc:	05052e0e 	streq	r2, [r5, #-3598]	; 0xfffff1f2
 100:	12053006 	andne	r3, r5, #6, 0
 104:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 108:	07054b06 	streq	r4, [r5, -r6, lsl #22]
 10c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 110:	06134b06 	ldreq	r4, [r3], -r6, lsl #22
 114:	4b01052e 	blmi	415d4 <gpio_read+0x414ec>
 118:	4c062405 	cfstrsmi	mvf2, [r6], {5}
 11c:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 120:	01052f06 	tsteq	r5, r6, lsl #30
 124:	20054b06 	andcs	r4, r5, r6, lsl #22
 128:	05053106 	streq	r3, [r5, #-262]	; 0xfffffefa
 12c:	06070513 			; <UNDEFINED> instruction: 0x06070513
 130:	49200501 	stmdbmi	r0!, {r0, r8, sl}
 134:	31060505 	tstcc	r6, r5, lsl #10
 138:	01056606 	tsteq	r5, r6, lsl #12
 13c:	0621052f 	strteq	r0, [r1], -pc, lsr #10
 140:	1305054d 	movwne	r0, #21837	; 0x554d
 144:	01060705 	tsteq	r6, r5, lsl #14
 148:	05492105 	strbeq	r2, [r9, #-261]	; 0xfffffefb
 14c:	06310605 	ldrteq	r0, [r1], -r5, lsl #12
 150:	2f010566 	svccs	0x00010566
 154:	4d062305 	stcmi	3, cr2, [r6, #-20]	; 0xffffffec
 158:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 15c:	01052f06 	tsteq	r5, r6, lsl #30
 160:	2b054b06 	blcs	152d80 <gpio_read+0x152c98>
 164:	01063106 	tsteq	r6, r6, lsl #2
 168:	2f060505 	svccs	0x00060505
 16c:	01060705 	tsteq	r6, r5, lsl #14
 170:	4b060905 	blmi	18258c <gpio_read+0x1824a4>
 174:	30062e06 	andcc	r2, r6, r6, lsl #28
 178:	2f060105 	svccs	0x00060105
 17c:	30061d05 	andcc	r1, r6, r5, lsl #26
 180:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 184:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 188:	0505491d 	streq	r4, [r5, #-2333]	; 0xfffff6e3
 18c:	05133106 	ldreq	r3, [r3, #-262]	; 0xfffffefa
 190:	0501060e 	streq	r0, [r1, #-1550]	; 0xfffff9f2
 194:	052f0605 	streq	r0, [pc, #-1541]!	; fffffb97 <gpio_read+0xfffffaaf>
 198:	4a010617 	bmi	419fc <gpio_read+0x41914>
 19c:	042e2305 	strteq	r2, [lr], #-773	; 0xfffffcfb
 1a0:	06300502 	ldrteq	r0, [r0], -r2, lsl #10
 1a4:	2e00dc03 	cdpcs	12, 0, cr13, cr0, cr3, {0}
 1a8:	0c050104 	stfeqs	f0, [r5], {4}
 1ac:	7fa40306 	svcvc	0x00a40306
 1b0:	2f010501 	svccs	0x00010501
 1b4:	052a1005 	streq	r1, [sl, #-5]!
 1b8:	04023201 	streq	r3, [r2], #-513	; 0xfffffdff
 1bc:	Address 0x00000000000001bc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	6f697067 	svcvs	0x00697067
   4:	726c635f 	rsbvc	r6, ip, #2080374785	; 0x7c000001
   8:	70670030 	rsbvc	r0, r7, r0, lsr r0
   c:	735f6f69 	cmpvc	pc, #420	; 0x1a4
  10:	00307465 	eorseq	r7, r0, r5, ror #8
  14:	6f697067 	svcvs	0x00697067
  18:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
  1c:	47006574 	smlsdxmi	r0, r4, r5, r6
  20:	5f4f4950 	svcpl	0x004f4950
  24:	434e5546 	movtmi	r5, #58694	; 0xe546
  28:	54554f5f 	ldrbpl	r4, [r5], #-3935	; 0xfffff0a1
  2c:	00545550 	subseq	r5, r4, r0, asr r5
  30:	5f564544 	svcpl	0x00564544
  34:	334c4156 	movtcc	r4, #49494	; 0xc156
  38:	55500032 	ldrbpl	r0, [r0, #-50]	; 0xffffffce
  3c:	00323354 	eorseq	r3, r2, r4, asr r3
  40:	6f697067 	svcvs	0x00697067
  44:	6165725f 	cmnvs	r5, pc, asr r2
  48:	45470064 	strbmi	r0, [r7, #-100]	; 0xffffff9c
  4c:	00323354 	eorseq	r3, r2, r4, asr r3
  50:	4f495047 	svcmi	0x00495047
  54:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  58:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  5c:	47003054 	smlsdmi	r0, r4, r0, r3
  60:	5f4f4950 	svcpl	0x004f4950
  64:	434e5546 	movtmi	r5, #58694	; 0xe546
  68:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  6c:	50470031 	subpl	r0, r7, r1, lsr r0
  70:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  74:	5f434e55 	svcpl	0x00434e55
  78:	32544c41 	subscc	r4, r4, #16640	; 0x4100
  7c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  80:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  84:	415f434e 	cmpmi	pc, lr, asr #6
  88:	0033544c 	eorseq	r5, r3, ip, asr #8
  8c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  90:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  94:	61686320 	cmnvs	r8, r0, lsr #6
  98:	50470072 	subpl	r0, r7, r2, ror r0
  9c:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  a0:	5f434e55 	svcpl	0x00434e55
  a4:	35544c41 	ldrbcc	r4, [r4, #-3137]	; 0xfffff3bf
  a8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  ac:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  b0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  b4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  b8:	6700746e 	strvs	r7, [r0, -lr, ror #8]
  bc:	5f6f6970 	svcpl	0x006f6970
  c0:	5f746573 	svcpl	0x00746573
  c4:	75706e69 	ldrbvc	r6, [r0, #-3689]!	; 0xfffff197
  c8:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
  cc:	2074726f 	rsbscs	r7, r4, pc, ror #4
  d0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  d4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  d8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  dc:	6f682f00 	svcvs	0x00682f00
  e0:	652f656d 	strvs	r6, [pc, #-1389]!	; fffffb7b <gpio_read+0xfffffa93>
  e4:	656c676e 	strbvs	r6, [ip, #-1902]!	; 0xfffff892
  e8:	6c632f72 	stclvs	15, cr2, [r3], #-456	; 0xfffffe38
  ec:	2f737361 	svccs	0x00737361
  f0:	34327363 	ldrtcc	r7, [r2], #-867	; 0xfffffc9d
  f4:	2d786c30 	ldclcs	12, cr6, [r8, #-192]!	; 0xffffff40
  f8:	70733232 	rsbsvc	r3, r3, r2, lsr r2
  fc:	696c2f72 	stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, fp, sp}^
 100:	2f697062 	svccs	0x00697062
 104:	66617473 			; <UNDEFINED> instruction: 0x66617473
 108:	72702d66 	rsbsvc	r2, r0, #6528	; 0x1980
 10c:	74617669 	strbtvc	r7, [r1], #-1641	; 0xfffff997
 110:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
 114:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 118:	6700745f 	smlsdvs	r0, pc, r4, r7	; <UNPREDICTABLE>
 11c:	5f6f6970 	svcpl	0x006f6970
 120:	5f746573 	svcpl	0x00746573
 124:	0066666f 	rsbeq	r6, r6, pc, ror #12
 128:	6f697067 	svcvs	0x00697067
 12c:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 130:	74756f5f 	ldrbtvc	r6, [r5], #-3935	; 0xfffff0a1
 134:	00747570 	rsbseq	r7, r4, r0, ror r5
 138:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 13c:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 140:	75665f6f 	strbvc	r5, [r6, #-3951]!	; 0xfffff091
 144:	745f636e 	ldrbvc	r6, [pc], #-878	; 14c <.debug_str+0x14c>
 148:	736e7500 	cmnvc	lr, #0, 10
 14c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 150:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 154:	4e470074 	mcrmi	0, 2, r0, cr7, cr4, {3}
 158:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 15c:	30312039 	eorscc	r2, r1, r9, lsr r0
 160:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
 164:	32303220 	eorscc	r3, r0, #32, 4
 168:	32383031 	eorscc	r3, r8, #49, 0	; 0x31
 16c:	72282034 	eorvc	r2, r8, #52, 0	; 0x34
 170:	61656c65 	cmnvs	r5, r5, ror #24
 174:	20296573 	eorcs	r6, r9, r3, ror r5
 178:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 17c:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 180:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 184:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 188:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 18c:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 190:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 194:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 198:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 19c:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1a0:	6f6c666d 	svcvs	0x006c666d
 1a4:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 1a8:	733d6962 	teqvc	sp, #1605632	; 0x188000
 1ac:	2074666f 	rsbscs	r6, r4, pc, ror #12
 1b0:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1b4:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1b8:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 1bc:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 1c0:	7a6b3676 	bvc	1acdba0 <gpio_read+0x1acdab8>
 1c4:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 1c8:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 1cc:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 1d0:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 1d4:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 1d8:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 1dc:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 1e0:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 1e4:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 1e8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 1ec:	6f6c2067 	svcvs	0x006c2067
 1f0:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 1f4:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 1f8:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1fc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 200:	6f697067 	svcvs	0x00697067
 204:	76656c5f 			; <UNDEFINED> instruction: 0x76656c5f
 208:	6f6c0030 	svcvs	0x006c0030
 20c:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 210:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 214:	00746e69 	rsbseq	r6, r4, r9, ror #28
 218:	4f495047 	svcmi	0x00495047
 21c:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
 220:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
 224:	63003454 	movwvs	r3, #1108	; 0x454
 228:	00726168 	rsbseq	r6, r2, r8, ror #2
 22c:	6b6e6162 	blvs	1b987bc <gpio_read+0x1b986d4>
 230:	6f687300 	svcvs	0x00687300
 234:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 238:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 23c:	2e6f6970 			; <UNDEFINED> instruction: 0x2e6f6970
 240:	6f6c0063 	svcvs	0x006c0063
 244:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 248:	7300746e 	movwvc	r7, #1134	; 0x46e
 24c:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 250:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 254:	47007261 	strmi	r7, [r0, -r1, ror #4]
 258:	5f4f4950 	svcpl	0x004f4950
 25c:	434e5546 	movtmi	r5, #58694	; 0xe546
 260:	504e495f 	subpl	r4, lr, pc, asr r9
 264:	67005455 	smlsdvs	r0, r5, r4, r5
 268:	5f6f6970 	svcpl	0x006f6970
 26c:	5f746573 	svcpl	0x00746573
 270:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
 274:	6e6f6974 			; <UNDEFINED> instruction: 0x6e6f6974
 278:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 27c:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
 280:	6e6f5f74 	mcrvs	15, 3, r5, cr15, cr4, {3}
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <gpio_read+0xfffffde8>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000064 	andeq	r0, r0, r4, rrx
  20:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000064 	andeq	r0, r0, r4, rrx
  38:	00000010 	andeq	r0, r0, r0, lsl r0
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000014 	andeq	r0, r0, r4, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000074 	andeq	r0, r0, r4, ror r0
  50:	00000024 	andeq	r0, r0, r4, lsr #32
  54:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  58:	00018e02 	andeq	r8, r1, r2, lsl #28
  5c:	00000014 	andeq	r0, r0, r4, lsl r0
  60:	00000000 	andeq	r0, r0, r0
  64:	00000098 	muleq	r0, r8, r0
  68:	00000024 	andeq	r0, r0, r4, lsr #32
  6c:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  70:	00018e02 	andeq	r8, r1, r2, lsl #28
  74:	00000014 	andeq	r0, r0, r4, lsl r0
  78:	00000000 	andeq	r0, r0, r0
  7c:	000000bc 	strheq	r0, [r0], -ip
  80:	00000010 	andeq	r0, r0, r0, lsl r0
  84:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  88:	00018e02 	andeq	r8, r1, r2, lsl #28
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	000000cc 	andeq	r0, r0, ip, asr #1
  98:	0000001c 	andeq	r0, r0, ip, lsl r0
  9c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a0:	00018e02 	andeq	r8, r1, r2, lsl #28
  a4:	00000018 	andeq	r0, r0, r8, lsl r0
  a8:	00000000 	andeq	r0, r0, r0
  ac:	000000e8 	andeq	r0, r0, r8, ror #1
  b0:	00000034 	andeq	r0, r0, r4, lsr r0
  b4:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  b8:	4e018e02 	cdpmi	14, 0, cr8, cr1, cr2, {0}
  bc:	cec4000e 	cdpgt	0, 12, cr0, cr4, cr14, {0}

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_read+0x12cd744>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_read+0x46348>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


uart.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <and_in32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <get32>
  10:	e0001005 	and	r1, r0, r5
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000020 <or_in32>:
  20:	e92d4070 	push	{r4, r5, r6, lr}
  24:	e1a04000 	mov	r4, r0
  28:	e1a05001 	mov	r5, r1
  2c:	ebfffffe 	bl	0 <get32>
  30:	e1801005 	orr	r1, r0, r5
  34:	e1a00004 	mov	r0, r4
  38:	ebfffffe 	bl	0 <put32>
  3c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000040 <uart_init>:
  40:	e92d4010 	push	{r4, lr}
  44:	e3a01002 	mov	r1, #2, 0
  48:	e3a0000e 	mov	r0, #14, 0
  4c:	ebfffffe 	bl	0 <gpio_set_function>
  50:	e3a01002 	mov	r1, #2, 0
  54:	e3a0000f 	mov	r0, #15, 0
  58:	ebfffffe 	bl	0 <gpio_set_function>
  5c:	ebfffffe 	bl	0 <dev_barrier>
  60:	e3a01001 	mov	r1, #1, 0
  64:	e59f0064 	ldr	r0, [pc, #100]	; d0 <uart_init+0x90>
  68:	ebffffec 	bl	20 <or_in32>
  6c:	ebfffffe 	bl	0 <dev_barrier>
  70:	e59f405c 	ldr	r4, [pc, #92]	; d4 <uart_init+0x94>
  74:	e3a01000 	mov	r1, #0, 0
  78:	e1a00004 	mov	r0, r4
  7c:	ebfffffe 	bl	0 <put32>
  80:	e3a01000 	mov	r1, #0, 0
  84:	e59f004c 	ldr	r0, [pc, #76]	; d8 <uart_init+0x98>
  88:	ebfffffe 	bl	0 <put32>
  8c:	e3a01003 	mov	r1, #3, 0
  90:	e59f0044 	ldr	r0, [pc, #68]	; dc <uart_init+0x9c>
  94:	ebfffffe 	bl	0 <put32>
  98:	e3a01000 	mov	r1, #0, 0
  9c:	e59f003c 	ldr	r0, [pc, #60]	; e0 <uart_init+0xa0>
  a0:	ebfffffe 	bl	0 <put32>
  a4:	e3a010c7 	mov	r1, #199, 0	; 0xc7
  a8:	e59f0034 	ldr	r0, [pc, #52]	; e4 <uart_init+0xa4>
  ac:	ebfffffe 	bl	0 <put32>
  b0:	e59f1030 	ldr	r1, [pc, #48]	; e8 <uart_init+0xa8>
  b4:	e59f0030 	ldr	r0, [pc, #48]	; ec <uart_init+0xac>
  b8:	ebfffffe 	bl	0 <put32>
  bc:	e3a01003 	mov	r1, #3, 0
  c0:	e1a00004 	mov	r0, r4
  c4:	ebfffffe 	bl	0 <put32>
  c8:	ebfffffe 	bl	0 <dev_barrier>
  cc:	e8bd8010 	pop	{r4, pc}
  d0:	20215004 	eorcs	r5, r1, r4
  d4:	20215060 	eorcs	r5, r1, r0, rrx
  d8:	20215044 	eorcs	r5, r1, r4, asr #32
  dc:	2021504c 	eorcs	r5, r1, ip, asr #32
  e0:	20215050 	eorcs	r5, r1, r0, asr r0
  e4:	20215048 	eorcs	r5, r1, r8, asr #32
  e8:	0000010e 	andeq	r0, r0, lr, lsl #2
  ec:	20215068 	eorcs	r5, r1, r8, rrx

000000f0 <uart_can_getc>:
  f0:	e92d4010 	push	{r4, lr}
  f4:	e59f0008 	ldr	r0, [pc, #8]	; 104 <uart_can_getc+0x14>
  f8:	ebfffffe 	bl	0 <get32>
  fc:	e2000001 	and	r0, r0, #1, 0
 100:	e8bd8010 	pop	{r4, pc}
 104:	20215064 	eorcs	r5, r1, r4, rrx

00000108 <uart_can_putc>:
 108:	e92d4010 	push	{r4, lr}
 10c:	e59f0010 	ldr	r0, [pc, #16]	; 124 <uart_can_putc+0x1c>
 110:	ebfffffe 	bl	0 <get32>
 114:	e3100002 	tst	r0, #2, 0
 118:	13a00001 	movne	r0, #1, 0
 11c:	03a00000 	moveq	r0, #0, 0
 120:	e8bd8010 	pop	{r4, pc}
 124:	20215064 	eorcs	r5, r1, r4, rrx

00000128 <uart_getc>:
 128:	e92d4010 	push	{r4, lr}
 12c:	ebfffffe 	bl	0 <dev_barrier>
 130:	ebfffffe 	bl	f0 <uart_can_getc>
 134:	e3500000 	cmp	r0, #0, 0
 138:	0afffffc 	beq	130 <uart_getc+0x8>
 13c:	e59f0010 	ldr	r0, [pc, #16]	; 154 <uart_getc+0x2c>
 140:	ebfffffe 	bl	0 <get32>
 144:	e6ef4070 	uxtb	r4, r0
 148:	ebfffffe 	bl	0 <dev_barrier>
 14c:	e1a00004 	mov	r0, r4
 150:	e8bd8010 	pop	{r4, pc}
 154:	20215040 	eorcs	r5, r1, r0, asr #32

00000158 <uart_putc>:
 158:	e92d4010 	push	{r4, lr}
 15c:	e1a04000 	mov	r4, r0
 160:	ebfffffe 	bl	0 <dev_barrier>
 164:	ebfffffe 	bl	108 <uart_can_putc>
 168:	e3500000 	cmp	r0, #0, 0
 16c:	0afffffc 	beq	164 <uart_putc+0xc>
 170:	e6ef1074 	uxtb	r1, r4
 174:	e59f0008 	ldr	r0, [pc, #8]	; 184 <uart_putc+0x2c>
 178:	ebfffffe 	bl	0 <put32>
 17c:	ebfffffe 	bl	0 <dev_barrier>
 180:	e8bd8010 	pop	{r4, pc}
 184:	20215040 	eorcs	r5, r1, r0, asr #32

00000188 <uart_has_data>:
 188:	e92d4010 	push	{r4, lr}
 18c:	ebfffffe 	bl	0 <dev_barrier>
 190:	ebfffffe 	bl	f0 <uart_can_getc>
 194:	e8bd8010 	pop	{r4, pc}

00000198 <uart_tx_is_empty>:
 198:	e92d4010 	push	{r4, lr}
 19c:	ebfffffe 	bl	0 <dev_barrier>
 1a0:	e59f000c 	ldr	r0, [pc, #12]	; 1b4 <uart_tx_is_empty+0x1c>
 1a4:	ebfffffe 	bl	0 <get32>
 1a8:	e1a004a0 	lsr	r0, r0, #9
 1ac:	e2000001 	and	r0, r0, #1, 0
 1b0:	e8bd8010 	pop	{r4, pc}
 1b4:	20215064 	eorcs	r5, r1, r4, rrx

000001b8 <uart_flush_tx>:
 1b8:	e92d4010 	push	{r4, lr}
 1bc:	ebfffffe 	bl	198 <uart_tx_is_empty>
 1c0:	e3500000 	cmp	r0, #0, 0
 1c4:	0afffffc 	beq	1bc <uart_flush_tx+0x4>
 1c8:	e8bd8010 	pop	{r4, pc}

000001cc <uart_disable>:
 1cc:	e92d4010 	push	{r4, lr}
 1d0:	ebfffffe 	bl	1b8 <uart_flush_tx>
 1d4:	ebfffffe 	bl	0 <dev_barrier>
 1d8:	e3e01001 	mvn	r1, #1, 0
 1dc:	e59f0008 	ldr	r0, [pc, #8]	; 1ec <uart_disable+0x20>
 1e0:	ebffff86 	bl	0 <and_in32>
 1e4:	ebfffffe 	bl	0 <dev_barrier>
 1e8:	e8bd8010 	pop	{r4, pc}
 1ec:	20215004 	eorcs	r5, r1, r4

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000005cd 	andeq	r0, r0, sp, asr #11
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000015b 	andeq	r0, r0, fp, asr r1
  10:	00004b0c 	andeq	r4, r0, ip, lsl #22
  14:	0000fe00 	andeq	pc, r0, r0, lsl #28
  18:	00000000 	andeq	r0, r0, r0
  1c:	0001f000 	andeq	pc, r1, r0
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	4e070403 	cdpmi	4, 0, cr0, cr7, cr3, {0}
  30:	04000001 	streq	r0, [r0], #-1
  34:	0000002c 	andeq	r0, r0, ip, lsr #32
  38:	8f060103 	svchi	0x00060103
  3c:	03000002 	movweq	r0, #2
  40:	02470502 	subeq	r0, r7, #8388608	; 0x800000
  44:	04030000 	streq	r0, [r3], #-0
  48:	00026f05 	andeq	r6, r2, r5, lsl #30
  4c:	05080300 	streq	r0, [r8, #-768]	; 0xfffffd00
  50:	00000225 	andeq	r0, r0, r5, lsr #4
  54:	bc080103 	stflts	f0, [r8], {3}
  58:	03000000 	movweq	r0, #0
  5c:	00eb0702 	rsceq	r0, fp, r2, lsl #14
  60:	66050000 	strvs	r0, [r5], -r0
  64:	05000002 	streq	r0, [r0, #-2]
  68:	006e1934 	rsbeq	r1, lr, r4, lsr r9
  6c:	04030000 	streq	r0, [r3], #-0
  70:	0000d907 	andeq	sp, r0, r7, lsl #18
  74:	07080300 	streq	r0, [r8, -r0, lsl #6]
  78:	000001ee 	andeq	r0, r0, lr, ror #3
  7c:	42080103 	andmi	r0, r8, #-1073741824	; 0xc0000000
  80:	06000002 	streq	r0, [r0], -r2
  84:	00540107 	subseq	r0, r4, r7, lsl #2
  88:	0c040000 	stceq	0, cr0, [r4], {-0}
  8c:	0000c20e 	andeq	ip, r0, lr, lsl #4
  90:	02a50700 	adceq	r0, r5, #0, 14
  94:	07000000 	streq	r0, [r0, -r0]
  98:	0000002e 	andeq	r0, r0, lr, lsr #32
  9c:	00800701 	addeq	r0, r0, r1, lsl #14
  a0:	07040000 	streq	r0, [r4, -r0]
  a4:	0000008f 	andeq	r0, r0, pc, lsl #1
  a8:	009e0705 	addseq	r0, lr, r5, lsl #14
  ac:	07060000 	streq	r0, [r6, -r0]
  b0:	000000ad 	andeq	r0, r0, sp, lsr #1
  b4:	02330707 	eorseq	r0, r3, #1835008	; 0x1c0000
  b8:	07030000 	streq	r0, [r3, -r0]
  bc:	000000ca 	andeq	r0, r0, sl, asr #1
  c0:	3f080002 	svccc	0x00080002
  c4:	2c000000 	stccs	0, cr0, [r0], {-0}
  c8:	5e080602 	cfmadd32pl	mvax0, mvfx0, mvfx8, mvfx2
  cc:	09000001 	stmdbeq	r0, {r0}
  d0:	02006f69 	andeq	r6, r0, #420	; 0x1a4
  d4:	00330909 	eorseq	r0, r3, r9, lsl #18
  d8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
  dc:	00726569 	rsbseq	r6, r2, r9, ror #10
  e0:	33090a02 	movwcc	r0, #39426	; 0x9a02
  e4:	04000000 	streq	r0, [r0], #-0
  e8:	72696909 	rsbvc	r6, r9, #147456	; 0x24000
  ec:	09110200 	ldmdbeq	r1, {r9}
  f0:	00000033 	andeq	r0, r0, r3, lsr r0
  f4:	636c0908 	cmnvs	ip, #8, 18	; 0x20000
  f8:	13020072 	movwne	r0, #8306	; 0x2072
  fc:	00003309 	andeq	r3, r0, r9, lsl #6
 100:	6d090c00 	stcvs	12, cr0, [r9, #-0]
 104:	02007263 	andeq	r7, r0, #805306374	; 0x30000006
 108:	00330914 	eorseq	r0, r3, r4, lsl r9
 10c:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
 110:	0072736c 	rsbseq	r7, r2, ip, ror #6
 114:	33091502 	movwcc	r1, #38146	; 0x9502
 118:	14000000 	strne	r0, [r0], #-0
 11c:	72736d09 	rsbsvc	r6, r3, #576	; 0x240
 120:	09160200 	ldmdbeq	r6, {r9}
 124:	00000033 	andeq	r0, r0, r3, lsr r0
 128:	02590a18 	subseq	r0, r9, #24, 20	; 0x18000
 12c:	17020000 	strne	r0, [r2, -r0]
 130:	00003309 	andeq	r3, r0, r9, lsl #6
 134:	050a1c00 	streq	r1, [sl, #-3072]	; 0xfffff400
 138:	02000002 	andeq	r0, r0, #2, 0
 13c:	0033091b 	eorseq	r0, r3, fp, lsl r9
 140:	0a200000 	beq	800148 <uart_disable+0x7fff7c>
 144:	0000000f 	andeq	r0, r0, pc
 148:	33091d02 	movwcc	r1, #40194	; 0x9d02
 14c:	24000000 	strcs	r0, [r0], #-0
 150:	0001330a 	andeq	r3, r1, sl, lsl #6
 154:	091e0200 	ldmdbeq	lr, {r9}
 158:	00000033 	andeq	r0, r0, r3, lsr r0
 15c:	380b0028 	stmdacc	fp, {r3, r5}
 160:	01000001 	tsteq	r0, r1
 164:	01740908 	cmneq	r4, r8, lsl #18
 168:	50040000 	andpl	r0, r4, r0
 16c:	040c2021 	streq	r2, [ip], #-33	; 0xffffffdf
 170:	00000033 	andeq	r0, r0, r3, lsr r0
 174:	00016e0d 	andeq	r6, r1, sp, lsl #28
 178:	02610b00 	rsbeq	r0, r1, #0, 22
 17c:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
 180:	00018f23 	andeq	r8, r1, r3, lsr #30
 184:	21504000 	cmpcs	r0, r0
 188:	c2040c20 	andgt	r0, r4, #32, 24	; 0x2000
 18c:	0d000000 	stceq	0, cr0, [r0, #-0]
 190:	00000189 	andeq	r0, r0, r9, lsl #3
 194:	0002780e 	andeq	r7, r2, lr, lsl #16
 198:	06cc0100 	strbeq	r0, [ip], r0, lsl #2
 19c:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
 1a0:	00000014 	andeq	r0, r0, r4, lsl r0
 1a4:	01b49c01 			; <UNDEFINED> instruction: 0x01b49c01
 1a8:	c00f0000 	andgt	r0, pc, r0
 1ac:	b4000001 	strlt	r0, [r0], #-1
 1b0:	00000001 	andeq	r0, r0, r1
 1b4:	00006510 	andeq	r6, r0, r0, lsl r5
 1b8:	05b60100 	ldreq	r0, [r6, #256]!	; 0x100
 1bc:	00000025 	andeq	r0, r0, r5, lsr #32
 1c0:	00000198 	muleq	r0, r8, r1
 1c4:	00000020 	andeq	r0, r0, r0, lsr #32
 1c8:	01eb9c01 	mvneq	r9, r1, lsl #24
 1cc:	a00f0000 	andge	r0, pc, r0
 1d0:	a0000001 	andge	r0, r0, r1
 1d4:	11000005 	tstne	r0, r5
 1d8:	000001a8 	andeq	r0, r0, r8, lsr #3
 1dc:	000005ac 	andeq	r0, r0, ip, lsr #11
 1e0:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 1e4:	2150640c 	cmpcs	r0, ip, lsl #8
 1e8:	10000020 	andne	r0, r0, r0, lsr #32
 1ec:	00000217 	andeq	r0, r0, r7, lsl r2
 1f0:	2505b301 	strcs	fp, [r5, #-769]	; 0xfffffcff
 1f4:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
 1f8:	10000001 	andne	r0, r0, r1
 1fc:	01000000 	mrseq	r0, (UNDEF: 0)
 200:	0002189c 	muleq	r2, ip, r8
 204:	01900f00 	orrseq	r0, r0, r0, lsl #30
 208:	05a00000 	streq	r0, [r0, #0]!
 20c:	940f0000 	strls	r0, [pc], #-0	; 8 <.debug_info+0x8>
 210:	09000001 	stmdbeq	r0, {r0}
 214:	00000003 	andeq	r0, r0, r3
 218:	00029b0e 	andeq	r9, r2, lr, lsl #22
 21c:	06ab0100 	strteq	r0, [fp], r0, lsl #2
 220:	00000158 	andeq	r0, r0, r8, asr r1
 224:	00000030 	andeq	r0, r0, r0, lsr r0
 228:	027c9c01 	rsbseq	r9, ip, #256	; 0x100
 22c:	63130000 	tstvs	r3, #0, 0
 230:	19ab0100 	stmibne	fp!, {r8}
 234:	0000002c 	andeq	r0, r0, ip, lsr #32
 238:	00000004 	andeq	r0, r0, r4
 23c:	00000000 	andeq	r0, r0, r0
 240:	0001640f 	andeq	r6, r1, pc, lsl #8
 244:	0005a000 	andeq	sl, r5, r0
 248:	01680f00 	cmneq	r8, r0, lsl #30
 24c:	02db0000 	sbcseq	r0, fp, #0, 0
 250:	7c140000 	ldcvc	0, cr0, [r4], {-0}
 254:	b8000001 	stmdalt	r0, {r0}
 258:	72000005 	andvc	r0, r0, #5, 0
 25c:	12000002 	andne	r0, r0, #2, 0
 260:	0c055001 	stceq	0, cr5, [r5], {1}
 264:	20215040 	eorcs	r5, r1, r0, asr #32
 268:	05510112 	ldrbeq	r0, [r1, #-274]	; 0xfffffeee
 26c:	ff080074 			; <UNDEFINED> instruction: 0xff080074
 270:	800f001a 	andhi	r0, pc, sl, lsl r0	; <UNPREDICTABLE>
 274:	a0000001 	andge	r0, r0, r1
 278:	00000005 	andeq	r0, r0, r5
 27c:	00014410 	andeq	r4, r1, r0, lsl r4
 280:	05a30100 	streq	r0, [r3, #256]!	; 0x100
 284:	00000025 	andeq	r0, r0, r5, lsr #32
 288:	00000128 	andeq	r0, r0, r8, lsr #2
 28c:	00000030 	andeq	r0, r0, r0, lsr r0
 290:	02db9c01 	sbcseq	r9, fp, #256	; 0x100
 294:	63150000 	tstvs	r5, #0, 0
 298:	09a70100 	stmibeq	r7!, {r8}
 29c:	00000025 	andeq	r0, r0, r5, lsr #32
 2a0:	00000024 	andeq	r0, r0, r4, lsr #32
 2a4:	00000022 	andeq	r0, r0, r2, lsr #32
 2a8:	0001300f 	andeq	r3, r1, pc
 2ac:	0005a000 	andeq	sl, r5, r0
 2b0:	01340f00 	teqeq	r4, r0, lsl #30
 2b4:	03090000 	movweq	r0, #36864	; 0x9000
 2b8:	44140000 	ldrmi	r0, [r4], #-0
 2bc:	ac000001 	stcge	0, cr0, [r0], {1}
 2c0:	d1000005 	tstle	r0, r5
 2c4:	12000002 	andne	r0, r0, #2, 0
 2c8:	0c055001 	stceq	0, cr5, [r5], {1}
 2cc:	20215040 	eorcs	r5, r1, r0, asr #32
 2d0:	014c0f00 	cmpeq	ip, r0, lsl #30
 2d4:	05a00000 	streq	r0, [r0, #0]!
 2d8:	10000000 	andne	r0, r0, r0
 2dc:	00000052 	andeq	r0, r0, r2, asr r0
 2e0:	25059401 	strcs	r9, [r5, #-1025]	; 0xfffffbff
 2e4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 2e8:	20000001 	andcs	r0, r0, r1
 2ec:	01000000 	mrseq	r0, (UNDEF: 0)
 2f0:	0003099c 	muleq	r3, ip, r9
 2f4:	01141100 	tsteq	r4, r0, lsl #2
 2f8:	05ac0000 	streq	r0, [ip, #0]!
 2fc:	01120000 	tsteq	r2, r0
 300:	640c0550 	strvs	r0, [ip], #-1360	; 0xfffffab0
 304:	00202150 	eoreq	r2, r0, r0, asr r1
 308:	00141000 	andseq	r1, r4, r0
 30c:	8b010000 	blhi	40314 <uart_disable+0x40148>
 310:	00002505 	andeq	r2, r0, r5, lsl #10
 314:	0000f000 	andeq	pc, r0, r0
 318:	00001800 	andeq	r1, r0, r0, lsl #16
 31c:	379c0100 	ldrcc	r0, [ip, r0, lsl #2]
 320:	11000003 	tstne	r0, r3
 324:	000000fc 	strdeq	r0, [r0], -ip
 328:	000005ac 	andeq	r0, r0, ip, lsr #11
 32c:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 330:	2150640c 	cmpcs	r0, ip, lsl #8
 334:	0e000020 	cdpeq	0, 0, cr0, cr0, cr0, {1}
 338:	00000076 	andeq	r0, r0, r6, ror r0
 33c:	40064501 	andmi	r4, r6, r1, lsl #10
 340:	b0000000 	andlt	r0, r0, r0
 344:	01000000 	mrseq	r0, (UNDEF: 0)
 348:	0004849c 	muleq	r4, ip, r4
 34c:	00061600 	andeq	r1, r6, r0, lsl #12
 350:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
 354:	0000620e 	andeq	r6, r0, lr, lsl #4
 358:	14010e00 	strne	r0, [r1], #-3584	; 0xfffff200
 35c:	00000050 	andeq	r0, r0, r0, asr r0
 360:	000005c4 	andeq	r0, r0, r4, asr #11
 364:	00000373 	andeq	r0, r0, r3, ror r3
 368:	01500112 	cmpeq	r0, r2, lsl r1
 36c:	5101123e 	tstpl	r1, lr, lsr r2
 370:	14003201 	strne	r3, [r0], #-513	; 0xfffffdff
 374:	0000005c 	andeq	r0, r0, ip, asr r0
 378:	000005c4 	andeq	r0, r0, r4, asr #11
 37c:	0000038b 	andeq	r0, r0, fp, lsl #7
 380:	01500112 	cmpeq	r0, r2, lsl r1
 384:	5101123f 	tstpl	r1, pc, lsr r2
 388:	0f003201 	svceq	0x00003201
 38c:	00000060 	andeq	r0, r0, r0, rrx
 390:	000005a0 	andeq	r0, r0, r0, lsr #11
 394:	00006c14 	andeq	r6, r0, r4, lsl ip
 398:	00053d00 	andeq	r3, r5, r0, lsl #26
 39c:	0003b000 	andeq	fp, r3, r0
 3a0:	50011200 	andpl	r1, r1, r0, lsl #4
 3a4:	50040c05 	andpl	r0, r4, r5, lsl #24
 3a8:	01122021 	tsteq	r2, r1, lsr #32
 3ac:	00310151 	eorseq	r0, r1, r1, asr r1
 3b0:	0000700f 	andeq	r7, r0, pc
 3b4:	0005a000 	andeq	sl, r5, r0
 3b8:	00801400 	addeq	r1, r0, r0, lsl #8
 3bc:	05b80000 	ldreq	r0, [r8, #0]!
 3c0:	03d20000 	bicseq	r0, r2, #0, 0
 3c4:	01120000 	tsteq	r2, r0
 3c8:	00740250 	rsbseq	r0, r4, r0, asr r2
 3cc:	01510112 	cmpeq	r1, r2, lsl r1
 3d0:	8c140030 	ldchi	0, cr0, [r4], {48}	; 0x30
 3d4:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 3d8:	ee000005 	cdp	0, 0, cr0, cr0, cr5, {0}
 3dc:	12000003 	andne	r0, r0, #3, 0
 3e0:	0c055001 	stceq	0, cr5, [r5], {1}
 3e4:	20215044 	eorcs	r5, r1, r4, asr #32
 3e8:	01510112 	cmpeq	r1, r2, lsl r1
 3ec:	98140030 	ldmdals	r4, {r4, r5}
 3f0:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 3f4:	0a000005 	beq	410 <.debug_info+0x410>
 3f8:	12000004 	andne	r0, r0, #4, 0
 3fc:	0c055001 	stceq	0, cr5, [r5], {1}
 400:	2021504c 	eorcs	r5, r1, ip, asr #32
 404:	01510112 	cmpeq	r1, r2, lsl r1
 408:	a4140033 	ldrge	r0, [r4], #-51	; 0xffffffcd
 40c:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 410:	26000005 	strcs	r0, [r0], -r5
 414:	12000004 	andne	r0, r0, #4, 0
 418:	0c055001 	stceq	0, cr5, [r5], {1}
 41c:	20215050 	eorcs	r5, r1, r0, asr r0
 420:	01510112 	cmpeq	r1, r2, lsl r1
 424:	b0140030 	andslt	r0, r4, r0, lsr r0
 428:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
 42c:	43000005 	movwmi	r0, #5
 430:	12000004 	andne	r0, r0, #4, 0
 434:	0c055001 	stceq	0, cr5, [r5], {1}
 438:	20215048 	eorcs	r5, r1, r8, asr #32
 43c:	02510112 	subseq	r0, r1, #-2147483644	; 0x80000004
 440:	1400c708 	strne	ip, [r0], #-1800	; 0xfffff8f8
 444:	000000bc 	strheq	r0, [r0], -ip
 448:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 44c:	00000461 	andeq	r0, r0, r1, ror #8
 450:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
 454:	2150680c 	cmpcs	r0, ip, lsl #16
 458:	51011220 	tstpl	r1, r0, lsr #4
 45c:	010e0a03 	tsteq	lr, r3, lsl #20
 460:	00c81400 	sbceq	r1, r8, r0, lsl #8
 464:	05b80000 	ldreq	r0, [r8, #0]!
 468:	047a0000 	ldrbteq	r0, [sl], #-0
 46c:	01120000 	tsteq	r2, r0
 470:	00740250 	rsbseq	r0, r4, r0, asr r2
 474:	01510112 	cmpeq	r1, r2, lsl r1
 478:	cc0f0033 	stcgt	0, cr0, [pc], {51}	; 0x33
 47c:	a0000000 	andge	r0, r0, r0
 480:	00000005 	andeq	r0, r0, r5
 484:	00020a0e 	andeq	r0, r2, lr, lsl #20
 488:	06350100 	ldrteq	r0, [r5], -r0, lsl #2
 48c:	000001cc 	andeq	r0, r0, ip, asr #3
 490:	00000024 	andeq	r0, r0, r4, lsr #32
 494:	04d39c01 	ldrbeq	r9, [r3], #3073	; 0xc01
 498:	d40f0000 	strle	r0, [pc], #-0	; 8 <.debug_info+0x8>
 49c:	94000001 	strls	r0, [r0], #-1
 4a0:	0f000001 	svceq	0x00000001
 4a4:	000001d8 	ldrdeq	r0, [r0], -r8
 4a8:	000005a0 	andeq	r0, r0, r0, lsr #11
 4ac:	0001e414 	andeq	lr, r1, r4, lsl r4
 4b0:	0004d300 	andeq	sp, r4, r0, lsl #6
 4b4:	0004c900 	andeq	ip, r4, r0, lsl #18
 4b8:	50011200 	andpl	r1, r1, r0, lsl #4
 4bc:	50040c05 	andpl	r0, r4, r5, lsl #24
 4c0:	01122021 	tsteq	r2, r1, lsr #32
 4c4:	fe090251 	mcr2	2, 0, r0, cr9, cr1, {2}
 4c8:	01e80f00 	mvneq	r0, r0, lsl #30
 4cc:	05a00000 	streq	r0, [r0, #0]!
 4d0:	17000000 	strne	r0, [r0, -r0]
 4d4:	00000286 	andeq	r0, r0, r6, lsl #5
 4d8:	000d3101 	andeq	r3, sp, r1, lsl #2
 4dc:	20000000 	andcs	r0, r0, r0
 4e0:	01000000 	mrseq	r0, (UNDEF: 0)
 4e4:	0005369c 	muleq	r5, ip, r6
 4e8:	00601800 	rsbeq	r1, r0, r0, lsl #16
 4ec:	31010000 	mrscc	r0, (UNDEF: 1)
 4f0:	00053625 	andeq	r3, r5, r5, lsr #12
 4f4:	00003b00 	andeq	r3, r0, r0, lsl #22
 4f8:	00003700 	andeq	r3, r0, r0, lsl #14
 4fc:	61761300 	cmnvs	r6, r0, lsl #6
 500:	3101006c 	tstcc	r1, ip, rrx
 504:	00002c34 	andeq	r2, r0, r4, lsr ip
 508:	00005d00 	andeq	r5, r0, r0, lsl #26
 50c:	00005900 	andeq	r5, r0, r0, lsl #18
 510:	00101400 	andseq	r1, r0, r0, lsl #8
 514:	05ac0000 	streq	r0, [ip, #0]!
 518:	05250000 	streq	r0, [r5, #-0]!
 51c:	01120000 	tsteq	r2, r0
 520:	00740250 	rsbseq	r0, r4, r0, asr r2
 524:	001c1100 	andseq	r1, ip, r0, lsl #2
 528:	05b80000 	ldreq	r0, [r8, #0]!
 52c:	01120000 	tsteq	r2, r0
 530:	00740250 	rsbseq	r0, r4, r0, asr r2
 534:	040c0000 	streq	r0, [ip], #-0
 538:	0000053c 	andeq	r0, r0, ip, lsr r5
 53c:	02511719 	subseq	r1, r1, #6553600	; 0x640000
 540:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
 544:	0000200d 	andeq	r2, r0, sp
 548:	00002000 	andeq	r2, r0, r0
 54c:	a09c0100 	addsge	r0, ip, r0, lsl #2
 550:	18000005 	stmdane	r0, {r0, r2}
 554:	00000060 	andeq	r0, r0, r0, rrx
 558:	36242e01 	strtcc	r2, [r4], -r1, lsl #28
 55c:	7f000005 	svcvc	0x00000005
 560:	7b000000 	blvc	8 <.debug_info+0x8>
 564:	13000000 	movwne	r0, #0
 568:	006c6176 	rsbeq	r6, ip, r6, ror r1
 56c:	2c332e01 	ldccs	14, cr2, [r3], #-4
 570:	a1000000 	mrsge	r0, (UNDEF: 0)
 574:	9d000000 	stcls	0, cr0, [r0, #-0]
 578:	14000000 	strne	r0, [r0], #-0
 57c:	00000030 	andeq	r0, r0, r0, lsr r0
 580:	000005ac 	andeq	r0, r0, ip, lsr #11
 584:	0000058f 	andeq	r0, r0, pc, lsl #11
 588:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
 58c:	11000074 	tstne	r0, r4, ror r0
 590:	0000003c 	andeq	r0, r0, ip, lsr r0
 594:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
 598:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
 59c:	00000074 	andeq	r0, r0, r4, ror r0
 5a0:	0000221a 	andeq	r2, r0, sl, lsl r2
 5a4:	00002200 	andeq	r2, r0, r0, lsl #4
 5a8:	06a10300 	strteq	r0, [r1], r0, lsl #6
 5ac:	0002c71a 	andeq	ip, r2, sl, lsl r7
 5b0:	0002c700 	andeq	ip, r2, r0, lsl #14
 5b4:	0bc80300 	bleq	ff2011bc <uart_disable+0xff200ff0>
 5b8:	0000001a 	andeq	r0, r0, sl, lsl r0
 5bc:	00000000 	andeq	r0, r0, r0
 5c0:	06b30300 	ldrteq	r0, [r3], r0, lsl #6
 5c4:	0002b51a 	andeq	fp, r2, sl, lsl r5
 5c8:	0002b500 	andeq	fp, r2, r0, lsl #10
 5cc:	06190400 	ldreq	r0, [r9], -r0, lsl #8
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <uart_disable+0x2bfee0>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00350400 	eorseq	r0, r5, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03001605 	movweq	r1, #1541	; 0x605
  34:	3b0b3a0e 	blcc	2ce874 <uart_disable+0x2ce6a8>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	0b3e0104 	bleq	f80458 <uart_disable+0xf8028c>
  44:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  48:	0b3b0b3a 	bleq	ec2d38 <uart_disable+0xec2b6c>
  4c:	13010b39 	movwne	r0, #6969	; 0x1b39
  50:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
  54:	1c0e0300 	stcne	3, cr0, [lr], {-0}
  58:	0800000b 	stmdaeq	r0, {r0, r1, r3}
  5c:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
  60:	0b3a0b0b 	bleq	e82c94 <uart_disable+0xe82ac8>
  64:	0b390b3b 	bleq	e42d58 <uart_disable+0xe42b8c>
  68:	00001301 	andeq	r1, r0, r1, lsl #6
  6c:	03000d09 	movweq	r0, #3337	; 0xd09
  70:	3b0b3a08 	blcc	2ce898 <uart_disable+0x2ce6cc>
  74:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  78:	000b3813 	andeq	r3, fp, r3, lsl r8
  7c:	000d0a00 	andeq	r0, sp, r0, lsl #20
  80:	0b3a0e03 	bleq	e83894 <uart_disable+0xe836c8>
  84:	0b390b3b 	bleq	e42d78 <uart_disable+0xe42bac>
  88:	0b381349 	bleq	e04db4 <uart_disable+0xe04be8>
  8c:	340b0000 	strcc	r0, [fp], #-0
  90:	3a0e0300 	bcc	380c98 <uart_disable+0x380acc>
  94:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  98:	1c13490b 			; <UNDEFINED> instruction: 0x1c13490b
  9c:	0c000006 	stceq	0, cr0, [r0], {6}
  a0:	0b0b000f 	bleq	2c00e4 <uart_disable+0x2bff18>
  a4:	00001349 	andeq	r1, r0, r9, asr #6
  a8:	4900260d 	stmdbmi	r0, {r0, r2, r3, r9, sl, sp}
  ac:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  b0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  b4:	0b3a0e03 	bleq	e838c8 <uart_disable+0xe836fc>
  b8:	0b390b3b 	bleq	e42dac <uart_disable+0xe42be0>
  bc:	01111927 	tsteq	r1, r7, lsr #18
  c0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  c4:	01194297 			; <UNDEFINED> instruction: 0x01194297
  c8:	0f000013 	svceq	0x00000013
  cc:	00018289 	andeq	r8, r1, r9, lsl #5
  d0:	13310111 	teqne	r1, #1073741828	; 0x40000004
  d4:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
  d8:	03193f01 	tsteq	r9, #1, 30
  dc:	3b0b3a0e 	blcc	2ce91c <uart_disable+0x2ce750>
  e0:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
  e4:	11134919 	tstne	r3, r9, lsl r9
  e8:	40061201 	andmi	r1, r6, r1, lsl #4
  ec:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  f0:	00001301 	andeq	r1, r0, r1, lsl #6
  f4:	01828911 	orreq	r8, r2, r1, lsl r9
  f8:	31011101 	tstcc	r1, r1, lsl #2
  fc:	12000013 	andne	r0, r0, #19, 0
 100:	0001828a 	andeq	r8, r1, sl, lsl #5
 104:	42911802 	addsmi	r1, r1, #131072	; 0x20000
 108:	13000018 	movwne	r0, #24
 10c:	08030005 	stmdaeq	r3, {r0, r2}
 110:	0b3b0b3a 	bleq	ec2e00 <uart_disable+0xec2c34>
 114:	13490b39 	movtne	r0, #39737	; 0x9b39
 118:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 11c:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
 120:	01018289 	smlabbeq	r1, r9, r2, r8
 124:	13310111 	teqne	r1, #1073741828	; 0x40000004
 128:	00001301 	andeq	r1, r0, r1, lsl #6
 12c:	03003415 	movweq	r3, #1045	; 0x415
 130:	3b0b3a08 	blcc	2ce958 <uart_disable+0x2ce78c>
 134:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 138:	b7170213 			; <UNDEFINED> instruction: 0xb7170213
 13c:	00001742 	andeq	r1, r0, r2, asr #14
 140:	03003416 	movweq	r3, #1046	; 0x416
 144:	3b0b3a0e 	blcc	2ce984 <uart_disable+0x2ce7b8>
 148:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 14c:	00051c13 	andeq	r1, r5, r3, lsl ip
 150:	012e1700 			; <UNDEFINED> instruction: 0x012e1700
 154:	0b3a0e03 	bleq	e83968 <uart_disable+0xe8379c>
 158:	0b390b3b 	bleq	e42e4c <uart_disable+0xe42c80>
 15c:	01111927 	tsteq	r1, r7, lsr #18
 160:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 164:	01194297 			; <UNDEFINED> instruction: 0x01194297
 168:	18000013 	stmdane	r0, {r0, r1, r4}
 16c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
 170:	0b3b0b3a 	bleq	ec2e60 <uart_disable+0xec2c94>
 174:	13490b39 	movtne	r0, #39737	; 0x9b39
 178:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
 17c:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
 180:	00000035 	andeq	r0, r0, r5, lsr r0
 184:	3f002e1a 	svccc	0x00002e1a
 188:	6e193c19 	mrcvs	12, 0, r3, cr9, cr9, {0}
 18c:	3a0e030e 	bcc	380dcc <uart_disable+0x380c00>
 190:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 194:	0000000b 	andeq	r0, r0, fp

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000158 	andeq	r0, r0, r8, asr r1
   8:	00000163 	andeq	r0, r0, r3, ror #2
   c:	63500001 	cmpvs	r0, #1, 0
  10:	88000001 	stmdahi	r0, {r0}
  14:	01000001 	tsteq	r0, r1
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  24:	00000148 	andeq	r0, r0, r8, asr #2
  28:	00000158 	andeq	r0, r0, r8, asr r1
  2c:	00540001 	subseq	r0, r4, r1
	...
  3c:	0f000000 	svceq	0x00000000
  40:	01000000 	mrseq	r0, (UNDEF: 0)
  44:	000f5000 	andeq	r5, pc, r0
  48:	00200000 	eoreq	r0, r0, r0
  4c:	00010000 	andeq	r0, r1, r0
  50:	00000054 	andeq	r0, r0, r4, asr r0
	...
  60:	00000f00 	andeq	r0, r0, r0, lsl #30
  64:	51000100 	mrspl	r0, (UNDEF: 16)
  68:	0000000f 	andeq	r0, r0, pc
  6c:	00000020 	andeq	r0, r0, r0, lsr #32
  70:	00550001 	subseq	r0, r5, r1
	...
  7c:	20000000 	andcs	r0, r0, r0
  80:	2f000000 	svccs	0x00000000
  84:	01000000 	mrseq	r0, (UNDEF: 0)
  88:	002f5000 	eoreq	r5, pc, r0
  8c:	00400000 	subeq	r0, r0, r0
  90:	00010000 	andeq	r0, r1, r0
  94:	00000054 	andeq	r0, r0, r4, asr r0
	...
  a0:	00002000 	andeq	r2, r0, r0
  a4:	00002f00 	andeq	r2, r0, r0, lsl #30
  a8:	51000100 	mrspl	r0, (UNDEF: 16)
  ac:	0000002f 	andeq	r0, r0, pc, lsr #32
  b0:	00000040 	andeq	r0, r0, r0, asr #32
  b4:	00550001 	subseq	r0, r5, r1
  b8:	00000000 	andeq	r0, r0, r0
  bc:	Address 0x00000000000000bc is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000205 	andeq	r0, r0, r5, lsl #4
   4:	00c90003 	sbceq	r0, r9, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  34:	32322d78 	eorscc	r2, r2, #120, 26	; 0x1e00
  38:	2f727073 	svccs	0x00727073
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	2f006564 	svccs	0x00006564
  4c:	2f727375 	svccs	0x00727375
  50:	72616873 	rsbvc	r6, r1, #7536640	; 0x730000
  54:	63672f65 	cmnvs	r7, #404	; 0x194
  58:	72612d63 	rsbvc	r2, r1, #6336	; 0x18c0
  5c:	6f6e2d6d 	svcvs	0x006e2d6d
  60:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
  64:	2d696261 	sfmcs	f6, 2, [r9, #-388]!	; 0xfffffe7c
  68:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  6c:	3230322d 	eorscc	r3, r0, #-805306366	; 0xd0000002
  70:	30312e31 	eorscc	r2, r1, r1, lsr lr
  74:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  78:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
  7c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
  80:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
  84:	61652d65 	cmnvs	r5, r5, ror #26
  88:	312f6962 			; <UNDEFINED> instruction: 0x312f6962
  8c:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
  90:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
  94:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
  98:	75000065 	strvc	r0, [r0, #-101]	; 0xffffff9b
  9c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  a0:	00000063 	andeq	r0, r0, r3, rrx
  a4:	72617500 	rsbvc	r7, r1, #0, 10
  a8:	00682e74 	rsbeq	r2, r8, r4, ror lr
  ac:	72000001 	andvc	r0, r0, #1, 0
  b0:	682e6970 	stmdavs	lr!, {r4, r5, r6, r8, fp, sp, lr}
  b4:	00000100 	andeq	r0, r0, r0, lsl #2
  b8:	6f697067 	svcvs	0x00697067
  bc:	0100682e 	tsteq	r0, lr, lsr #16
  c0:	74730000 	ldrbtvc	r0, [r3], #-0
  c4:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
  c8:	6363672d 	cmnvs	r3, #11796480	; 0xb40000
  cc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
  d0:	05000000 	streq	r0, [r0, #-0]
  d4:	02050039 	andeq	r0, r5, #57, 0	; 0x39
  d8:	00000000 	andeq	r0, r0, r0
  dc:	06013003 	streq	r3, [r1], -r3
  e0:	06050501 	streq	r0, [r5], -r1, lsl #10
  e4:	06110567 	ldreq	r0, [r1], -r7, ror #10
  e8:	2e050501 	cfsh32cs	mvfx0, mvfx5, #1
  ec:	05670105 	strbeq	r0, [r7, #-261]!	; 0xfffffefb
  f0:	06290638 			; <UNDEFINED> instruction: 0x06290638
  f4:	06050501 	streq	r0, [r5], -r1, lsl #10
  f8:	06110567 	ldreq	r0, [r1], -r7, ror #10
  fc:	2e050501 	cfsh32cs	mvfx0, mvfx5, #1
 100:	05670105 	strbeq	r0, [r7, #-261]!	; 0xfffffefb
 104:	15030616 	strne	r0, [r3, #-1558]	; 0xfffff9ea
 108:	3505052e 	strcc	r0, [r5, #-1326]	; 0xfffffad2
 10c:	68356867 	ldmdavs	r5!, {r0, r1, r2, r5, r6, fp, sp, lr}
 110:	852e0c03 	strhi	r0, [lr, #-3075]!	; 0xfffff3fd
 114:	0369696b 	cmneq	r9, #1753088	; 0x1ac000
 118:	6b13660c 	blvs	4d9950 <uart_disable+0x4d9784>
 11c:	06010567 	streq	r0, [r1], -r7, ror #10
 120:	0619052f 	ldreq	r0, [r9], -pc, lsr #10
 124:	05052508 	streq	r2, [r5, #-1288]	; 0xfffffaf8
 128:	060d0534 			; <UNDEFINED> instruction: 0x060d0534
 12c:	4c010501 	cfstr32mi	mvfx0, [r1], {1}
 130:	67061905 	strvs	r1, [r6, -r5, lsl #18]
 134:	05360505 	ldreq	r0, [r6, #-1285]!	; 0xfffffafb
 138:	0501060d 	streq	r0, [r1, #-1549]	; 0xfffff9f3
 13c:	01054a28 	tsteq	r5, r8, lsr #20
 140:	06150530 			; <UNDEFINED> instruction: 0x06150530
 144:	2f050587 	svccs	0x00050587
 148:	0009052f 	andeq	r0, r9, pc, lsr #10
 14c:	13010402 	movwne	r0, #5122	; 0x1402
 150:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 154:	05110104 	ldreq	r0, [r1, #-260]	; 0xfffffefc
 158:	0402000c 	streq	r0, [r2], #-12
 15c:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 160:	0402000a 	streq	r0, [r2], #-10
 164:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 168:	0e054c06 	cdpeq	12, 0, cr4, cr5, cr6, {0}
 16c:	09050106 	stmdbeq	r5, {r1, r2, r8}
 170:	0605054a 	streq	r0, [r5], -sl, asr #10
 174:	01052f2f 	tsteq	r5, pc, lsr #30
 178:	1c051306 	stcne	3, cr1, [r5], {6}
 17c:	01066706 	tsteq	r6, r6, lsl #14
 180:	4b060505 	blmi	18159c <uart_disable+0x1813d0>
 184:	0009052f 	andeq	r0, r9, pc, lsr #10
 188:	13010402 	movwne	r0, #5122	; 0x1402
 18c:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 190:	05110104 	ldreq	r0, [r1, #-260]	; 0xfffffefc
 194:	0402000c 	streq	r0, [r2], #-12
 198:	05010601 	streq	r0, [r1, #-1537]	; 0xfffff9ff
 19c:	0402000a 	streq	r0, [r2], #-10
 1a0:	05052e01 	streq	r2, [r5, #-3585]	; 0xfffff1ff
 1a4:	05674c06 	strbeq	r4, [r7, #-3078]!	; 0xfffff3fa
 1a8:	052f0601 	streq	r0, [pc, #-1537]!	; fffffbaf <uart_disable+0xfffff9e3>
 1ac:	054c0619 	strbeq	r0, [ip, #-1561]	; 0xfffff9e7
 1b0:	2a052e1b 	bcs	14ba24 <uart_disable+0x14b858>
 1b4:	0631052e 	ldrteq	r0, [r1], -lr, lsr #10
 1b8:	2e420501 	cdpcs	5, 4, cr0, cr2, cr1, {0}
 1bc:	31061c05 	tstcc	r6, r5, lsl #24
 1c0:	032f0505 			; <UNDEFINED> instruction: 0x032f0505
 1c4:	0e052e09 	cdpeq	14, 0, cr2, cr5, cr9, {0}
 1c8:	21050106 	tstcs	r5, r6, lsl #2
 1cc:	0301054a 	movweq	r0, #5450	; 0x154a
 1d0:	1a052e0a 	bne	14ba00 <uart_disable+0x14b834>
 1d4:	09056806 	stmdbeq	r5, {r1, r2, fp, sp, lr}
 1d8:	01040200 	mrseq	r0, R12_usr
 1dc:	000a0530 	andeq	r0, sl, r0, lsr r5
 1e0:	11010402 	tstne	r1, r2, lsl #8
 1e4:	02000c05 	andeq	r0, r0, #1280	; 0x500
 1e8:	01060104 	tsteq	r6, r4, lsl #2
 1ec:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 1f0:	052e0104 	streq	r0, [lr, #-260]!	; 0xfffffefc
 1f4:	e8030619 	stmda	r3, {r0, r3, r4, r9, sl}
 1f8:	0505667e 	streq	r6, [r5, #-1662]	; 0xfffff982
 1fc:	672f2f2f 	strvs	r2, [pc, -pc, lsr #30]!
 200:	2f060105 	svccs	0x00060105
 204:	01000402 	tsteq	r0, r2, lsl #8
 208:	Address 0x0000000000000208 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	33747570 	cmncc	r4, #112, 10	; 0x1c000000
   4:	61620032 	cmnvs	r2, r2, lsr r0
   8:	765f6475 			; <UNDEFINED> instruction: 0x765f6475
   c:	73006c61 	movwvc	r6, #3169	; 0xc61
  10:	00746174 	rsbseq	r6, r4, r4, ror r1
  14:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
  18:	6e61635f 	mcrvs	3, 3, r6, cr1, cr15, {2}
  1c:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
  20:	65640063 	strbvs	r0, [r4, #-99]!	; 0xffffff9d
  24:	61625f76 	smcvs	9718	; 0x25f6
  28:	65697272 	strbvs	r7, [r9, #-626]!	; 0xfffffd8e
  2c:	50470072 	subpl	r0, r7, r2, ror r0
  30:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  34:	5f434e55 	svcpl	0x00434e55
  38:	5054554f 	subspl	r5, r4, pc, asr #10
  3c:	61005455 	tstvs	r0, r5, asr r4
  40:	705f7875 	subsvc	r7, pc, r5, ror r8	; <UNPREDICTABLE>
  44:	70697265 	rsbvc	r7, r9, r5, ror #4
  48:	75007368 	strvc	r7, [r0, #-872]	; 0xfffffc98
  4c:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
  50:	61750063 	cmnvs	r5, r3, rrx
  54:	635f7472 	cmpvs	pc, #1912602624	; 0x72000000
  58:	705f6e61 	subsvc	r6, pc, r1, ror #28
  5c:	00637475 	rsbeq	r7, r3, r5, ror r4
  60:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
  64:	72617500 	rsbvc	r7, r1, #0, 10
  68:	78745f74 	ldmdavc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
  6c:	5f73695f 	svcpl	0x0073695f
  70:	74706d65 	ldrbtvc	r6, [r0], #-3429	; 0xfffff29b
  74:	61750079 	cmnvs	r5, r9, ror r0
  78:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
  7c:	0074696e 	rsbseq	r6, r4, lr, ror #18
  80:	4f495047 	svcmi	0x00495047
  84:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  88:	4c415f43 	mcrrmi	15, 4, r5, r1, cr3
  8c:	47003054 	smlsdmi	r0, r4, r0, r3
  90:	5f4f4950 	svcpl	0x004f4950
  94:	434e5546 	movtmi	r5, #58694	; 0xe546
  98:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
  9c:	50470031 	subpl	r0, r7, r1, lsr r0
  a0:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  a4:	5f434e55 	svcpl	0x00434e55
  a8:	32544c41 	subscc	r4, r4, #16640	; 0x4100
  ac:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
  b0:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
  b4:	415f434e 	cmpmi	pc, lr, asr #6
  b8:	0033544c 	eorseq	r5, r3, ip, asr #8
  bc:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  c0:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  c4:	61686320 	cmnvs	r8, r0, lsr #6
  c8:	50470072 	subpl	r0, r7, r2, ror r0
  cc:	465f4f49 	ldrbmi	r4, [pc], -r9, asr #30
  d0:	5f434e55 	svcpl	0x00434e55
  d4:	35544c41 	ldrbcc	r4, [r4, #-3137]	; 0xfffff3bf
  d8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  dc:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
  e0:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
  e4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  e8:	7300746e 	movwvc	r7, #1134	; 0x46e
  ec:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  f0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  f4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  f8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  fc:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	; <UNPREDICTABLE>
 100:	2f656d6f 	svccs	0x00656d6f
 104:	6c676e65 	stclvs	14, cr6, [r7], #-404	; 0xfffffe6c
 108:	632f7265 			; <UNDEFINED> instruction: 0x632f7265
 10c:	7373616c 	cmnvc	r3, #27
 110:	3273632f 	rsbscc	r6, r3, #-1140850688	; 0xbc000000
 114:	786c3034 	stmdavc	ip!, {r2, r4, r5, ip, sp}^
 118:	7332322d 	teqvc	r2, #-805306366	; 0xd0000002
 11c:	6c2f7270 	sfmvs	f7, 4, [pc], #-448	; ffffff64 <uart_disable+0xfffffd98>
 120:	69706269 	ldmdbvs	r0!, {r0, r3, r5, r6, r9, sp, lr}^
 124:	6174732f 	cmnvs	r4, pc, lsr #6
 128:	702d6666 	eorvc	r6, sp, r6, ror #12
 12c:	61766972 	cmnvs	r6, r2, ror r9
 130:	62006574 	andvs	r6, r0, #116, 10	; 0x1d000000
 134:	00647561 	rsbeq	r7, r4, r1, ror #10
 138:	5f787561 	svcpl	0x00787561
 13c:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 140:	0073656c 	rsbseq	r6, r3, ip, ror #10
 144:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 148:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 14c:	6e750063 	cdpvs	0, 7, cr0, cr5, cr3, {3}
 150:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 154:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 158:	4700746e 	strmi	r7, [r0, -lr, ror #8]
 15c:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
 160:	31203939 			; <UNDEFINED> instruction: 0x31203939
 164:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
 168:	30322031 	eorscc	r2, r2, r1, lsr r0
 16c:	38303132 	ldmdacc	r0!, {r1, r4, r5, r8, ip, sp}
 170:	28203432 	stmdacs	r0!, {r1, r4, r5, sl, ip, sp}
 174:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
 178:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 17c:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
 180:	613d7570 	teqvs	sp, r0, ror r5
 184:	31316d72 	teqcc	r1, r2, ror sp
 188:	7a6a3637 	bvc	1a8da6c <uart_disable+0x1a8d8a0>
 18c:	20732d66 	rsbscs	r2, r3, r6, ror #26
 190:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
 194:	613d656e 	teqvs	sp, lr, ror #10
 198:	31316d72 	teqcc	r1, r2, ror sp
 19c:	7a6a3637 	bvc	1a8da80 <uart_disable+0x1a8d8b4>
 1a0:	20732d66 	rsbscs	r2, r3, r6, ror #26
 1a4:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 1a8:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 1ac:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 1b0:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 1b4:	616d2d20 	cmnvs	sp, r0, lsr #26
 1b8:	2d206d72 	stccs	13, cr6, [r0, #-456]!	; 0xfffffe38
 1bc:	6372616d 	cmnvs	r2, #1073741851	; 0x4000001b
 1c0:	72613d68 	rsbvc	r3, r1, #104, 26	; 0x1a00
 1c4:	6b36766d 	blvs	d9db80 <uart_disable+0xd9d9b4>
 1c8:	672d207a 			; <UNDEFINED> instruction: 0x672d207a
 1cc:	20626467 	rsbcs	r6, r2, r7, ror #8
 1d0:	20674f2d 	rsbcs	r4, r7, sp, lsr #30
 1d4:	6474732d 	ldrbtvs	r7, [r4], #-813	; 0xfffffcd3
 1d8:	756e673d 	strbvc	r6, [lr, #-1853]!	; 0xfffff8c3
 1dc:	2d203939 			; <UNDEFINED> instruction: 0x2d203939
 1e0:	65726666 	ldrbvs	r6, [r2, #-1638]!	; 0xfffff99a
 1e4:	61747365 	cmnvs	r4, r5, ror #6
 1e8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 1ec:	6f6c0067 	svcvs	0x006c0067
 1f0:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1f4:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1f8:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 1fc:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 200:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 204:	746e6300 	strbtvc	r6, [lr], #-768	; 0xfffffd00
 208:	6175006c 	cmnvs	r5, ip, rrx
 20c:	645f7472 	ldrbvs	r7, [pc], #-1138	; 214 <.debug_str+0x214>
 210:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 214:	7500656c 	strvc	r6, [r0, #-1388]	; 0xfffffa94
 218:	5f747261 	svcpl	0x00747261
 21c:	5f736168 	svcpl	0x00736168
 220:	61746164 	cmnvs	r4, r4, ror #2
 224:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
 228:	6f6c2067 	svcvs	0x006c2067
 22c:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
 230:	4700746e 	strmi	r7, [r0, -lr, ror #8]
 234:	5f4f4950 	svcpl	0x004f4950
 238:	434e5546 	movtmi	r5, #58694	; 0xe546
 23c:	544c415f 	strbpl	r4, [ip], #-351	; 0xfffffea1
 240:	68630034 	stmdavs	r3!, {r2, r4, r5}^
 244:	73007261 	movwvc	r7, #609	; 0x261
 248:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
 24c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 250:	5f726f00 	svcpl	0x00726f00
 254:	32336e69 	eorscc	r6, r3, #1680	; 0x690
 258:	72637300 	rsbvc	r7, r3, #0, 6
 25c:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
 260:	72617500 	rsbvc	r7, r1, #0, 10
 264:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
 268:	3233746e 	eorscc	r7, r3, #1845493760	; 0x6e000000
 26c:	6c00745f 	cfstrsvs	mvf7, [r0], {95}	; 0x5f
 270:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 274:	00746e69 	rsbseq	r6, r4, r9, ror #28
 278:	74726175 	ldrbtvc	r6, [r2], #-373	; 0xfffffe8b
 27c:	756c665f 	strbvc	r6, [ip, #-1631]!	; 0xfffff9a1
 280:	745f6873 	ldrbvc	r6, [pc], #-2163	; 288 <.debug_str+0x288>
 284:	6e610078 	mcrvs	0, 3, r0, cr1, cr8, {3}
 288:	6e695f64 	cdpvs	15, 6, cr5, cr9, cr4, {3}
 28c:	73003233 	movwvc	r3, #563	; 0x233
 290:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 294:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 298:	75007261 	strvc	r7, [r0, #-609]	; 0xfffffd9f
 29c:	5f747261 	svcpl	0x00747261
 2a0:	63747570 	cmnvs	r4, #112, 10	; 0x1c000000
 2a4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 2a8:	55465f4f 	strbpl	r5, [r6, #-3919]	; 0xfffff0b1
 2ac:	495f434e 	ldmdbmi	pc, {r1, r2, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 2b0:	5455504e 	ldrbpl	r5, [r5], #-78	; 0xffffffb2
 2b4:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 2b8:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
 2bc:	75665f74 	strbvc	r5, [r6, #-3956]!	; 0xfffff08c
 2c0:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
 2c4:	67006e6f 	strvs	r6, [r0, -pc, ror #28]
 2c8:	32337465 	eorscc	r7, r3, #1694498816	; 0x65000000
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <uart_disable+0xfffffd04>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000018 	andeq	r0, r0, r8, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	00000020 	andeq	r0, r0, r0, lsr #32
  3c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  40:	86038504 	strhi	r8, [r3], -r4, lsl #10
  44:	00018e02 	andeq	r8, r1, r2, lsl #28
  48:	00000014 	andeq	r0, r0, r4, lsl r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	00000040 	andeq	r0, r0, r0, asr #32
  54:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  58:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	00000014 	andeq	r0, r0, r4, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  6c:	00000018 	andeq	r0, r0, r8, lsl r0
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	00018e02 	andeq	r8, r1, r2, lsl #28
  78:	00000014 	andeq	r0, r0, r4, lsl r0
  7c:	00000000 	andeq	r0, r0, r0
  80:	00000108 	andeq	r0, r0, r8, lsl #2
  84:	00000020 	andeq	r0, r0, r0, lsr #32
  88:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  8c:	00018e02 	andeq	r8, r1, r2, lsl #28
  90:	00000014 	andeq	r0, r0, r4, lsl r0
  94:	00000000 	andeq	r0, r0, r0
  98:	00000128 	andeq	r0, r0, r8, lsr #2
  9c:	00000030 	andeq	r0, r0, r0, lsr r0
  a0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  a4:	00018e02 	andeq	r8, r1, r2, lsl #28
  a8:	00000014 	andeq	r0, r0, r4, lsl r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	00000158 	andeq	r0, r0, r8, asr r1
  b4:	00000030 	andeq	r0, r0, r0, lsr r0
  b8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  bc:	00018e02 	andeq	r8, r1, r2, lsl #28
  c0:	00000014 	andeq	r0, r0, r4, lsl r0
  c4:	00000000 	andeq	r0, r0, r0
  c8:	00000188 	andeq	r0, r0, r8, lsl #3
  cc:	00000010 	andeq	r0, r0, r0, lsl r0
  d0:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  d4:	00018e02 	andeq	r8, r1, r2, lsl #28
  d8:	00000014 	andeq	r0, r0, r4, lsl r0
  dc:	00000000 	andeq	r0, r0, r0
  e0:	00000198 	muleq	r0, r8, r1
  e4:	00000020 	andeq	r0, r0, r0, lsr #32
  e8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  ec:	00018e02 	andeq	r8, r1, r2, lsl #28
  f0:	00000014 	andeq	r0, r0, r4, lsl r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
  fc:	00000014 	andeq	r0, r0, r4, lsl r0
 100:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 104:	00018e02 	andeq	r8, r1, r2, lsl #28
 108:	00000014 	andeq	r0, r0, r4, lsl r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	000001cc 	andeq	r0, r0, ip, asr #3
 114:	00000024 	andeq	r0, r0, r4, lsr #32
 118:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
 11c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <uart_disable+0x12cd660>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <uart_disable+0x46264>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


gpio-pud.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <gpio_set_pud>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e24dd008 	sub	sp, sp, #8, 0
   8:	e350001f 	cmp	r0, #31, 0
   c:	8a000007 	bhi	30 <gpio_set_pud+0x30>
  10:	e1a05000 	mov	r5, r0
  14:	e1a04001 	mov	r4, r1
  18:	e3510003 	cmp	r1, #3, 0
  1c:	8a00000c 	bhi	54 <gpio_set_pud+0x54>
  20:	e3510002 	cmp	r1, #2, 0
  24:	9a000013 	bls	78 <gpio_set_pud+0x78>
  28:	e28dd008 	add	sp, sp, #8, 0
  2c:	e8bd8070 	pop	{r4, r5, r6, pc}
  30:	ebfffffe 	bl	0 <rpi_reset_putc>
  34:	e59f30a4 	ldr	r3, [pc, #164]	; e0 <gpio_set_pud+0xe0>
  38:	e58d3000 	str	r3, [sp]
  3c:	e3a03012 	mov	r3, #18, 0
  40:	e59f209c 	ldr	r2, [pc, #156]	; e4 <gpio_set_pud+0xe4>
  44:	e59f109c 	ldr	r1, [pc, #156]	; e8 <gpio_set_pud+0xe8>
  48:	e59f009c 	ldr	r0, [pc, #156]	; ec <gpio_set_pud+0xec>
  4c:	ebfffffe 	bl	0 <printk>
  50:	ebfffffe 	bl	0 <clean_reboot>
  54:	ebfffffe 	bl	0 <rpi_reset_putc>
  58:	e59f3090 	ldr	r3, [pc, #144]	; f0 <gpio_set_pud+0xf0>
  5c:	e58d3000 	str	r3, [sp]
  60:	e3a03013 	mov	r3, #19, 0
  64:	e59f2078 	ldr	r2, [pc, #120]	; e4 <gpio_set_pud+0xe4>
  68:	e59f1078 	ldr	r1, [pc, #120]	; e8 <gpio_set_pud+0xe8>
  6c:	e59f0080 	ldr	r0, [pc, #128]	; f4 <gpio_set_pud+0xf4>
  70:	ebfffffe 	bl	0 <printk>
  74:	ebfffffe 	bl	0 <clean_reboot>
  78:	ebfffffe 	bl	0 <dev_barrier>
  7c:	e59f6074 	ldr	r6, [pc, #116]	; f8 <gpio_set_pud+0xf8>
  80:	e1a01004 	mov	r1, r4
  84:	e1a00006 	mov	r0, r6
  88:	ebfffffe 	bl	0 <PUT32>
  8c:	e3a00096 	mov	r0, #150, 0	; 0x96
  90:	ebfffffe 	bl	0 <delay_us>
  94:	e59f4060 	ldr	r4, [pc, #96]	; fc <gpio_set_pud+0xfc>
  98:	e3a01001 	mov	r1, #1, 0
  9c:	e1a01511 	lsl	r1, r1, r5
  a0:	e1a00004 	mov	r0, r4
  a4:	ebfffffe 	bl	0 <PUT32>
  a8:	e3a00096 	mov	r0, #150, 0	; 0x96
  ac:	ebfffffe 	bl	0 <delay_us>
  b0:	e3a01000 	mov	r1, #0, 0
  b4:	e1a00006 	mov	r0, r6
  b8:	ebfffffe 	bl	0 <PUT32>
  bc:	e3a00096 	mov	r0, #150, 0	; 0x96
  c0:	ebfffffe 	bl	0 <delay_us>
  c4:	e3a01000 	mov	r1, #0, 0
  c8:	e1a00004 	mov	r0, r4
  cc:	ebfffffe 	bl	0 <PUT32>
  d0:	e3a00096 	mov	r0, #150, 0	; 0x96
  d4:	ebfffffe 	bl	0 <delay_us>
  d8:	ebfffffe 	bl	0 <dev_barrier>
  dc:	eaffffd1 	b	28 <gpio_set_pud+0x28>
  e0:	00000038 	andeq	r0, r0, r8, lsr r0
	...
  ec:	0000000c 	andeq	r0, r0, ip
  f0:	00000070 	andeq	r0, r0, r0, ror r0
  f4:	00000044 	andeq	r0, r0, r4, asr #32
  f8:	20200094 	mlacs	r0, r4, r0, r0
  fc:	20200098 	mlacs	r0, r8, r0, r0

00000100 <gpio_set_pullup>:
 100:	e92d4010 	push	{r4, lr}
 104:	e3a01002 	mov	r1, #2, 0
 108:	ebfffffe 	bl	0 <gpio_set_pud>
 10c:	e8bd8010 	pop	{r4, pc}

00000110 <gpio_set_pulldown>:
 110:	e92d4010 	push	{r4, lr}
 114:	e3a01001 	mov	r1, #1, 0
 118:	ebfffffe 	bl	0 <gpio_set_pud>
 11c:	e8bd8010 	pop	{r4, pc}

00000120 <gpio_pud_off>:
 120:	e92d4010 	push	{r4, lr}
 124:	e3a01000 	mov	r1, #0, 0
 128:	ebfffffe 	bl	0 <gpio_set_pud>
 12c:	e8bd8010 	pop	{r4, pc}

00000130 <gpio_get_pud>:
 130:	e92d4010 	push	{r4, lr}
 134:	e59f0008 	ldr	r0, [pc, #8]	; 144 <gpio_get_pud+0x14>
 138:	ebfffffe 	bl	0 <GET32>
 13c:	e2000003 	and	r0, r0, #3, 0
 140:	e8bd8010 	pop	{r4, pc}
 144:	20200094 	mlacs	r0, r4, r0, r0

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	6475702d 	ldrbtvs	r7, [r5], #-45	; 0xffffffd3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	4f525245 	svcmi	0x00525245
  10:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  14:	3a73253a 	bcc	1cc9504 <gpio_get_pud+0x1cc93d4>
  18:	203a6425 	eorscs	r6, sl, r5, lsr #8
  1c:	534c4146 	movtpl	r4, #49478	; 0xc146
  20:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  24:	3a293e73 	bcc	a4f9f8 <gpio_get_pud+0xa4f8c8>
  28:	6e697020 	cdpvs	0, 6, cr7, cr9, cr0, {1}
  2c:	6f6f7420 	svcvs	0x006f7420
  30:	72616c20 	rsbvc	r6, r1, #32, 24	; 0x2000
  34:	000a6567 	andeq	r6, sl, r7, ror #10
  38:	206e6970 	rsbcs	r6, lr, r0, ror r9
  3c:	3233203c 	eorscc	r2, r3, #60, 0	; 0x3c
  40:	00000000 	andeq	r0, r0, r0
  44:	4f525245 	svcmi	0x00525245
  48:	73253a52 			; <UNDEFINED> instruction: 0x73253a52
  4c:	3a73253a 	bcc	1cc953c <gpio_get_pud+0x1cc940c>
  50:	203a6425 	eorscs	r6, sl, r5, lsr #8
  54:	534c4146 	movtpl	r4, #49478	; 0xc146
  58:	253c2845 	ldrcs	r2, [ip, #-2117]!	; 0xfffff7bb
  5c:	3a293e73 	bcc	a4fa30 <gpio_get_pud+0xa4f900>
  60:	64757020 	ldrbtvs	r7, [r5], #-32	; 0xffffffe0
  64:	6f6f7420 	svcvs	0x006f7420
  68:	72616c20 	rsbvc	r6, r1, #32, 24	; 0x2000
  6c:	000a6567 	andeq	r6, sl, r7, ror #10
  70:	20647570 	rsbcs	r7, r4, r0, ror r5
  74:	0034203c 	eorseq	r2, r4, ip, lsr r0

Disassembly of section .rodata:

00000000 <__FUNCTION__.0>:
   0:	6f697067 	svcvs	0x00697067
   4:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
   8:	6475705f 	ldrbtvs	r7, [r5], #-95	; 0xffffffa1
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	000003a6 	andeq	r0, r0, r6, lsr #7
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	000000bd 	strheq	r0, [r0], -sp
  10:	0001670c 	andeq	r6, r1, ip, lsl #14
  14:	00005c00 	andeq	r5, r0, r0, lsl #24
  18:	00000000 	andeq	r0, r0, r0
  1c:	00014800 	andeq	r4, r1, r0, lsl #16
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	b0070403 	andlt	r0, r7, r3, lsl #8
  30:	03000000 	movweq	r0, #0
  34:	01e50601 	mvneq	r0, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	0001c505 	andeq	ip, r1, r5, lsl #10
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000001dc 	ldrdeq	r0, [r0], -ip
  48:	b2050803 	andlt	r0, r5, #196608	; 0x30000
  4c:	03000001 	movweq	r0, #1
  50:	001f0801 	andseq	r0, pc, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00004907 	andeq	r4, r0, r7, lsl #18
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000037 	andeq	r0, r0, r7, lsr r0
  64:	50070803 	andpl	r0, r7, r3, lsl #16
  68:	03000001 	movweq	r0, #1
  6c:	01c00801 	biceq	r0, r0, r1, lsl #16
  70:	6b040000 	blvs	100078 <gpio_get_pud+0xfff48>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	0000018c 	andeq	r0, r0, ip, lsl #3
  7c:	2c110501 	cfldr32cs	mvfx0, [r1], {1}
  80:	05000000 	streq	r0, [r0, #-0]
  84:	0000002d 	andeq	r0, r0, sp, lsr #32
  88:	2c110601 	ldccs	6, cr0, [r1], {1}
  8c:	06000000 	streq	r0, [r0], -r0
  90:	00000172 	andeq	r0, r0, r2, ror r1
  94:	25053801 	strcs	r3, [r5, #-2049]	; 0xfffff7ff
  98:	30000000 	andcc	r0, r0, r0
  9c:	18000001 	stmdane	r0, {r0}
  a0:	01000000 	mrseq	r0, (UNDEF: 0)
  a4:	0000d19c 	muleq	r0, ip, r1
  a8:	69700700 	ldmdbvs	r0!, {r8, r9, sl}^
  ac:	3801006e 	stmdacc	r1, {r1, r2, r3, r5, r6}
  b0:	00002c1b 	andeq	r2, r0, fp, lsl ip
  b4:	00000400 	andeq	r0, r0, r0, lsl #8
  b8:	00000000 	andeq	r0, r0, r0
  bc:	013c0800 	teqeq	ip, r0, lsl #16
  c0:	03550000 	cmpeq	r5, #0, 0
  c4:	01090000 	mrseq	r0, (UNDEF: 9)
  c8:	940c0550 	strls	r0, [ip], #-1360	; 0xfffffab0
  cc:	00202000 	eoreq	r2, r0, r0
  d0:	000c0a00 	andeq	r0, ip, r0, lsl #20
  d4:	36010000 	strcc	r0, [r1], -r0
  d8:	00012006 	andeq	r2, r1, r6
  dc:	00001000 	andeq	r1, r0, r0
  e0:	129c0100 	addsne	r0, ip, #0
  e4:	07000001 	streq	r0, [r0, -r1]
  e8:	006e6970 	rsbeq	r6, lr, r0, ror r9
  ec:	2c1c3601 	ldccs	6, cr3, [ip], {1}
  f0:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
  f4:	25000000 	strcs	r0, [r0, #-0]
  f8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
  fc:	0000012c 	andeq	r0, r0, ip, lsr #2
 100:	00000194 	muleq	r0, r4, r1
 104:	03500109 	cmpeq	r0, #1073741826	; 0x40000002
 108:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
 10c:	30015101 	andcc	r5, r1, r1, lsl #2
 110:	910a0000 	mrsls	r0, (UNDEF: 10)
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	01100635 	tsteq	r0, r5, lsr r6
 11c:	00100000 	andseq	r0, r0, r0
 120:	9c010000 	stcls	0, cr0, [r1], {-0}
 124:	00000153 	andeq	r0, r0, r3, asr r1
 128:	6e697007 	cdpvs	0, 6, cr7, cr9, cr7, {0}
 12c:	21350100 	teqcs	r5, r0, lsl #2
 130:	0000002c 	andeq	r0, r0, ip, lsr #32
 134:	0000004e 	andeq	r0, r0, lr, asr #32
 138:	0000004a 	andeq	r0, r0, sl, asr #32
 13c:	00011c08 	andeq	r1, r1, r8, lsl #24
 140:	00019400 	andeq	r9, r1, r0, lsl #8
 144:	50010900 	andpl	r0, r1, r0, lsl #18
 148:	5001f303 	andpl	pc, r1, r3, lsl #6
 14c:	01510109 	cmpeq	r1, r9, lsl #2
 150:	0a000031 	beq	21c <.debug_info+0x21c>
 154:	00000195 	muleq	r0, r5, r1
 158:	00063401 	andeq	r3, r6, r1, lsl #8
 15c:	10000001 	andne	r0, r0, r1
 160:	01000000 	mrseq	r0, (UNDEF: 0)
 164:	0001949c 	muleq	r1, ip, r4
 168:	69700700 	ldmdbvs	r0!, {r8, r9, sl}^
 16c:	3401006e 	strcc	r0, [r1], #-110	; 0xffffff92
 170:	00002c1f 	andeq	r2, r0, pc, lsl ip
 174:	00007300 	andeq	r7, r0, r0, lsl #6
 178:	00006f00 	andeq	r6, r0, r0, lsl #30
 17c:	010c0800 	tsteq	ip, r0, lsl #16
 180:	01940000 	orrseq	r0, r4, r0
 184:	01090000 	mrseq	r0, (UNDEF: 9)
 188:	01f30350 	mvnseq	r0, r0, asr r3
 18c:	51010950 	tstpl	r1, r0, asr r9
 190:	00003201 	andeq	r3, r0, r1, lsl #4
 194:	00017f0a 	andeq	r7, r1, sl, lsl #30
 198:	06110100 	ldreq	r0, [r1], -r0, lsl #2
 19c:	00000000 	andeq	r0, r0, r0
 1a0:	00000100 	andeq	r0, r0, r0, lsl #2
 1a4:	03409c01 	movteq	r9, #3073	; 0xc01
 1a8:	70070000 	andvc	r0, r7, r0
 1ac:	01006e69 	tsteq	r0, r9, ror #28
 1b0:	002c1c11 	eoreq	r1, ip, r1, lsl ip
 1b4:	00a40000 	adceq	r0, r4, r0
 1b8:	00940000 	addseq	r0, r4, r0
 1bc:	70070000 	andvc	r0, r7, r0
 1c0:	01006475 	tsteq	r0, r5, ror r4
 1c4:	002c2a11 	eoreq	r2, ip, r1, lsl sl
 1c8:	01190000 	tsteq	r9, r0
 1cc:	01070000 	mrseq	r0, (UNDEF: 7)
 1d0:	a30b0000 	movwge	r0, #45056	; 0xb000
 1d4:	50000000 	andpl	r0, r0, r0
 1d8:	05000003 	streq	r0, [r0, #-3]
 1dc:	00000003 	andeq	r0, r0, r3
 1e0:	00340c00 	eorseq	r0, r4, r0, lsl #24
 1e4:	03610000 	cmneq	r1, #0, 0
 1e8:	500d0000 	andpl	r0, sp, r0
 1ec:	6d000000 	stcvs	0, cr0, [r0, #-0]
 1f0:	22000003 	andcs	r0, r0, #3, 0
 1f4:	09000002 	stmdbeq	r0, {r1}
 1f8:	03055001 	movweq	r5, #20481	; 0x5001
 1fc:	0000000c 	andeq	r0, r0, ip
 200:	05510109 	ldrbeq	r0, [r1, #-265]	; 0xfffffef7
 204:	00000003 	andeq	r0, r0, r3
 208:	52010900 	andpl	r0, r1, #0, 18
 20c:	00000305 	andeq	r0, r0, r5, lsl #6
 210:	01090000 	mrseq	r0, (UNDEF: 9)
 214:	09420153 	stmdbeq	r2, {r0, r1, r4, r6, r8}^
 218:	05007d02 	streq	r7, [r0, #-3330]	; 0xfffff2fe
 21c:	00003803 	andeq	r3, r0, r3, lsl #16
 220:	540c0000 	strpl	r0, [ip], #-0
 224:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
 228:	0c000003 	stceq	0, cr0, [r0], {3}
 22c:	00000058 	andeq	r0, r0, r8, asr r0
 230:	00000361 	andeq	r0, r0, r1, ror #6
 234:	0000740d 	andeq	r7, r0, sp, lsl #8
 238:	00036d00 	andeq	r6, r3, r0, lsl #26
 23c:	00026c00 	andeq	r6, r2, r0, lsl #24
 240:	50010900 	andpl	r0, r1, r0, lsl #18
 244:	00440305 	subeq	r0, r4, r5, lsl #6
 248:	01090000 	mrseq	r0, (UNDEF: 9)
 24c:	00030551 	andeq	r0, r3, r1, asr r5
 250:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
 254:	03055201 	movweq	r5, #20993	; 0x5201
 258:	00000000 	andeq	r0, r0, r0
 25c:	01530109 	cmpeq	r3, r9, lsl #2
 260:	7d020943 	vstrvc.16	s0, [r2, #-134]	; 0xffffff7a	; <UNPREDICTABLE>
 264:	70030500 	andvc	r0, r3, r0, lsl #10
 268:	00000000 	andeq	r0, r0, r0
 26c:	0000780c 	andeq	r7, r0, ip, lsl #16
 270:	00037900 	andeq	r7, r3, r0, lsl #18
 274:	007c0c00 	rsbseq	r0, ip, r0, lsl #24
 278:	03850000 	orreq	r0, r5, #0, 0
 27c:	8c0d0000 	stchi	0, cr0, [sp], {-0}
 280:	91000000 	mrsls	r0, (UNDEF: 0)
 284:	98000003 	stmdals	r0, {r0, r1}
 288:	09000002 	stmdbeq	r0, {r1}
 28c:	76025001 	strvc	r5, [r2], -r1
 290:	51010900 	tstpl	r1, r0, lsl #18
 294:	00007402 	andeq	r7, r0, r2, lsl #8
 298:	0000940d 	andeq	r9, r0, sp, lsl #8
 29c:	00039d00 	andeq	r9, r3, r0, lsl #26
 2a0:	0002ac00 	andeq	sl, r2, r0, lsl #24
 2a4:	50010900 	andpl	r0, r1, r0, lsl #18
 2a8:	00960802 	addseq	r0, r6, r2, lsl #16
 2ac:	0000a80d 	andeq	sl, r0, sp, lsl #16
 2b0:	00039100 	andeq	r9, r3, r0, lsl #2
 2b4:	0002c800 	andeq	ip, r2, r0, lsl #16
 2b8:	50010900 	andpl	r0, r1, r0, lsl #18
 2bc:	09007402 	stmdbeq	r0, {r1, sl, ip, sp, lr}
 2c0:	31045101 	tstcc	r4, r1, lsl #2
 2c4:	00240075 	eoreq	r0, r4, r5, ror r0
 2c8:	0000b00d 	andeq	fp, r0, sp
 2cc:	00039d00 	andeq	r9, r3, r0, lsl #26
 2d0:	0002dc00 	andeq	sp, r2, r0, lsl #24
 2d4:	50010900 	andpl	r0, r1, r0, lsl #18
 2d8:	00960802 	addseq	r0, r6, r2, lsl #16
 2dc:	0000bc0d 	andeq	fp, r0, sp, lsl #24
 2e0:	00039100 	andeq	r9, r3, r0, lsl #2
 2e4:	0002f500 	andeq	pc, r2, r0, lsl #10
 2e8:	50010900 	andpl	r0, r1, r0, lsl #18
 2ec:	09007602 	stmdbeq	r0, {r1, r9, sl, ip, sp, lr}
 2f0:	30015101 	andcc	r5, r1, r1, lsl #2
 2f4:	00c40d00 	sbceq	r0, r4, r0, lsl #26
 2f8:	039d0000 	orrseq	r0, sp, #0, 0
 2fc:	03090000 	movweq	r0, #36864	; 0x9000
 300:	01090000 	mrseq	r0, (UNDEF: 9)
 304:	96080250 			; <UNDEFINED> instruction: 0x96080250
 308:	00d00d00 	sbcseq	r0, r0, r0, lsl #26
 30c:	03910000 	orrseq	r0, r1, #0, 0
 310:	03220000 			; <UNDEFINED> instruction: 0x03220000
 314:	01090000 	mrseq	r0, (UNDEF: 9)
 318:	00740250 	rsbseq	r0, r4, r0, asr r2
 31c:	01510109 	cmpeq	r1, r9, lsl #2
 320:	d80d0030 	stmdale	sp, {r4, r5}
 324:	9d000000 	stcls	0, cr0, [r0, #-0]
 328:	36000003 	strcc	r0, [r0], -r3
 32c:	09000003 	stmdbeq	r0, {r0, r1}
 330:	08025001 	stmdaeq	r2, {r0, ip, lr}
 334:	dc0c0096 	stcle	0, cr0, [ip], {150}	; 0x96
 338:	85000000 	strhi	r0, [r0, #-0]
 33c:	00000003 	andeq	r0, r0, r3
 340:	0000720e 	andeq	r7, r0, lr, lsl #4
 344:	00035000 	andeq	r5, r3, r0
 348:	002c0f00 	eoreq	r0, ip, r0, lsl #30
 34c:	000c0000 	andeq	r0, ip, r0
 350:	00034004 	andeq	r4, r3, r4
 354:	00191000 	andseq	r1, r9, r0
 358:	00190000 	andseq	r0, r9, r0
 35c:	c7020000 	strgt	r0, [r2, -r0]
 360:	01f1100a 	mvnseq	r1, sl
 364:	01f10000 	mvnseq	r0, r0
 368:	1d020000 	stcne	0, cr0, [r2, #-0]
 36c:	01cf1006 	biceq	r1, pc, r6
 370:	01cf0000 	biceq	r0, pc, r0
 374:	28020000 	stmdacs	r2, {}	; <UNPREDICTABLE>
 378:	01a51006 			; <UNDEFINED> instruction: 0x01a51006
 37c:	01a50000 			; <UNDEFINED> instruction: 0x01a50000
 380:	6e020000 	cdpvs	0, 0, cr0, cr2, cr0, {0}
 384:	00001006 	andeq	r1, r0, r6
 388:	00000000 	andeq	r0, r0, r0
 38c:	a1020000 	mrsge	r0, (UNDEF: 2)
 390:	01d61006 	bicseq	r1, r6, r6
 394:	01d60000 	bicseq	r0, r6, r0
 398:	b2020000 	andlt	r0, r2, #0, 0
 39c:	02001006 	andeq	r1, r0, #6, 0
 3a0:	02000000 	andeq	r0, r0, #0, 0
 3a4:	56020000 	strpl	r0, [r2], -r0
 3a8:	Address 0x00000000000003a8 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_get_pud+0x2bff7c>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	03003405 	movweq	r3, #1029	; 0x405
  34:	3b0b3a0e 	blcc	2ce874 <gpio_get_pud+0x2ce744>
  38:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  44:	0b3a0e03 	bleq	e83858 <gpio_get_pud+0xe83728>
  48:	0b390b3b 	bleq	e42d3c <gpio_get_pud+0xe42c0c>
  4c:	13491927 	movtne	r1, #39207	; 0x9927
  50:	06120111 			; <UNDEFINED> instruction: 0x06120111
  54:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  58:	00130119 	andseq	r0, r3, r9, lsl r1
  5c:	00050700 	andeq	r0, r5, r0, lsl #14
  60:	0b3a0803 	bleq	e82074 <gpio_get_pud+0xe81f44>
  64:	0b390b3b 	bleq	e42d58 <gpio_get_pud+0xe42c28>
  68:	17021349 	strne	r1, [r2, -r9, asr #6]
  6c:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  70:	82890800 	addhi	r0, r9, #0, 16
  74:	01110101 	tsteq	r1, r1, lsl #2
  78:	00001331 	andeq	r1, r0, r1, lsr r3
  7c:	01828a09 	orreq	r8, r2, r9, lsl #20
  80:	91180200 	tstls	r8, r0, lsl #4
  84:	00001842 	andeq	r1, r0, r2, asr #16
  88:	3f012e0a 	svccc	0x00012e0a
  8c:	3a0e0319 	bcc	380cf8 <gpio_get_pud+0x380bc8>
  90:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  94:	1119270b 	tstne	r9, fp, lsl #14
  98:	40061201 	andmi	r1, r6, r1, lsl #4
  9c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
  a0:	00001301 	andeq	r1, r0, r1, lsl #6
  a4:	0300340b 	movweq	r3, #1035	; 0x40b
  a8:	3413490e 	ldrcc	r4, [r3], #-2318	; 0xfffff6f2
  ac:	00180219 	andseq	r0, r8, r9, lsl r2
  b0:	82890c00 	addhi	r0, r9, #0, 24
  b4:	01110001 	tsteq	r1, r1
  b8:	00001331 	andeq	r1, r0, r1, lsr r3
  bc:	0182890d 	orreq	r8, r2, sp, lsl #18
  c0:	31011101 	tstcc	r1, r1, lsl #2
  c4:	00130113 	andseq	r0, r3, r3, lsl r1
  c8:	01010e00 	tsteq	r1, r0, lsl #28
  cc:	13011349 	movwne	r1, #4937	; 0x1349
  d0:	210f0000 	mrscs	r0, CPSR
  d4:	2f134900 	svccs	0x00134900
  d8:	1000000b 	andne	r0, r0, fp
  dc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  e0:	0e6e193c 			; <UNDEFINED> instruction: 0x0e6e193c
  e4:	0b3a0e03 	bleq	e838f8 <gpio_get_pud+0xe837c8>
  e8:	0b390b3b 	bleq	e42ddc <gpio_get_pud+0xe42cac>
  ec:	Address 0x00000000000000ec is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000130 	andeq	r0, r0, r0, lsr r1
   8:	00000138 	andeq	r0, r0, r8, lsr r1
   c:	38500001 	ldmdacc	r0, {r0}^
  10:	48000001 	stmdami	r0, {r0}
  14:	04000001 	streq	r0, [r0], #-1
  18:	5001f300 	andpl	pc, r1, r0, lsl #6
  1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
  28:	00012000 	andeq	r2, r1, r0
  2c:	00012b00 	andeq	r2, r1, r0, lsl #22
  30:	50000100 	andpl	r0, r0, r0, lsl #2
  34:	0000012b 	andeq	r0, r0, fp, lsr #2
  38:	00000130 	andeq	r0, r0, r0, lsr r1
  3c:	01f30004 	mvnseq	r0, r4
  40:	00009f50 	andeq	r9, r0, r0, asr pc
	...
  4c:	01100000 	tsteq	r0, r0
  50:	011b0000 	tsteq	fp, r0
  54:	00010000 	andeq	r0, r1, r0
  58:	00011b50 	andeq	r1, r1, r0, asr fp
  5c:	00012000 	andeq	r2, r1, r0
  60:	f3000400 	vshl.u8	d0, d0, d0
  64:	009f5001 	addseq	r5, pc, r1
	...
  74:	0b000001 	bleq	80 <.debug_loc+0x80>
  78:	01000001 	tsteq	r0, r1
  7c:	010b5000 	mrseq	r5, (UNDEF: 11)
  80:	01100000 	tsteq	r0, r0
  84:	00040000 	andeq	r0, r4, r0
  88:	9f5001f3 	svcls	0x005001f3
	...
  a8:	00000028 	andeq	r0, r0, r8, lsr #32
  ac:	28500001 	ldmdacs	r0, {r0}^
  b0:	30000000 	andcc	r0, r0, r0
  b4:	01000000 	mrseq	r0, (UNDEF: 0)
  b8:	00305500 	eorseq	r5, r0, r0, lsl #10
  bc:	00330000 	eorseq	r0, r3, r0
  c0:	00010000 	andeq	r0, r1, r0
  c4:	00003350 	andeq	r3, r0, r0, asr r3
  c8:	00005400 	andeq	r5, r0, r0, lsl #8
  cc:	f3000400 	vshl.u8	d0, d0, d0
  d0:	549f5001 	ldrpl	r5, [pc], #1	; d8 <.debug_loc+0xd8>
  d4:	57000000 	strpl	r0, [r0, -r0]
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	00575000 	subseq	r5, r7, r0
  e0:	00780000 	rsbseq	r0, r8, r0
  e4:	00010000 	andeq	r0, r1, r0
  e8:	00007855 	andeq	r7, r0, r5, asr r8
  ec:	00007b00 	andeq	r7, r0, r0, lsl #22
  f0:	50000100 	andpl	r0, r0, r0, lsl #2
  f4:	0000007b 	andeq	r0, r0, fp, ror r0
  f8:	00000100 	andeq	r0, r0, r0, lsl #2
  fc:	00550001 	subseq	r0, r5, r1
	...
 11c:	00002800 	andeq	r2, r0, r0, lsl #16
 120:	51000100 	mrspl	r0, (UNDEF: 16)
 124:	00000028 	andeq	r0, r0, r8, lsr #32
 128:	00000030 	andeq	r0, r0, r0, lsr r0
 12c:	01f30004 	mvnseq	r0, r4
 130:	00309f51 	eorseq	r9, r0, r1, asr pc
 134:	00330000 	eorseq	r0, r3, r0
 138:	00010000 	andeq	r0, r1, r0
 13c:	00003351 	andeq	r3, r0, r1, asr r3
 140:	00005400 	andeq	r5, r0, r0, lsl #8
 144:	f3000400 	vshl.u8	d0, d0, d0
 148:	549f5101 	ldrpl	r5, [pc], #257	; 150 <.debug_loc+0x150>
 14c:	57000000 	strpl	r0, [r0, -r0]
 150:	01000000 	mrseq	r0, (UNDEF: 0)
 154:	00575100 	subseq	r5, r7, r0, lsl #2
 158:	00780000 	rsbseq	r0, r8, r0
 15c:	00010000 	andeq	r0, r1, r0
 160:	00007854 	andeq	r7, r0, r4, asr r8
 164:	00007b00 	andeq	r7, r0, r0, lsl #22
 168:	51000100 	mrspl	r0, (UNDEF: 16)
 16c:	0000007b 	andeq	r0, r0, fp, ror r0
 170:	00000098 	muleq	r0, r8, r0
 174:	98540001 	ldmdals	r4, {r0}^
 178:	00000000 	andeq	r0, r0, r0
 17c:	04000001 	streq	r0, [r0], #-1
 180:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
 184:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
 188:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	00000148 	andeq	r0, r0, r8, asr #2
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   4:	005a0003 	subseq	r0, sl, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  34:	32322d78 	eorscc	r2, r2, #120, 26	; 0x1e00
  38:	2f727073 	svccs	0x00727073
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	6f697067 	svcvs	0x00697067
  50:	6475702d 	ldrbtvs	r7, [r5], #-45	; 0xffffffd3
  54:	0000632e 	andeq	r6, r0, lr, lsr #6
  58:	70720000 	rsbsvc	r0, r2, r0
  5c:	00682e69 	rsbeq	r2, r8, r9, ror #28
  60:	00000001 	andeq	r0, r0, r1
  64:	05002f05 	streq	r2, [r0, #-3845]	; 0xfffff0fb
  68:	00000002 	andeq	r0, r0, r2
  6c:	01100300 	tsteq	r0, r0, lsl #6
  70:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  74:	00014b06 	andeq	r4, r1, r6, lsl #22
  78:	82020402 	andhi	r0, r2, #33554432	; 0x2000000
  7c:	02040200 	andeq	r0, r4, #0, 4
  80:	04020013 	streq	r0, [r2], #-19	; 0xffffffed
  84:	144a0102 	strbne	r0, [sl], #-258	; 0xfffffefe
  88:	06070514 			; <UNDEFINED> instruction: 0x06070514
  8c:	03010501 	movweq	r0, #5377	; 0x1501
  90:	05054a1b 	streq	r4, [r5, #-2587]	; 0xfffff5e5
  94:	01040200 	mrseq	r0, R12_usr
  98:	4a600306 	bmi	1800cb8 <gpio_get_pud+0x1800b88>
  9c:	01040200 	mrseq	r0, R12_usr
  a0:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
  a4:	0200d601 	andeq	sp, r0, #1048576	; 0x100000
  a8:	002f0104 	eoreq	r0, pc, r4, lsl #2
  ac:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
  b0:	01040200 	mrseq	r0, R12_usr
  b4:	843135d6 	ldrthi	r3, [r1], #-1494	; 0xfffffa2a
  b8:	062e064e 	strteq	r0, [lr], -lr, asr #12
  bc:	4e674e84 	cdpmi	14, 6, cr4, cr7, cr4, {4}
  c0:	24054c67 	strcs	r4, [r5], #-3175	; 0xfffff399
  c4:	01063f08 	tsteq	r6, r8, lsl #30
  c8:	2e062605 	cfmadd32cs	mvax0, mvfx2, mvfx6, mvfx5
  cc:	4a063f05 	bmi	18fce8 <gpio_get_pud+0x18fbb8>
  d0:	2f062605 	svccs	0x00062605
  d4:	28050106 	stmdacs	r5, {r1, r2, r8}
  d8:	41052e06 	tstmi	r5, r6, lsl #28
  dc:	21054a06 	tstcs	r5, r6, lsl #20
  e0:	01062f06 	tsteq	r6, r6, lsl #30
  e4:	2e062305 	cdpcs	3, 0, cr2, cr6, cr5, {0}
  e8:	4a063c05 	bmi	18f104 <gpio_get_pud+0x18efd4>
  ec:	30062005 	andcc	r2, r6, r5
  f0:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
  f4:	0d052f06 	stceq	15, cr2, [r5, #-24]	; 0xffffffe8
  f8:	052e0106 	streq	r0, [lr, #-262]!	; 0xfffffefa
  fc:	06022f01 	streq	r2, [r2], -r1, lsl #30
 100:	Address 0x0000000000000100 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f766564 	svcpl	0x00766564
   4:	72726162 	rsbsvc	r6, r2, #-2147483624	; 0x80000018
   8:	00726569 	rsbseq	r6, r2, r9, ror #10
   c:	6f697067 	svcvs	0x00697067
  10:	6475705f 	ldrbtvs	r7, [r5], #-95	; 0xffffffa1
  14:	66666f5f 	uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>
  18:	54454700 	strbpl	r4, [r5], #-1792	; 0xfffff900
  1c:	75003233 	strvc	r3, [r0, #-563]	; 0xfffffdcd
  20:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  24:	2064656e 	rsbcs	r6, r4, lr, ror #10
  28:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
  2c:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  30:	6c635f6f 	stclvs	15, cr5, [r3], #-444	; 0xfffffe44
  34:	6c00306b 	stcvs	0, cr3, [r0], {107}	; 0x6b
  38:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  3c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  40:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  44:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  48:	6f687300 	svcvs	0x00687300
  4c:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  50:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  54:	2064656e 	rsbcs	r6, r4, lr, ror #10
  58:	00746e69 	rsbseq	r6, r4, r9, ror #28
  5c:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffffa8 <gpio_get_pud+0xfffffe78>
  60:	6e652f65 	cdpvs	15, 6, cr2, cr5, cr5, {3}
  64:	72656c67 	rsbvc	r6, r5, #26368	; 0x6700
  68:	616c632f 	cmnvs	ip, pc, lsr #6
  6c:	632f7373 			; <UNDEFINED> instruction: 0x632f7373
  70:	30343273 	eorscc	r3, r4, r3, ror r2
  74:	322d786c 	eorcc	r7, sp, #108, 16	; 0x6c0000
  78:	72707332 	rsbsvc	r7, r0, #-939524096	; 0xc8000000
  7c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  80:	732f6970 			; <UNDEFINED> instruction: 0x732f6970
  84:	66666174 			; <UNDEFINED> instruction: 0x66666174
  88:	6972702d 	ldmdbvs	r2!, {r0, r2, r3, r5, ip, sp, lr}^
  8c:	65746176 	ldrbvs	r6, [r4, #-374]!	; 0xfffffe8a
  90:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  94:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
  98:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
  9c:	6f646c6c 	svcvs	0x00646c6c
  a0:	5f006e77 	svcpl	0x00006e77
  a4:	4e55465f 	mrcmi	6, 2, r4, cr5, cr15, {2}
  a8:	4f495443 	svcmi	0x00495443
  ac:	005f5f4e 	subseq	r5, pc, lr, asr #30
  b0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  b4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  b8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
  bc:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  c0:	39394320 	ldmdbcc	r9!, {r5, r8, r9, lr}
  c4:	2e303120 	rsfcssp	f3, f0, f0
  c8:	20312e33 	eorscs	r2, r1, r3, lsr lr
  cc:	31323032 	teqcc	r2, r2, lsr r0
  d0:	34323830 	ldrtcc	r3, [r2], #-2096	; 0xfffff7d0
  d4:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  d8:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  dc:	2d202965 			; <UNDEFINED> instruction: 0x2d202965
  e0:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0xfffffc93
  e4:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  e8:	36373131 			; <UNDEFINED> instruction: 0x36373131
  ec:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
  f0:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
  f4:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0xfffffa8c
  f8:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
  fc:	36373131 			; <UNDEFINED> instruction: 0x36373131
 100:	2d667a6a 	vstmdbcs	r6!, {s15-s120}
 104:	6d2d2073 	stcvs	0, cr2, [sp, #-460]!	; 0xfffffe34
 108:	616f6c66 	cmnvs	pc, r6, ror #24
 10c:	62612d74 	rsbvs	r2, r1, #116, 26	; 0x1d00
 110:	6f733d69 	svcvs	0x00733d69
 114:	2d207466 	cfstrscs	mvf7, [r0, #-408]!	; 0xfffffe68
 118:	6d72616d 	ldfvse	f6, [r2, #-436]!	; 0xfffffe4c
 11c:	616d2d20 	cmnvs	sp, r0, lsr #26
 120:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
 124:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
 128:	207a6b36 	rsbscs	r6, sl, r6, lsr fp
 12c:	6467672d 	strbtvs	r6, [r7], #-1837	; 0xfffff8d3
 130:	4f2d2062 	svcmi	0x002d2062
 134:	732d2067 			; <UNDEFINED> instruction: 0x732d2067
 138:	673d6474 			; <UNDEFINED> instruction: 0x673d6474
 13c:	3939756e 	ldmdbcc	r9!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}
 140:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
 144:	73656572 	cmnvc	r5, #478150656	; 0x1c800000
 148:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
 14c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 150:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 154:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
 158:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
 15c:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 160:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 164:	6700746e 	strvs	r7, [r0, -lr, ror #8]
 168:	2d6f6970 			; <UNDEFINED> instruction: 0x2d6f6970
 16c:	2e647570 	mcrcs	5, 3, r7, cr4, cr0, {3}
 170:	70670063 	rsbvc	r0, r7, r3, rrx
 174:	675f6f69 	ldrbvs	r6, [pc, -r9, ror #30]
 178:	705f7465 	subsvc	r7, pc, r5, ror #8
 17c:	67006475 	smlsdxvs	r0, r5, r4, r6
 180:	5f6f6970 	svcpl	0x006f6970
 184:	5f746573 	svcpl	0x00746573
 188:	00647570 	rsbeq	r7, r4, r0, ror r5
 18c:	6f697067 	svcvs	0x00697067
 190:	6475705f 	ldrbtvs	r7, [r5], #-95	; 0xffffffa1
 194:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 198:	65735f6f 	ldrbvs	r5, [r3, #-3951]!	; 0xfffff091
 19c:	75705f74 	ldrbvc	r5, [r0, #-3956]!	; 0xfffff08c
 1a0:	70756c6c 	rsbsvc	r6, r5, ip, ror #24
 1a4:	656c6300 	strbvs	r6, [ip, #-768]!	; 0xfffffd00
 1a8:	725f6e61 	subsvc	r6, pc, #1552	; 0x610
 1ac:	6f6f6265 	svcvs	0x006f6265
 1b0:	6f6c0074 	svcvs	0x006c0074
 1b4:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 1b8:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 1bc:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1c0:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1c4:	6f687300 	svcvs	0x00687300
 1c8:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
 1cc:	7000746e 	andvc	r7, r0, lr, ror #8
 1d0:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
 1d4:	5550006b 	ldrbpl	r0, [r0, #-107]	; 0xffffff95
 1d8:	00323354 	eorseq	r3, r2, r4, asr r3
 1dc:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
 1e0:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 1e4:	67697300 	strbvs	r7, [r9, -r0, lsl #6]!
 1e8:	2064656e 	rsbcs	r6, r4, lr, ror #10
 1ec:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 1f0:	69707200 	ldmdbvs	r0!, {r9, ip, sp, lr}^
 1f4:	7365725f 	cmnvc	r5, #-268435451	; 0xf0000005
 1f8:	705f7465 	subsvc	r7, pc, r5, ror #8
 1fc:	00637475 	rsbeq	r7, r3, r5, ror r4
 200:	616c6564 	cmnvs	ip, r4, ror #10
 204:	73755f79 	cmnvc	r5, #484	; 0x1e4
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <gpio_get_pud+0xfffffda0>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  1c:	00000100 	andeq	r0, r0, r0, lsl #2
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	42018e02 	andmi	r8, r1, #2, 28
  2c:	0a52180e 	beq	148606c <gpio_get_pud+0x1485f3c>
  30:	0b42100e 	bleq	1084070 <gpio_get_pud+0x1083f40>
  34:	00000014 	andeq	r0, r0, r4, lsl r0
  38:	00000000 	andeq	r0, r0, r0
  3c:	00000100 	andeq	r0, r0, r0, lsl #2
  40:	00000010 	andeq	r0, r0, r0, lsl r0
  44:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  48:	00018e02 	andeq	r8, r1, r2, lsl #28
  4c:	00000014 	andeq	r0, r0, r4, lsl r0
  50:	00000000 	andeq	r0, r0, r0
  54:	00000110 	andeq	r0, r0, r0, lsl r1
  58:	00000010 	andeq	r0, r0, r0, lsl r0
  5c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  60:	00018e02 	andeq	r8, r1, r2, lsl #28
  64:	00000014 	andeq	r0, r0, r4, lsl r0
  68:	00000000 	andeq	r0, r0, r0
  6c:	00000120 	andeq	r0, r0, r0, lsr #2
  70:	00000010 	andeq	r0, r0, r0, lsl r0
  74:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  78:	00018e02 	andeq	r8, r1, r2, lsl #28
  7c:	00000014 	andeq	r0, r0, r4, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000130 	andeq	r0, r0, r0, lsr r1
  88:	00000018 	andeq	r0, r0, r8, lsl r0
  8c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  90:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_get_pud+0x12cd6fc>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_get_pud+0x46300>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


gpio-int.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <or32>:
   0:	e92d4070 	push	{r4, r5, r6, lr}
   4:	e1a04000 	mov	r4, r0
   8:	e1a05001 	mov	r5, r1
   c:	ebfffffe 	bl	0 <get32>
  10:	e1801005 	orr	r1, r0, r5
  14:	e1a00004 	mov	r0, r4
  18:	ebfffffe 	bl	0 <put32>
  1c:	e8bd8070 	pop	{r4, r5, r6, pc}

00000020 <OR32>:
  20:	e92d4010 	push	{r4, lr}
  24:	ebfffff5 	bl	0 <or32>
  28:	e8bd8010 	pop	{r4, pc}

0000002c <gpio_int_set>:
  2c:	e351001f 	cmp	r1, #31, 0
  30:	812fff1e 	bxhi	lr
  34:	e92d4070 	push	{r4, r5, r6, lr}
  38:	e1a05000 	mov	r5, r0
  3c:	e1a04001 	mov	r4, r1
  40:	ebfffffe 	bl	0 <dev_barrier>
  44:	e3a01001 	mov	r1, #1, 0
  48:	e1a01411 	lsl	r1, r1, r4
  4c:	e1a00005 	mov	r0, r5
  50:	ebfffff2 	bl	20 <OR32>
  54:	ebfffffe 	bl	0 <dev_barrier>
  58:	e3a01802 	mov	r1, #131072	; 0x20000
  5c:	e59f0008 	ldr	r0, [pc, #8]	; 6c <gpio_int_set+0x40>
  60:	ebffffee 	bl	20 <OR32>
  64:	ebfffffe 	bl	0 <dev_barrier>
  68:	e8bd8070 	pop	{r4, r5, r6, pc}
  6c:	2000b214 	andcs	fp, r0, r4, lsl r2

00000070 <is_gpio_int>:
  70:	e92d4010 	push	{r4, lr}
  74:	e24dd008 	sub	sp, sp, #8, 0
  78:	e2403031 	sub	r3, r0, #49, 0	; 0x31
  7c:	e3530003 	cmp	r3, #3, 0
  80:	8a000007 	bhi	a4 <is_gpio_int+0x34>
  84:	e1a04000 	mov	r4, r0
  88:	e59f0034 	ldr	r0, [pc, #52]	; c4 <is_gpio_int+0x54>
  8c:	ebfffffe 	bl	0 <GET32>
  90:	e204401f 	and	r4, r4, #31, 0
  94:	e1a00430 	lsr	r0, r0, r4
  98:	e2000001 	and	r0, r0, #1, 0
  9c:	e28dd008 	add	sp, sp, #8, 0
  a0:	e8bd8010 	pop	{r4, pc}
  a4:	e59f301c 	ldr	r3, [pc, #28]	; c8 <is_gpio_int+0x58>
  a8:	e58d3000 	str	r3, [sp]
  ac:	e3a03039 	mov	r3, #57, 0	; 0x39
  b0:	e59f2014 	ldr	r2, [pc, #20]	; cc <is_gpio_int+0x5c>
  b4:	e59f1014 	ldr	r1, [pc, #20]	; d0 <is_gpio_int+0x60>
  b8:	e59f0014 	ldr	r0, [pc, #20]	; d4 <is_gpio_int+0x64>
  bc:	ebfffffe 	bl	0 <printk>
  c0:	ebfffffe 	bl	0 <clean_reboot>
  c4:	2000b208 	andcs	fp, r0, r8, lsl #4
  c8:	00000020 	andeq	r0, r0, r0, lsr #32
	...
  d4:	0000000c 	andeq	r0, r0, ip

000000d8 <gpio_int_rising_edge>:
  d8:	e350001f 	cmp	r0, #31, 0
  dc:	812fff1e 	bxhi	lr
  e0:	e92d4010 	push	{r4, lr}
  e4:	e1a01000 	mov	r1, r0
  e8:	e59f0004 	ldr	r0, [pc, #4]	; f4 <gpio_int_rising_edge+0x1c>
  ec:	ebfffffe 	bl	2c <gpio_int_set>
  f0:	e8bd8010 	pop	{r4, pc}
  f4:	2020004c 	eorcs	r0, r0, ip, asr #32

000000f8 <gpio_int_falling_edge>:
  f8:	e350001f 	cmp	r0, #31, 0
  fc:	812fff1e 	bxhi	lr
 100:	e92d4010 	push	{r4, lr}
 104:	e1a01000 	mov	r1, r0
 108:	e59f0004 	ldr	r0, [pc, #4]	; 114 <gpio_int_falling_edge+0x1c>
 10c:	ebfffffe 	bl	2c <gpio_int_set>
 110:	e8bd8010 	pop	{r4, pc}
 114:	20200058 	eorcs	r0, r0, r8, asr r0

00000118 <gpio_int_async_falling_edge>:
 118:	e350001f 	cmp	r0, #31, 0
 11c:	812fff1e 	bxhi	lr
 120:	e92d4010 	push	{r4, lr}
 124:	e1a01000 	mov	r1, r0
 128:	e59f0004 	ldr	r0, [pc, #4]	; 134 <gpio_int_async_falling_edge+0x1c>
 12c:	ebfffffe 	bl	2c <gpio_int_set>
 130:	e8bd8010 	pop	{r4, pc}
 134:	2020008c 	eorcs	r0, r0, ip, lsl #1

00000138 <gpio_int_async_rising_edge>:
 138:	e350001f 	cmp	r0, #31, 0
 13c:	812fff1e 	bxhi	lr
 140:	e92d4010 	push	{r4, lr}
 144:	e1a01000 	mov	r1, r0
 148:	e59f0004 	ldr	r0, [pc, #4]	; 154 <gpio_int_async_rising_edge+0x1c>
 14c:	ebfffffe 	bl	2c <gpio_int_set>
 150:	e8bd8010 	pop	{r4, pc}
 154:	2020007c 	eorcs	r0, r0, ip, ror r0

00000158 <gpio_enable_hi_int>:
 158:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 15c:	e24dd00c 	sub	sp, sp, #12, 0
 160:	e1a01000 	mov	r1, r0
 164:	e2403001 	sub	r3, r0, #1, 0
 168:	e353001e 	cmp	r3, #30, 0
 16c:	8a000003 	bhi	180 <gpio_enable_hi_int+0x28>
 170:	e59f0024 	ldr	r0, [pc, #36]	; 19c <gpio_enable_hi_int+0x44>
 174:	ebfffffe 	bl	2c <gpio_int_set>
 178:	e28dd00c 	add	sp, sp, #12, 0
 17c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 180:	e58d0000 	str	r0, [sp]
 184:	e3a03066 	mov	r3, #102, 0	; 0x66
 188:	e59f2010 	ldr	r2, [pc, #16]	; 1a0 <gpio_enable_hi_int+0x48>
 18c:	e59f1010 	ldr	r1, [pc, #16]	; 1a4 <gpio_enable_hi_int+0x4c>
 190:	e59f0010 	ldr	r0, [pc, #16]	; 1a8 <gpio_enable_hi_int+0x50>
 194:	ebfffffe 	bl	0 <printk>
 198:	ebfffffe 	bl	0 <clean_reboot>
 19c:	20200064 	eorcs	r0, r0, r4, rrx
 1a0:	0000000c 	andeq	r0, r0, ip
 1a4:	00000000 	andeq	r0, r0, r0
 1a8:	00000050 	andeq	r0, r0, r0, asr r0

000001ac <gpio_enable_lo_int>:
 1ac:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
 1b0:	e24dd00c 	sub	sp, sp, #12, 0
 1b4:	e1a01000 	mov	r1, r0
 1b8:	e2403001 	sub	r3, r0, #1, 0
 1bc:	e353001e 	cmp	r3, #30, 0
 1c0:	8a000003 	bhi	1d4 <gpio_enable_lo_int+0x28>
 1c4:	e59f0024 	ldr	r0, [pc, #36]	; 1f0 <gpio_enable_lo_int+0x44>
 1c8:	ebfffffe 	bl	2c <gpio_int_set>
 1cc:	e28dd00c 	add	sp, sp, #12, 0
 1d0:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
 1d4:	e58d0000 	str	r0, [sp]
 1d8:	e3a0306c 	mov	r3, #108, 0	; 0x6c
 1dc:	e59f2010 	ldr	r2, [pc, #16]	; 1f4 <gpio_enable_lo_int+0x48>
 1e0:	e59f1010 	ldr	r1, [pc, #16]	; 1f8 <gpio_enable_lo_int+0x4c>
 1e4:	e59f0010 	ldr	r0, [pc, #16]	; 1fc <gpio_enable_lo_int+0x50>
 1e8:	ebfffffe 	bl	0 <printk>
 1ec:	ebfffffe 	bl	0 <clean_reboot>
 1f0:	20200070 	eorcs	r0, r0, r0, ror r0
 1f4:	00000020 	andeq	r0, r0, r0, lsr #32
 1f8:	00000000 	andeq	r0, r0, r0
 1fc:	00000050 	andeq	r0, r0, r0, asr r0

00000200 <gpio_event_detected>:
 200:	e350001f 	cmp	r0, #31, 0
 204:	9a000001 	bls	210 <gpio_event_detected+0x10>
 208:	e3a00000 	mov	r0, #0, 0
 20c:	e12fff1e 	bx	lr
 210:	e92d4010 	push	{r4, lr}
 214:	e1a04000 	mov	r4, r0
 218:	ebfffffe 	bl	0 <dev_barrier>
 21c:	e59f0014 	ldr	r0, [pc, #20]	; 238 <gpio_event_detected+0x38>
 220:	ebfffffe 	bl	0 <GET32>
 224:	e1a00430 	lsr	r0, r0, r4
 228:	e2004001 	and	r4, r0, #1, 0
 22c:	ebfffffe 	bl	0 <dev_barrier>
 230:	e1a00004 	mov	r0, r4
 234:	e8bd8010 	pop	{r4, pc}
 238:	20200040 	eorcs	r0, r0, r0, asr #32

0000023c <gpio_event_clear>:
 23c:	e350001f 	cmp	r0, #31, 0
 240:	812fff1e 	bxhi	lr
 244:	e92d4010 	push	{r4, lr}
 248:	e1a04000 	mov	r4, r0
 24c:	ebfffffe 	bl	0 <dev_barrier>
 250:	e3a01001 	mov	r1, #1, 0
 254:	e1a01411 	lsl	r1, r1, r4
 258:	e59f0008 	ldr	r0, [pc, #8]	; 268 <gpio_event_clear+0x2c>
 25c:	ebfffffe 	bl	0 <PUT32>
 260:	ebfffffe 	bl	0 <dev_barrier>
 264:	e8bd8010 	pop	{r4, pc}
 268:	20200040 	eorcs	r0, r0, r0, asr #32

Disassembly of section .rodata.str1.4:

00000000 <.rodata.str1.4>:
   0:	6f697067 	svcvs	0x00697067
   4:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
   8:	0000632e 	andeq	r6, r0, lr, lsr #6
   c:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  10:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  14:	3a73253a 	bcc	1cc9504 <gpio_event_clear+0x1cc92c8>
  18:	253a6425 	ldrcs	r6, [sl, #-1061]!	; 0xfffffbdb
  1c:	00000a73 	andeq	r0, r0, r3, ror sl
  20:	6f697067 	svcvs	0x00697067
  24:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  28:	203d3e20 	eorscs	r3, sp, r0, lsr #28
  2c:	4f495047 	svcmi	0x00495047
  30:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  34:	26262030 			; <UNDEFINED> instruction: 0x26262030
  38:	69706720 	ldmdbvs	r0!, {r5, r8, r9, sl, sp, lr}^
  3c:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
  40:	3d3c2074 	ldccc	0, cr2, [ip, #-464]!	; 0xfffffe30
  44:	49504720 	ldmdbmi	r0, {r5, r8, r9, sl, lr}^
  48:	4e495f4f 	cdpmi	15, 4, cr5, cr9, cr15, {2}
  4c:	00003354 	andeq	r3, r0, r4, asr r3
  50:	494e4150 	stmdbmi	lr, {r4, r6, r8, lr}^
  54:	73253a43 			; <UNDEFINED> instruction: 0x73253a43
  58:	3a73253a 	bcc	1cc9548 <gpio_event_clear+0x1cc930c>
  5c:	693a6425 	ldmdbvs	sl!, {r0, r2, r5, sl, sp, lr}
  60:	6c61766e 	stclvs	6, cr7, [r1], #-440	; 0xfffffe48
  64:	70206469 	eorvc	r6, r0, r9, ror #8
  68:	203a6e69 	eorscs	r6, sl, r9, ror #28
  6c:	0a0a6425 	beq	299108 <gpio_event_clear+0x298ecc>
	...

Disassembly of section .rodata:

00000000 <__FUNCTION__.2>:
   0:	675f7369 	ldrbvs	r7, [pc, -r9, ror #6]
   4:	5f6f6970 	svcpl	0x006f6970
   8:	00746e69 	rsbseq	r6, r4, r9, ror #28

0000000c <__FUNCTION__.1>:
   c:	6f697067 	svcvs	0x00697067
  10:	616e655f 	cmnvs	lr, pc, asr r5
  14:	5f656c62 	svcpl	0x00656c62
  18:	695f6968 	ldmdbvs	pc, {r3, r5, r6, r8, fp, sp, lr}^	; <UNPREDICTABLE>
  1c:	0000746e 	andeq	r7, r0, lr, ror #8

00000020 <__FUNCTION__.0>:
  20:	6f697067 	svcvs	0x00697067
  24:	616e655f 	cmnvs	lr, pc, asr r5
  28:	5f656c62 	svcpl	0x00656c62
  2c:	695f6f6c 	ldmdbvs	pc, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000070d 	andeq	r0, r0, sp, lsl #14
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000019a 	muleq	r0, sl, r1
  10:	0002e40c 	andeq	lr, r2, ip, lsl #8
  14:	0002a800 	andeq	sl, r2, r0, lsl #16
  18:	00000000 	andeq	r0, r0, r0
  1c:	00026c00 	andeq	r6, r2, r0, lsl #24
  20:	00000000 	andeq	r0, r0, r0
  24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
  28:	00746e69 	rsbseq	r6, r4, r9, ror #28
  2c:	55070403 	strpl	r0, [r7, #-1027]	; 0xfffffbfd
  30:	03000002 	movweq	r0, #2
  34:	00b20601 	adcseq	r0, r2, r1, lsl #12
  38:	02030000 	andeq	r0, r3, #0, 0
  3c:	00007205 	andeq	r7, r0, r5, lsl #4
  40:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
  44:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
  48:	d1050803 	tstle	r5, r3, lsl #16
  4c:	03000000 	movweq	r0, #0
  50:	015d0801 	cmpeq	sp, r1, lsl #16
  54:	02030000 	andeq	r0, r3, #0, 0
  58:	00026c07 	andeq	r6, r2, r7, lsl #24
  5c:	07040300 	streq	r0, [r4, -r0, lsl #6]
  60:	00000337 	andeq	r0, r0, r7, lsr r3
  64:	3e070803 	cdpcc	8, 0, cr0, cr7, cr3, {0}
  68:	03000002 	movweq	r0, #2
  6c:	02a30801 	adceq	r0, r3, #65536	; 0x10000
  70:	6b040000 	blvs	100078 <gpio_event_clear+0xffe3c>
  74:	05000000 	streq	r0, [r0, #-0]
  78:	004f0107 	subeq	r0, pc, r7, lsl #2
  7c:	43020000 	movwmi	r0, #8192	; 0x2000
  80:	00009e06 	andeq	r9, r0, r6, lsl #28
  84:	00200600 	eoreq	r0, r0, r0, lsl #12
  88:	06310000 	ldrteq	r0, [r1], -r0
  8c:	0000002a 	andeq	r0, r0, sl, lsr #32
  90:	00340632 	eorseq	r0, r4, r2, lsr r6
  94:	06330000 	ldrteq	r0, [r3], -r0
  98:	0000003e 	andeq	r0, r0, lr, lsr r0
  9c:	07050034 	smladxeq	r5, r4, r0, r0
  a0:	00002c04 	andeq	r2, r0, r4, lsl #24
  a4:	06140300 	ldreq	r0, [r4], -r0, lsl #6
  a8:	00000110 	andeq	r0, r0, r0, lsl r1
  ac:	00000007 	andeq	r0, r0, r7
  b0:	00b20000 	adcseq	r0, r2, r0
  b4:	03bc0720 			; <UNDEFINED> instruction: 0x03bc0720
  b8:	b2000000 	andlt	r0, r0, #0, 0
  bc:	ae072000 	cdpge	0, 0, cr2, cr7, cr0, {0}
  c0:	04000003 	streq	r0, [r0], #-3
  c4:	072000b2 			; <UNDEFINED> instruction: 0x072000b2
  c8:	0000027f 	andeq	r0, r0, pc, ror r2
  cc:	2000b208 	andcs	fp, r0, r8, lsl #4
  d0:	00008a07 	andeq	r8, r0, r7, lsl #20
  d4:	00b20c00 	adcseq	r0, r2, r0, lsl #24
  d8:	013c0720 	teqeq	ip, r0, lsr #14
  dc:	b2100000 	andslt	r0, r0, #0, 0
  e0:	4a072000 	bmi	1c8008 <gpio_event_clear+0x1c7dcc>
  e4:	14000001 	strne	r0, [r0], #-1
  e8:	072000b2 			; <UNDEFINED> instruction: 0x072000b2
  ec:	0000035b 	andeq	r0, r0, fp, asr r3
  f0:	2000b218 	andcs	fp, r0, r8, lsl r2
  f4:	00032807 	andeq	r2, r3, r7, lsl #16
  f8:	00b21c00 	adcseq	r1, r2, r0, lsl #24
  fc:	00630720 	rsbeq	r0, r3, r0, lsr #14
 100:	b2200000 	eorlt	r0, r0, #0, 0
 104:	6b072000 	blvs	1c8008 <gpio_event_clear+0x1c7dcc>
 108:	24000001 	strcs	r0, [r0], #-1
 10c:	002000b2 	strhteq	r0, [r0], -r2
 110:	2c040705 	stccs	7, cr0, [r4], {5}
 114:	01000000 	mrseq	r0, (UNDEF: 0)
 118:	01670605 	cmneq	r7, r5, lsl #12
 11c:	62070000 	andvs	r0, r7, #0, 0
 120:	00000002 	andeq	r0, r0, r2
 124:	07202000 	streq	r2, [r0, -r0]!
 128:	000003ce 	andeq	r0, r0, lr, asr #7
 12c:	20200040 	eorcs	r0, r0, r0, asr #32
 130:	00012b07 	andeq	r2, r1, r7, lsl #22
 134:	20004c00 	andcs	r4, r0, r0, lsl #24
 138:	03490720 	movteq	r0, #38688	; 0x9720
 13c:	00580000 	subseq	r0, r8, r0
 140:	2d072020 	stccs	0, cr2, [r7, #-128]	; 0xffffff80
 144:	64000002 	strvs	r0, [r0], #-2
 148:	07202000 	streq	r2, [r0, -r0]!
 14c:	000000a2 	andeq	r0, r0, r2, lsr #1
 150:	20200070 	eorcs	r0, r0, r0, ror r0
 154:	0000fa07 	andeq	pc, r0, r7, lsl #20
 158:	20007c00 	andcs	r7, r0, r0, lsl #24
 15c:	036d0720 	cmneq	sp, #32, 14	; 0x800000
 160:	008c0000 	addeq	r0, ip, r0
 164:	08002020 	stmdaeq	r0, {r5, sp}
 168:	00000302 	andeq	r0, r0, r2, lsl #6
 16c:	3c067e01 	stccc	14, cr7, [r6], {1}
 170:	30000002 	andcc	r0, r0, r2
 174:	01000000 	mrseq	r0, (UNDEF: 0)
 178:	0001c39c 	muleq	r1, ip, r3
 17c:	69700900 	ldmdbvs	r0!, {r8, fp}^
 180:	7e01006e 	cdpvc	0, 0, cr0, cr1, cr14, {3}
 184:	00002c20 	andeq	r2, r0, r0, lsr #24
 188:	00000400 	andeq	r0, r0, r0, lsl #8
 18c:	00000000 	andeq	r0, r0, r0
 190:	02500a00 	subseq	r0, r0, #0, 20
 194:	06bc0000 	ldrteq	r0, [ip], r0
 198:	600b0000 	andvs	r0, fp, r0
 19c:	c8000002 	stmdagt	r0, {r1}
 1a0:	b9000006 	stmdblt	r0, {r1, r2}
 1a4:	0c000001 	stceq	0, cr0, [r0], {1}
 1a8:	0c055001 	stceq	0, cr5, [r5], {1}
 1ac:	20200040 	eorcs	r0, r0, r0, asr #32
 1b0:	0451010c 	ldrbeq	r0, [r1], #-268	; 0xfffffef4
 1b4:	24007431 	strcs	r7, [r0], #-1073	; 0xfffffbcf
 1b8:	02640a00 	rsbeq	r0, r4, #0, 20
 1bc:	06bc0000 	ldrteq	r0, [ip], r0
 1c0:	0d000000 	stceq	0, cr0, [r0, #-0]
 1c4:	0000038e 	andeq	r0, r0, lr, lsl #7
 1c8:	25057401 	strcs	r7, [r5, #-1025]	; 0xfffffbff
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	3c000002 	stccc	0, cr0, [r0], {2}
 1d4:	01000000 	mrseq	r0, (UNDEF: 0)
 1d8:	00022d9c 	muleq	r2, ip, sp
 1dc:	69700900 	ldmdbvs	r0!, {r8, fp}^
 1e0:	7401006e 	strvc	r0, [r1], #-110	; 0xffffff92
 1e4:	00002c22 	andeq	r2, r0, r2, lsr #24
 1e8:	00002c00 	andeq	r2, r0, r0, lsl #24
 1ec:	00002200 	andeq	r2, r0, r0, lsl #4
 1f0:	00720e00 	rsbseq	r0, r2, r0, lsl #28
 1f4:	2c0e7801 	stccs	8, cr7, [lr], {1}
 1f8:	73000000 	movwvc	r0, #0
 1fc:	71000000 	mrsvc	r0, (UNDEF: 0)
 200:	0a000000 	beq	208 <.debug_info+0x208>
 204:	0000021c 	andeq	r0, r0, ip, lsl r2
 208:	000006bc 			; <UNDEFINED> instruction: 0x000006bc
 20c:	0002240b 	andeq	r2, r2, fp, lsl #8
 210:	0006d400 	andeq	sp, r6, r0, lsl #8
 214:	00022300 	andeq	r2, r2, r0, lsl #6
 218:	50010c00 	andpl	r0, r1, r0, lsl #24
 21c:	00400c05 	subeq	r0, r0, r5, lsl #24
 220:	0a002020 	beq	82a8 <gpio_event_clear+0x806c>
 224:	00000230 	andeq	r0, r0, r0, lsr r2
 228:	000006bc 			; <UNDEFINED> instruction: 0x000006bc
 22c:	00be0800 	adcseq	r0, lr, r0, lsl #16
 230:	6a010000 	bvs	40238 <gpio_event_clear+0x3fffc>
 234:	0001ac06 	andeq	sl, r1, r6, lsl #24
 238:	00005400 	andeq	r5, r0, r0, lsl #8
 23c:	c59c0100 	ldrgt	r0, [ip, #256]	; 0x100
 240:	09000002 	stmdbeq	r0, {r1}
 244:	006e6970 	rsbeq	r6, lr, r0, ror r9
 248:	2c226a01 			; <UNDEFINED> instruction: 0x2c226a01
 24c:	92000000 	andls	r0, r0, #0, 0
 250:	86000000 	strhi	r0, [r0], -r0
 254:	0f000000 	svceq	0x00000000
 258:	000000ed 	andeq	r0, r0, sp, ror #1
 25c:	000002d5 	ldrdeq	r0, [r0], -r5
 260:	00200305 	eoreq	r0, r0, r5, lsl #6
 264:	cc0b0000 	stcgt	0, cr0, [fp], {-0}
 268:	5a000001 	bpl	274 <.debug_info+0x274>
 26c:	84000005 	strhi	r0, [r0], #-5
 270:	0c000002 	stceq	0, cr0, [r0], {2}
 274:	0c055001 	stceq	0, cr5, [r5], {1}
 278:	20200070 	eorcs	r0, r0, r0, ror r0
 27c:	0351010c 	cmpeq	r1, #3
 280:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
 284:	0001ec0b 	andeq	lr, r1, fp, lsl #24
 288:	0006e000 	andeq	lr, r6, r0
 28c:	0002bb00 	andeq	fp, r2, r0, lsl #22
 290:	50010c00 	andpl	r0, r1, r0, lsl #24
 294:	00500305 	subseq	r0, r0, r5, lsl #6
 298:	010c0000 	mrseq	r0, (UNDEF: 12)
 29c:	00030551 	andeq	r0, r3, r1, asr r5
 2a0:	0c000000 	stceq	0, cr0, [r0], {-0}
 2a4:	03055201 	movweq	r5, #20993	; 0x5201
 2a8:	00000020 	andeq	r0, r0, r0, lsr #32
 2ac:	0253010c 	subseq	r0, r3, #3
 2b0:	020c6c08 	andeq	r6, ip, #8, 24	; 0x800
 2b4:	f303007d 	vqadd.u8	q0, <illegal reg q1.5>, <illegal reg q14.5>
 2b8:	0a005001 	beq	142c4 <gpio_event_clear+0x14088>
 2bc:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 2c0:	000006ec 	andeq	r0, r0, ip, ror #13
 2c4:	00721000 	rsbseq	r1, r2, r0
 2c8:	02d50000 	sbcseq	r0, r5, #0, 0
 2cc:	2c110000 	ldccs	0, cr0, [r1], {-0}
 2d0:	12000000 	andne	r0, r0, #0, 0
 2d4:	02c50400 	sbceq	r0, r5, #0, 8
 2d8:	ef080000 	svc	0x00080000
 2dc:	01000002 	tsteq	r0, r2
 2e0:	01580664 	cmpeq	r8, r4, ror #12
 2e4:	00540000 	subseq	r0, r4, r0
 2e8:	9c010000 	stcls	0, cr0, [r1], {-0}
 2ec:	00000372 	andeq	r0, r0, r2, ror r3
 2f0:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 2f4:	22640100 	rsbcs	r0, r4, #0
 2f8:	0000002c 	andeq	r0, r0, ip, lsr #32
 2fc:	000000ef 	andeq	r0, r0, pc, ror #1
 300:	000000e3 	andeq	r0, r0, r3, ror #1
 304:	0000ed0f 	andeq	lr, r0, pc, lsl #26
 308:	0002d500 	andeq	sp, r2, r0, lsl #10
 30c:	0c030500 	cfstr32eq	mvfx0, [r3], {-0}
 310:	0b000000 	bleq	318 <.debug_info+0x318>
 314:	00000178 	andeq	r0, r0, r8, ror r1
 318:	0000055a 	andeq	r0, r0, sl, asr r5
 31c:	00000331 	andeq	r0, r0, r1, lsr r3
 320:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
 324:	2000640c 	andcs	r6, r0, ip, lsl #8
 328:	51010c20 	tstpl	r1, r0, lsr #24
 32c:	5001f303 	andpl	pc, r1, r3, lsl #6
 330:	01980b00 	orrseq	r0, r8, r0, lsl #22
 334:	06e00000 	strbteq	r0, [r0], r0
 338:	03680000 	cmneq	r8, #0, 0
 33c:	010c0000 	mrseq	r0, (UNDEF: 12)
 340:	50030550 	andpl	r0, r3, r0, asr r5
 344:	0c000000 	stceq	0, cr0, [r0], {-0}
 348:	03055101 	movweq	r5, #20737	; 0x5101
 34c:	00000000 	andeq	r0, r0, r0
 350:	0552010c 	ldrbeq	r0, [r2, #-268]	; 0xfffffef4
 354:	00000c03 	andeq	r0, r0, r3, lsl #24
 358:	53010c00 	movwpl	r0, #7168	; 0x1c00
 35c:	0c660802 	stcleq	8, cr0, [r6], #-8
 360:	03007d02 	movweq	r7, #3330	; 0xd02
 364:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
 368:	00019c0a 	andeq	r9, r1, sl, lsl #24
 36c:	0006ec00 	andeq	lr, r6, r0, lsl #24
 370:	48080000 	stmdami	r8, {}	; <UNPREDICTABLE>
 374:	01000000 	mrseq	r0, (UNDEF: 0)
 378:	0138065c 	teqeq	r8, ip, asr r6
 37c:	00200000 	eoreq	r0, r0, r0
 380:	9c010000 	stcls	0, cr0, [r1], {-0}
 384:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
 388:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 38c:	2a5c0100 	bcs	1700794 <gpio_event_clear+0x1700558>
 390:	0000002c 	andeq	r0, r0, ip, lsr #32
 394:	00000146 	andeq	r0, r0, r6, asr #2
 398:	00000140 	andeq	r0, r0, r0, asr #2
 39c:	00015012 	andeq	r5, r1, r2, lsl r0
 3a0:	00055a00 	andeq	r5, r5, r0, lsl #20
 3a4:	50010c00 	andpl	r0, r1, r0, lsl #24
 3a8:	007c0c05 	rsbseq	r0, ip, r5, lsl #24
 3ac:	010c2020 	tsteq	ip, r0, lsr #32
 3b0:	01f30351 	mvnseq	r0, r1, asr r3
 3b4:	08000050 	stmdaeq	r0, {r4, r6}
 3b8:	0000017e 	andeq	r0, r0, lr, ror r1
 3bc:	18065701 	stmdane	r6, {r0, r8, r9, sl, ip, lr}
 3c0:	20000001 	andcs	r0, r0, r1
 3c4:	01000000 	mrseq	r0, (UNDEF: 0)
 3c8:	0003fc9c 	muleq	r3, ip, ip
 3cc:	69700900 	ldmdbvs	r0!, {r8, fp}^
 3d0:	5701006e 	strpl	r0, [r1, -lr, rrx]
 3d4:	00002c2b 	andeq	r2, r0, fp, lsr #24
 3d8:	00017800 	andeq	r7, r1, r0, lsl #16
 3dc:	00017200 	andeq	r7, r1, r0, lsl #4
 3e0:	01301200 	teqeq	r0, r0, lsl #4
 3e4:	055a0000 	ldrbeq	r0, [sl, #-0]
 3e8:	010c0000 	mrseq	r0, (UNDEF: 12)
 3ec:	8c0c0550 	cfstr32hi	mvfx0, [ip], {80}	; 0x50
 3f0:	0c202000 	stceq	0, cr2, [r0], #-0
 3f4:	f3035101 	vrhadd.u8	d5, d3, d1
 3f8:	00005001 	andeq	r5, r0, r1
 3fc:	00028d08 	andeq	r8, r2, r8, lsl #26
 400:	06500100 	ldrbeq	r0, [r0], -r0, lsl #2
 404:	000000f8 	strdeq	r0, [r0], -r8
 408:	00000020 	andeq	r0, r0, r0, lsr #32
 40c:	04419c01 	strbeq	r9, [r1], #-3073	; 0xfffff3ff
 410:	70090000 	andvc	r0, r9, r0
 414:	01006e69 	tsteq	r0, r9, ror #28
 418:	002c2550 	eoreq	r2, ip, r0, asr r5
 41c:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
 420:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
 424:	10120000 	andsne	r0, r2, r0
 428:	5a000001 	bpl	434 <.debug_info+0x434>
 42c:	0c000005 	stceq	0, cr0, [r0], {5}
 430:	0c055001 	stceq	0, cr5, [r5], {1}
 434:	20200058 	eorcs	r0, r0, r8, asr r0
 438:	0351010c 	cmpeq	r1, #3
 43c:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
 440:	03130800 	tsteq	r3, #0, 16
 444:	45010000 	strmi	r0, [r1, #-0]
 448:	0000d806 	andeq	sp, r0, r6, lsl #16
 44c:	00002000 	andeq	r2, r0, r0
 450:	869c0100 	ldrhi	r0, [ip], r0, lsl #2
 454:	09000004 	stmdbeq	r0, {r2}
 458:	006e6970 	rsbeq	r6, lr, r0, ror r9
 45c:	2c244501 	cfstr32cs	mvfx4, [r4], #-4
 460:	dc000000 	stcle	0, cr0, [r0], {-0}
 464:	d6000001 	strle	r0, [r0], -r1
 468:	12000001 	andne	r0, r0, #1, 0
 46c:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 470:	0000055a 	andeq	r0, r0, sl, asr r5
 474:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
 478:	20004c0c 	andcs	r4, r0, ip, lsl #24
 47c:	51010c20 	tstpl	r1, r0, lsr #24
 480:	5001f303 	andpl	pc, r1, r3, lsl #6
 484:	960d0000 	strls	r0, [sp], -r0
 488:	01000000 	mrseq	r0, (UNDEF: 0)
 48c:	00250538 	eoreq	r0, r5, r8, lsr r5
 490:	00700000 	rsbseq	r0, r0, r0
 494:	00680000 	rsbeq	r0, r8, r0
 498:	9c010000 	stcls	0, cr0, [r1], {-0}
 49c:	00000545 	andeq	r0, r0, r5, asr #10
 4a0:	00038513 	andeq	r8, r3, r3, lsl r5
 4a4:	1a380100 	bne	e008ac <gpio_event_clear+0xe00670>
 4a8:	0000002c 	andeq	r0, r0, ip, lsr #32
 4ac:	00000212 	andeq	r0, r0, r2, lsl r2
 4b0:	00000208 	andeq	r0, r0, r8, lsl #4
 4b4:	0000ed0f 	andeq	lr, r0, pc, lsl #26
 4b8:	00055500 	andeq	r5, r5, r0, lsl #10
 4bc:	00030500 	andeq	r0, r3, r0, lsl #10
 4c0:	14000000 	strne	r0, [r0], #-0
 4c4:	0000007c 	andeq	r0, r0, ip, ror r0
 4c8:	2c0e3b01 			; <UNDEFINED> instruction: 0x2c0e3b01
 4cc:	59000000 	stmdbpl	r0, {}	; <UNPREDICTABLE>
 4d0:	57000002 	strpl	r0, [r0, -r2]
 4d4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
 4d8:	0066666f 	rsbeq	r6, r6, pc, ror #12
 4dc:	2c0e3c01 	stccs	12, cr3, [lr], {1}
 4e0:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
 4e4:	6c000002 	stcvs	0, cr0, [r0], {2}
 4e8:	0b000002 	bleq	4f8 <.debug_info+0x4f8>
 4ec:	00000090 	muleq	r0, r0, r0
 4f0:	000006d4 	ldrdeq	r0, [r0], -r4
 4f4:	00000502 	andeq	r0, r0, r2, lsl #10
 4f8:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
 4fc:	00b2080c 	adcseq	r0, r2, ip, lsl #16
 500:	c00b0020 	andgt	r0, fp, r0, lsr #32
 504:	e0000000 	and	r0, r0, r0
 508:	3b000006 	blcc	528 <.debug_info+0x528>
 50c:	0c000005 	stceq	0, cr0, [r0], {5}
 510:	03055001 	movweq	r5, #20481	; 0x5001
 514:	0000000c 	andeq	r0, r0, ip
 518:	0551010c 	ldrbeq	r0, [r1, #-268]	; 0xfffffef4
 51c:	00000003 	andeq	r0, r0, r3
 520:	52010c00 	andpl	r0, r1, #0, 24
 524:	00000305 	andeq	r0, r0, r5, lsl #6
 528:	010c0000 	mrseq	r0, (UNDEF: 12)
 52c:	39080253 	stmdbcc	r8, {r0, r1, r4, r6, r9}
 530:	007d020c 	rsbseq	r0, sp, ip, lsl #4
 534:	00200305 	eoreq	r0, r0, r5, lsl #6
 538:	0a000000 	beq	540 <.debug_info+0x540>
 53c:	000000c4 	andeq	r0, r0, r4, asr #1
 540:	000006ec 	andeq	r0, r0, ip, ror #13
 544:	00721000 	rsbseq	r1, r2, r0
 548:	05550000 	ldrbeq	r0, [r5, #-0]
 54c:	2c110000 	ldccs	0, cr0, [r1], {-0}
 550:	0b000000 	bleq	558 <.debug_info+0x558>
 554:	05450400 	strbeq	r0, [r5, #-1024]	; 0xfffffc00
 558:	11080000 	mrsne	r0, (UNDEF: 8)
 55c:	01000001 	tsteq	r0, r1
 560:	002c0620 	eoreq	r0, ip, r0, lsr #12
 564:	00440000 	subeq	r0, r4, r0
 568:	9c010000 	stcls	0, cr0, [r1], {-0}
 56c:	000005fb 	strdeq	r0, [r0], -fp
 570:	0000e813 	andeq	lr, r0, r3, lsl r8
 574:	1c200100 	stfnes	f0, [r0], #-0
 578:	0000002c 	andeq	r0, r0, ip, lsr #32
 57c:	00000285 	andeq	r0, r0, r5, lsl #5
 580:	00000281 	andeq	r0, r0, r1, lsl #5
 584:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 588:	2b200100 	blcs	800990 <gpio_event_clear+0x800754>
 58c:	0000002c 	andeq	r0, r0, ip, lsr #32
 590:	000002a7 	andeq	r0, r0, r7, lsr #5
 594:	000002a3 	andeq	r0, r0, r3, lsr #5
 598:	66666f15 	uqadd16vs	r6, r6, r5
 59c:	0e2b0100 	sufeqe	f0, f3, f0
 5a0:	0000002c 	andeq	r0, r0, ip, lsr #32
 5a4:	00440a11 	subeq	r0, r4, r1, lsl sl
 5a8:	06bc0000 	ldrteq	r0, [ip], r0
 5ac:	540b0000 	strpl	r0, [fp], #-0
 5b0:	fb000000 	blx	5ba <.debug_info+0x5ba>
 5b4:	ca000005 	bgt	5d0 <.debug_info+0x5d0>
 5b8:	0c000005 	stceq	0, cr0, [r0], {5}
 5bc:	75025001 	strvc	r5, [r2, #-1]
 5c0:	51010c00 	tstpl	r1, r0, lsl #24
 5c4:	00743104 	rsbseq	r3, r4, r4, lsl #2
 5c8:	580a0024 	stmdapl	sl, {r2, r5}
 5cc:	bc000000 	stclt	0, cr0, [r0], {-0}
 5d0:	0b000006 	bleq	5f0 <.debug_info+0x5f0>
 5d4:	00000064 	andeq	r0, r0, r4, rrx
 5d8:	000005fb 	strdeq	r0, [r0], -fp
 5dc:	000005f1 	strdeq	r0, [r0], -r1
 5e0:	0550010c 	ldrbeq	r0, [r0, #-268]	; 0xfffffef4
 5e4:	00b2140c 	adcseq	r1, r2, ip, lsl #8
 5e8:	51010c20 	tstpl	r1, r0, lsr #24
 5ec:	243d4003 	ldrtcs	r4, [sp], #-3
 5f0:	00680a00 	rsbeq	r0, r8, r0, lsl #20
 5f4:	06bc0000 	ldrteq	r0, [ip], r0
 5f8:	16000000 	strne	r0, [r0], -r0
 5fc:	00000158 	andeq	r0, r0, r8, asr r1
 600:	200d1b01 	andcs	r1, sp, r1, lsl #22
 604:	0c000000 	stceq	0, cr0, [r0], {-0}
 608:	01000000 	mrseq	r0, (UNDEF: 0)
 60c:	0006529c 	muleq	r6, ip, r2
 610:	00e81300 	rsceq	r1, r8, r0, lsl #6
 614:	1b010000 	blne	4061c <gpio_event_clear+0x403e0>
 618:	00005d20 	andeq	r5, r0, r0, lsr #26
 61c:	0002c900 	andeq	ip, r2, r0, lsl #18
 620:	0002c500 	andeq	ip, r2, r0, lsl #10
 624:	61760900 	cmnvs	r6, r0, lsl #18
 628:	1b01006c 	blne	407e0 <gpio_event_clear+0x405a4>
 62c:	00002c2f 	andeq	r2, r0, pc, lsr #24
 630:	0002ee00 	andeq	lr, r2, r0, lsl #28
 634:	0002ea00 	andeq	lr, r2, r0, lsl #20
 638:	00281200 	eoreq	r1, r8, r0, lsl #4
 63c:	06520000 	ldrbeq	r0, [r2], -r0
 640:	010c0000 	mrseq	r0, (UNDEF: 12)
 644:	01f30350 	mvnseq	r0, r0, asr r3
 648:	51010c50 	tstpl	r1, r0, asr ip
 64c:	5101f303 	tstpl	r1, r3, lsl #6	; <UNPREDICTABLE>
 650:	15160000 	ldrne	r0, [r6, #-0]
 654:	01000000 	mrseq	r0, (UNDEF: 0)
 658:	00000d18 	andeq	r0, r0, r8, lsl sp
 65c:	00200000 	eoreq	r0, r0, r0
 660:	9c010000 	stcls	0, cr0, [r1], {-0}
 664:	000006b5 			; <UNDEFINED> instruction: 0x000006b5
 668:	0000e813 	andeq	lr, r0, r3, lsl r8
 66c:	21180100 	tstcs	r8, r0, lsl #2
 670:	000006b5 			; <UNDEFINED> instruction: 0x000006b5
 674:	00000313 	andeq	r0, r0, r3, lsl r3
 678:	0000030f 	andeq	r0, r0, pc, lsl #6
 67c:	6c617609 	stclvs	6, cr7, [r1], #-36	; 0xffffffdc
 680:	30180100 	andscc	r0, r8, r0, lsl #2
 684:	0000002c 	andeq	r0, r0, ip, lsr #32
 688:	00000335 	andeq	r0, r0, r5, lsr r3
 68c:	00000331 	andeq	r0, r0, r1, lsr r3
 690:	0000100b 	andeq	r1, r0, fp
 694:	0006f800 	andeq	pc, r6, r0, lsl #16
 698:	0006a400 	andeq	sl, r6, r0, lsl #8
 69c:	50010c00 	andpl	r0, r1, r0, lsl #24
 6a0:	00007402 	andeq	r7, r0, r2, lsl #8
 6a4:	00001c12 	andeq	r1, r0, r2, lsl ip
 6a8:	00070400 	andeq	r0, r7, r0, lsl #8
 6ac:	50010c00 	andpl	r0, r1, r0, lsl #24
 6b0:	00007402 	andeq	r7, r0, r2, lsl #8
 6b4:	bb041700 	bllt	1062bc <gpio_event_clear+0x106080>
 6b8:	18000006 	stmdane	r0, {r1, r2}
 6bc:	00000919 	andeq	r0, r0, r9, lsl r9
 6c0:	00000900 	andeq	r0, r0, r0, lsl #18
 6c4:	06a10400 	strteq	r0, [r1], r0, lsl #8
 6c8:	00008419 	andeq	r8, r0, r9, lsl r4
 6cc:	00008400 	andeq	r8, r0, r0, lsl #8
 6d0:	06b20400 	ldrteq	r0, [r2], r0, lsl #8
 6d4:	0003a219 	andeq	sl, r3, r9, lsl r2
 6d8:	0003a200 	andeq	sl, r3, r0, lsl #4
 6dc:	0ac70400 	beq	ff1c16e4 <gpio_event_clear+0xff1c14a8>
 6e0:	0002dd19 	andeq	sp, r2, r9, lsl sp
 6e4:	0002dd00 	andeq	sp, r2, r0, lsl #26
 6e8:	06280400 	strteq	r0, [r8], -r0, lsl #8
 6ec:	00011e19 	andeq	r1, r1, r9, lsl lr
 6f0:	00011e00 	andeq	r1, r1, r0, lsl #28
 6f4:	066e0400 	strbteq	r0, [lr], -r0, lsl #8
 6f8:	0003a819 	andeq	sl, r3, r9, lsl r8
 6fc:	0003a800 	andeq	sl, r3, r0, lsl #16
 700:	0bc80400 	bleq	ff201708 <gpio_event_clear+0xff2014cc>
 704:	00001a19 	andeq	r1, r0, r9, lsl sl
 708:	00001a00 	andeq	r1, r0, r0, lsl #20
 70c:	06b30400 	ldrteq	r0, [r3], r0, lsl #8
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23, 0
  14:	0b0b0024 	bleq	2c00ac <gpio_event_clear+0x2bfe70>
  18:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  1c:	24030000 	strcs	r0, [r3], #-0
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	000e030b 	andeq	r0, lr, fp, lsl #6
  28:	00260400 	eoreq	r0, r6, r0, lsl #8
  2c:	00001349 	andeq	r1, r0, r9, asr #6
  30:	3e010405 	cdpcc	4, 0, cr0, cr1, cr5, {0}
  34:	490b0b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp}
  38:	3b0b3a13 	blcc	2ce88c <gpio_event_clear+0x2ce650>
  3c:	010b390b 	tsteq	fp, fp, lsl #18
  40:	06000013 			; <UNDEFINED> instruction: 0x06000013
  44:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
  48:	00000b1c 	andeq	r0, r0, ip, lsl fp
  4c:	03002807 	movweq	r2, #2055	; 0x807
  50:	00061c0e 	andeq	r1, r6, lr, lsl #24
  54:	012e0800 			; <UNDEFINED> instruction: 0x012e0800
  58:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  5c:	0b3b0b3a 	bleq	ec2d4c <gpio_event_clear+0xec2b10>
  60:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  64:	06120111 			; <UNDEFINED> instruction: 0x06120111
  68:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  6c:	00130119 	andseq	r0, r3, r9, lsl r1
  70:	00050900 	andeq	r0, r5, r0, lsl #18
  74:	0b3a0803 	bleq	e82088 <gpio_event_clear+0xe81e4c>
  78:	0b390b3b 	bleq	e42d6c <gpio_event_clear+0xe42b30>
  7c:	17021349 	strne	r1, [r2, -r9, asr #6]
  80:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
  84:	82890a00 	addhi	r0, r9, #0, 20
  88:	01110001 	tsteq	r1, r1
  8c:	00001331 	andeq	r1, r0, r1, lsr r3
  90:	0182890b 	orreq	r8, r2, fp, lsl #18
  94:	31011101 	tstcc	r1, r1, lsl #2
  98:	00130113 	andseq	r0, r3, r3, lsl r1
  9c:	828a0c00 	addhi	r0, sl, #0, 24
  a0:	18020001 	stmdane	r2, {r0}
  a4:	00184291 	mulseq	r8, r1, r2
  a8:	012e0d00 			; <UNDEFINED> instruction: 0x012e0d00
  ac:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  b0:	0b3b0b3a 	bleq	ec2da0 <gpio_event_clear+0xec2b64>
  b4:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  b8:	01111349 	tsteq	r1, r9, asr #6
  bc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  c0:	01194297 			; <UNDEFINED> instruction: 0x01194297
  c4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  c8:	08030034 	stmdaeq	r3, {r2, r4, r5}
  cc:	0b3b0b3a 	bleq	ec2dbc <gpio_event_clear+0xec2b80>
  d0:	13490b39 	movtne	r0, #39737	; 0x9b39
  d4:	42b71702 	adcsmi	r1, r7, #524288	; 0x80000
  d8:	0f000017 	svceq	0x00000017
  dc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  e0:	19341349 	ldmdbne	r4!, {r0, r3, r6, r8, r9, ip}
  e4:	00001802 	andeq	r1, r0, r2, lsl #16
  e8:	49010110 	stmdbmi	r1, {r4, r8}
  ec:	00130113 	andseq	r0, r3, r3, lsl r1
  f0:	00211100 	eoreq	r1, r1, r0, lsl #2
  f4:	0b2f1349 	bleq	bc4e20 <gpio_event_clear+0xbc4be4>
  f8:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
  fc:	11010182 	smlabbne	r1, r2, r1, r0
 100:	00133101 	andseq	r3, r3, r1, lsl #2
 104:	00051300 	andeq	r1, r5, r0, lsl #6
 108:	0b3a0e03 	bleq	e8391c <gpio_event_clear+0xe836e0>
 10c:	0b390b3b 	bleq	e42e00 <gpio_event_clear+0xe42bc4>
 110:	17021349 	strne	r1, [r2, -r9, asr #6]
 114:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 118:	00341400 	eorseq	r1, r4, r0, lsl #8
 11c:	0b3a0e03 	bleq	e83930 <gpio_event_clear+0xe836f4>
 120:	0b390b3b 	bleq	e42e14 <gpio_event_clear+0xe42bd8>
 124:	17021349 	strne	r1, [r2, -r9, asr #6]
 128:	001742b7 			; <UNDEFINED> instruction: 0x001742b7
 12c:	00341500 	eorseq	r1, r4, r0, lsl #10
 130:	0b3a0803 	bleq	e82144 <gpio_event_clear+0xe81f08>
 134:	0b390b3b 	bleq	e42e28 <gpio_event_clear+0xe42bec>
 138:	0b1c1349 	bleq	704e64 <gpio_event_clear+0x704c28>
 13c:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
 140:	3a0e0301 	bcc	380d4c <gpio_event_clear+0x380b10>
 144:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 148:	1119270b 	tstne	r9, fp, lsl #14
 14c:	40061201 	andmi	r1, r6, r1, lsl #4
 150:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 154:	00001301 	andeq	r1, r0, r1, lsl #6
 158:	0b000f17 	bleq	3dbc <gpio_event_clear+0x3b80>
 15c:	0013490b 	andseq	r4, r3, fp, lsl #18
 160:	00351800 	eorseq	r1, r5, r0, lsl #16
 164:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
 168:	3c193f00 	ldccc	15, cr3, [r9], {-0}
 16c:	030e6e19 	movweq	r6, #60953	; 0xee19
 170:	3b0b3a0e 	blcc	2ce9b0 <gpio_event_clear+0x2ce774>
 174:	000b390b 	andeq	r3, fp, fp, lsl #18
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	0000023c 	andeq	r0, r0, ip, lsr r2
   8:	0000024f 	andeq	r0, r0, pc, asr #4
   c:	4f500001 	svcmi	0x00500001
  10:	6c000002 	stcvs	0, cr0, [r0], {2}
  14:	01000002 	tsteq	r0, r2
  18:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  2c:	00000200 	andeq	r0, r0, r0, lsl #4
  30:	0000020c 	andeq	r0, r0, ip, lsl #4
  34:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
  38:	10000002 	andne	r0, r0, r2
  3c:	04000002 	streq	r0, [r0], #-2
  40:	5001f300 	andpl	pc, r1, r0, lsl #6
  44:	0002109f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
  48:	00021b00 	andeq	r1, r2, r0, lsl #22
  4c:	50000100 	andpl	r0, r0, r0, lsl #2
  50:	0000021b 	andeq	r0, r0, fp, lsl r2
  54:	0000022c 	andeq	r0, r0, ip, lsr #4
  58:	2c540001 	mrrccs	0, 0, r0, r4, cr1
  5c:	3c000002 	stccc	0, cr0, [r0], {2}
  60:	04000002 	streq	r0, [r0], #-2
  64:	5001f300 	andpl	pc, r1, r0, lsl #6
  68:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
  6c:	00000000 	andeq	r0, r0, r0
  70:	2c000000 	stccs	0, cr0, [r0], {-0}
  74:	3c000002 	stccc	0, cr0, [r0], {2}
  78:	01000002 	tsteq	r0, r2
  7c:	00005400 	andeq	r5, r0, r0, lsl #8
	...
  90:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
  94:	01c80000 	biceq	r0, r8, r0
  98:	00010000 	andeq	r0, r1, r0
  9c:	0001c850 	andeq	ip, r1, r0, asr r8
  a0:	0001cb00 	andeq	ip, r1, r0, lsl #22
  a4:	51000100 	mrspl	r0, (UNDEF: 16)
  a8:	000001cb 	andeq	r0, r0, fp, asr #3
  ac:	000001d4 	ldrdeq	r0, [r0], -r4
  b0:	01f30004 	mvnseq	r0, r4
  b4:	01d49f50 	bicseq	r9, r4, r0, asr pc
  b8:	01e80000 	mvneq	r0, r0
  bc:	00010000 	andeq	r0, r1, r0
  c0:	0001e850 	andeq	lr, r1, r0, asr r8
  c4:	0001eb00 	andeq	lr, r1, r0, lsl #22
  c8:	91000200 	mrsls	r0, R8_usr
  cc:	0001eb68 	andeq	lr, r1, r8, ror #22
  d0:	00020000 	andeq	r0, r2, r0
  d4:	f3000400 	vshl.u8	d0, d0, d0
  d8:	009f5001 	addseq	r5, pc, r1
	...
  ec:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
  f0:	74000001 	strvc	r0, [r0], #-1
  f4:	01000001 	tsteq	r0, r1
  f8:	01745000 	cmneq	r4, r0
  fc:	01770000 	cmneq	r7, r0
 100:	00010000 	andeq	r0, r1, r0
 104:	00017751 	andeq	r7, r1, r1, asr r7
 108:	00018000 	andeq	r8, r1, r0
 10c:	f3000400 	vshl.u8	d0, d0, d0
 110:	809f5001 	addshi	r5, pc, r1
 114:	94000001 	strls	r0, [r0], #-1
 118:	01000001 	tsteq	r0, r1
 11c:	01945000 	orrseq	r5, r4, r0
 120:	01970000 	orrseq	r0, r7, r0
 124:	00020000 	andeq	r0, r2, r0
 128:	01976891 			; <UNDEFINED> instruction: 0x01976891
 12c:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
 130:	00040000 	andeq	r0, r4, r0
 134:	9f5001f3 	svcls	0x005001f3
	...
 144:	01380000 	teqeq	r8, r0
 148:	014c0000 	mrseq	r0, (UNDEF: 76)
 14c:	00010000 	andeq	r0, r1, r0
 150:	00014c50 	andeq	r4, r1, r0, asr ip
 154:	00014f00 	andeq	r4, r1, r0, lsl #30
 158:	51000100 	mrspl	r0, (UNDEF: 16)
 15c:	0000014f 	andeq	r0, r0, pc, asr #2
 160:	00000158 	andeq	r0, r0, r8, asr r1
 164:	01f30004 	mvnseq	r0, r4
 168:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 178:	00000118 	andeq	r0, r0, r8, lsl r1
 17c:	0000012c 	andeq	r0, r0, ip, lsr #2
 180:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 184:	2f000001 	svccs	0x00000001
 188:	01000001 	tsteq	r0, r1
 18c:	012f5100 			; <UNDEFINED> instruction: 0x012f5100
 190:	01380000 	teqeq	r8, r0
 194:	00040000 	andeq	r0, r4, r0
 198:	9f5001f3 	svcls	0x005001f3
	...
 1a8:	00f80000 	rscseq	r0, r8, r0
 1ac:	010c0000 	mrseq	r0, (UNDEF: 12)
 1b0:	00010000 	andeq	r0, r1, r0
 1b4:	00010c50 	andeq	r0, r1, r0, asr ip
 1b8:	00010f00 	andeq	r0, r1, r0, lsl #30
 1bc:	51000100 	mrspl	r0, (UNDEF: 16)
 1c0:	0000010f 	andeq	r0, r0, pc, lsl #2
 1c4:	00000118 	andeq	r0, r0, r8, lsl r1
 1c8:	01f30004 	mvnseq	r0, r4
 1cc:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 1dc:	000000d8 	ldrdeq	r0, [r0], -r8
 1e0:	000000ec 	andeq	r0, r0, ip, ror #1
 1e4:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
 1e8:	ef000000 	svc	0x00000000
 1ec:	01000000 	mrseq	r0, (UNDEF: 0)
 1f0:	00ef5100 	rsceq	r5, pc, r0, lsl #2
 1f4:	00f80000 	rscseq	r0, r8, r0
 1f8:	00040000 	andeq	r0, r4, r0
 1fc:	9f5001f3 	svcls	0x005001f3
	...
 210:	00700000 	rsbseq	r0, r0, r0
 214:	008c0000 	addeq	r0, ip, r0
 218:	00010000 	andeq	r0, r1, r0
 21c:	00008c50 	andeq	r8, r0, r0, asr ip
 220:	00009400 	andeq	r9, r0, r0, lsl #8
 224:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
 228:	00000094 	muleq	r0, r4, r0
 22c:	000000a4 	andeq	r0, r0, r4, lsr #1
 230:	01f30004 	mvnseq	r0, r4
 234:	00a49f50 	adceq	r9, r4, r0, asr pc
 238:	00bc0000 	adcseq	r0, ip, r0
 23c:	00010000 	andeq	r0, r1, r0
 240:	0000bc50 	andeq	fp, r0, r0, asr ip
 244:	0000d800 	andeq	sp, r0, r0, lsl #16
 248:	f3000400 	vshl.u8	d0, d0, d0
 24c:	009f5001 	addseq	r5, pc, r1
	...
 258:	00009000 	andeq	r9, r0, r0
 25c:	00009800 	andeq	r9, r0, r0, lsl #16
 260:	50000100 	andpl	r0, r0, r0, lsl #2
	...
 26c:	00940000 	addseq	r0, r4, r0
 270:	00a40000 	adceq	r0, r4, r0
 274:	00010000 	andeq	r0, r1, r0
 278:	00000054 	andeq	r0, r0, r4, asr r0
	...
 284:	00002c00 	andeq	r2, r0, r0, lsl #24
 288:	00004300 	andeq	r4, r0, r0, lsl #6
 28c:	50000100 	andpl	r0, r0, r0, lsl #2
 290:	00000043 	andeq	r0, r0, r3, asr #32
 294:	00000070 	andeq	r0, r0, r0, ror r0
 298:	00550001 	subseq	r0, r5, r1
	...
 2a4:	2c000000 	stccs	0, cr0, [r0], {-0}
 2a8:	43000000 	movwmi	r0, #0
 2ac:	01000000 	mrseq	r0, (UNDEF: 0)
 2b0:	00435100 	subeq	r5, r3, r0, lsl #2
 2b4:	00700000 	rsbseq	r0, r0, r0
 2b8:	00010000 	andeq	r0, r1, r0
 2bc:	00000054 	andeq	r0, r0, r4, asr r0
	...
 2c8:	00002000 	andeq	r2, r0, r0
 2cc:	00002700 	andeq	r2, r0, r0, lsl #14
 2d0:	50000100 	andpl	r0, r0, r0, lsl #2
 2d4:	00000027 	andeq	r0, r0, r7, lsr #32
 2d8:	0000002c 	andeq	r0, r0, ip, lsr #32
 2dc:	01f30004 	mvnseq	r0, r4
 2e0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
 2ec:	00200000 	eoreq	r0, r0, r0
 2f0:	00270000 	eoreq	r0, r7, r0
 2f4:	00010000 	andeq	r0, r1, r0
 2f8:	00002751 	andeq	r2, r0, r1, asr r7
 2fc:	00002c00 	andeq	r2, r0, r0, lsl #24
 300:	f3000400 	vshl.u8	d0, d0, d0
 304:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
 314:	0f000000 	svceq	0x00000000
 318:	01000000 	mrseq	r0, (UNDEF: 0)
 31c:	000f5000 	andeq	r5, pc, r0
 320:	00200000 	eoreq	r0, r0, r0
 324:	00010000 	andeq	r0, r1, r0
 328:	00000054 	andeq	r0, r0, r4, asr r0
	...
 338:	00000f00 	andeq	r0, r0, r0, lsl #30
 33c:	51000100 	mrspl	r0, (UNDEF: 16)
 340:	0000000f 	andeq	r0, r0, pc
 344:	00000020 	andeq	r0, r0, r0, lsr #32
 348:	00550001 	subseq	r0, r5, r1
 34c:	00000000 	andeq	r0, r0, r0
 350:	Address 0x0000000000000350 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000026c 	andeq	r0, r0, ip, ror #4
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000021f 	andeq	r0, r0, pc, lsl r2
   4:	00780003 	rsbseq	r0, r8, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	2f010000 	svccs	0x00010000
  1c:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
  20:	676e652f 	strbvs	r6, [lr, -pc, lsr #10]!
  24:	2f72656c 	svccs	0x0072656c
  28:	73616c63 	cmnvc	r1, #25344	; 0x6300
  2c:	73632f73 	cmnvc	r3, #460	; 0x1cc
  30:	6c303432 	cfldrsvs	mvf3, [r0], #-200	; 0xffffff38
  34:	32322d78 	eorscc	r2, r2, #120, 26	; 0x1e00
  38:	2f727073 	svccs	0x00727073
  3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
  40:	692f6970 	stmdbvs	pc!, {r4, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
  44:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
  48:	00006564 	andeq	r6, r0, r4, ror #10
  4c:	6f697067 	svcvs	0x00697067
  50:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
  54:	0000632e 	andeq	r6, r0, lr, lsr #6
  58:	70670000 	rsbvc	r0, r7, r0
  5c:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
  60:	00000100 	andeq	r0, r0, r0, lsl #2
  64:	2d697072 	stclcs	0, cr7, [r9, #-456]!	; 0xfffffe38
  68:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
  6c:	70757272 	rsbsvc	r7, r5, r2, ror r2
  70:	682e7374 	stmdavs	lr!, {r2, r4, r5, r6, r8, r9, ip, sp, lr}
  74:	00000100 	andeq	r0, r0, r0, lsl #2
  78:	2e697072 	mcrcs	0, 3, r7, cr9, cr2, {3}
  7c:	00010068 	andeq	r0, r1, r8, rrx
  80:	35050000 	strcc	r0, [r5, #-0]
  84:	00020500 	andeq	r0, r2, r0, lsl #10
  88:	03000000 	movweq	r0, #0
  8c:	01060117 	tsteq	r6, r7, lsl r1
  90:	67060505 	strvs	r0, [r6, -r5, lsl #10]
  94:	01061105 	tsteq	r6, r5, lsl #2
  98:	052e0505 	streq	r0, [lr, #-1285]!	; 0xfffffafb
  9c:	34056701 	strcc	r6, [r5], #-1793	; 0xfffff8ff
  a0:	01062f06 	tsteq	r6, r6, lsl #30
  a4:	2f060505 	svccs	0x00060505
  a8:	2f060105 	svccs	0x00060105
  ac:	31063005 	tstcc	r6, r5
  b0:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
  b4:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
  b8:	05054930 	streq	r4, [r5, #-2352]	; 0xfffff6d0
  bc:	832f6a06 			; <UNDEFINED> instruction: 0x832f6a06
  c0:	05691333 	strbeq	r1, [r9, #-819]!	; 0xfffffccd
  c4:	052f0601 	streq	r0, [pc, #-1537]!	; fffffacb <gpio_event_clear+0xfffff88f>
  c8:	06520624 	ldrbeq	r0, [r2], -r4, lsr #12
  cc:	06050501 	streq	r0, [r5], -r1, lsl #10
  d0:	0200014b 	andeq	r0, r0, #-1073741806	; 0xc0000012
  d4:	00820204 	addeq	r0, r2, r4, lsl #4
  d8:	01020402 	tsteq	r2, r2, lsl #8
  dc:	02040200 	andeq	r0, r4, #0, 4
  e0:	00180514 	andseq	r0, r8, r4, lsl r5
  e4:	06020402 	streq	r0, [r2], -r2, lsl #8
  e8:	04020001 	streq	r0, [r2], #-1
  ec:	05052e02 	streq	r2, [r5, #-3586]	; 0xfffff1fe
  f0:	02040200 	andeq	r0, r4, #0, 4
  f4:	0e052f06 	cdpeq	15, 0, cr2, cr5, cr6, {0}
  f8:	02040200 	andeq	r0, r4, #0, 4
  fc:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 100:	02040200 	andeq	r0, r4, #0, 4
 104:	15052f06 	strne	r2, [r5, #-3846]	; 0xfffff0fa
 108:	02040200 	andeq	r0, r4, #0, 4
 10c:	01050106 	tsteq	r5, r6, lsl #2
 110:	02040200 	andeq	r0, r4, #0, 4
 114:	0005052f 	andeq	r0, r5, pc, lsr #10
 118:	06010402 	streq	r0, [r1], -r2, lsl #8
 11c:	04020061 	streq	r0, [r2], #-97	; 0xffffff9f
 120:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
 124:	ba060104 	blt	18053c <gpio_event_clear+0x180300>
 128:	01040200 	mrseq	r0, R12_usr
 12c:	29052e06 	stmdbcs	r5, {r1, r2, r9, sl, fp, sp}
 130:	05ba0c03 	ldreq	r0, [sl, #3075]!	; 0xc03
 134:	07051305 	streq	r1, [r5, -r5, lsl #6]
 138:	29050106 	stmdbcs	r5, {r1, r2, r8}
 13c:	06050549 	streq	r0, [r5], -r9, asr #10
 140:	054a0631 	strbeq	r0, [sl, #-1585]	; 0xfffff9cf
 144:	2a052f01 	bcs	14bd50 <gpio_event_clear+0x14bb14>
 148:	05055106 	streq	r5, [r5, #-262]	; 0xfffffefa
 14c:	06070513 			; <UNDEFINED> instruction: 0x06070513
 150:	492a0501 	stmdbmi	sl!, {r0, r8, sl}
 154:	31060505 	tstcc	r6, r5, lsl #10
 158:	01054a06 	tsteq	r5, r6, lsl #20
 15c:	0630052f 	ldrteq	r0, [r0], -pc, lsr #10
 160:	1305054d 	movwne	r0, #21837	; 0x554d
 164:	01060705 	tsteq	r6, r5, lsl #14
 168:	05493005 	strbeq	r3, [r9, #-5]
 16c:	06310605 	ldrteq	r0, [r1], -r5, lsl #12
 170:	2f01054a 	svccs	0x0001054a
 174:	4b062f05 	blmi	18bd90 <gpio_event_clear+0x18bb54>
 178:	05130505 	ldreq	r0, [r3, #-1285]	; 0xfffffafb
 17c:	05010607 	streq	r0, [r1, #-1543]	; 0xfffff9f9
 180:	0505492f 	streq	r4, [r5, #-2351]	; 0xfffff6d1
 184:	4a063106 	bmi	18c5a4 <gpio_event_clear+0x18c368>
 188:	052f0105 	streq	r0, [pc, #-261]!	; 8b <.debug_line+0x8b>
 18c:	064e0627 	strbeq	r0, [lr], -r7, lsr #12
 190:	06050501 	streq	r0, [r5], -r1, lsl #10
 194:	060d0567 	streq	r0, [sp], -r7, ror #10
 198:	2e070501 	cfsh32cs	mvfx0, mvfx7, #1
 19c:	4b060905 	blmi	1825b8 <gpio_event_clear+0x18237c>
 1a0:	06130505 	ldreq	r0, [r3], -r5, lsl #10
 1a4:	2f01052e 	svccs	0x0001052e
 1a8:	48060905 	stmdami	r6, {r0, r2, r8, fp}
 1ac:	069e0601 	ldreq	r0, [lr], r1, lsl #12
 1b0:	a227052e 	eorge	r0, r7, #192937984	; 0xb800000
 1b4:	05050106 	streq	r0, [r5, #-262]	; 0xfffffefa
 1b8:	0d056706 	stceq	7, cr6, [r5, #-24]	; 0xffffffe8
 1bc:	07050106 	streq	r0, [r5, -r6, lsl #2]
 1c0:	0609052e 	streq	r0, [r9], -lr, lsr #10
 1c4:	1305054b 	movwne	r0, #21835	; 0x554b
 1c8:	01052e06 	tsteq	r5, r6, lsl #28
 1cc:	0609052f 	streq	r0, [r9], -pc, lsr #10
 1d0:	9e060148 	adflssm	f0, f6, #0.0
 1d4:	27052e06 	strcs	r2, [r5, -r6, lsl #28]
 1d8:	130505a6 	movwne	r0, #21926	; 0x55a6
 1dc:	01060705 	tsteq	r6, r5, lsl #14
 1e0:	054b1005 	strbeq	r1, [fp, #-5]
 1e4:	27053301 	strcs	r3, [r5, -r1, lsl #6]
 1e8:	052e7903 	streq	r7, [lr, #-2307]!	; 0xfffff6fd
 1ec:	2f4d0605 	svccs	0x004d0605
 1f0:	01061305 	tsteq	r6, r5, lsl #6
 1f4:	054a2d05 	strbeq	r2, [sl, #-3333]	; 0xfffff2fb
 1f8:	05052e0e 	streq	r2, [r5, #-3598]	; 0xfffff1f2
 1fc:	052f2f06 	streq	r2, [pc, #-3846]!	; fffff2fe <gpio_event_clear+0xfffff0c2>
 200:	0501060c 	streq	r0, [r1, #-1548]	; 0xfffff9f4
 204:	25052f01 	strcs	r2, [r5, #-3841]	; 0xfffff0ff
 208:	05054d06 	streq	r4, [r5, #-3334]	; 0xfffff2fa
 20c:	06070513 			; <UNDEFINED> instruction: 0x06070513
 210:	49250501 	stmdbmi	r5!, {r0, r8, sl}
 214:	4d060505 	cfstr32mi	mvfx0, [r6, #-20]	; 0xffffffec
 218:	0105832f 	tsteq	r5, pc, lsr #6
 21c:	04022f06 	streq	r2, [r2], #-3846	; 0xfffff0fa
 220:	Address 0x0000000000000220 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f515249 	svcpl	0x00515249
   4:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
   8:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
   c:	7261625f 	rsbvc	r6, r1, #-268435451	; 0xf0000005
  10:	72656972 	rsbvc	r6, r5, #1867776	; 0x1c8000
  14:	33726f00 	cmncc	r2, #0, 30
  18:	75700032 	ldrbvc	r0, [r0, #-50]!	; 0xffffffce
  1c:	00323374 	eorseq	r3, r2, r4, ror r3
  20:	4f495047 	svcmi	0x00495047
  24:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  28:	50470030 	subpl	r0, r7, r0, lsr r0
  2c:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
  30:	0031544e 	eorseq	r5, r1, lr, asr #8
  34:	4f495047 	svcmi	0x00495047
  38:	544e495f 	strbpl	r4, [lr], #-2399	; 0xfffff6a1
  3c:	50470032 	subpl	r0, r7, r2, lsr r0
  40:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
  44:	0033544e 	eorseq	r5, r3, lr, asr #8
  48:	6f697067 	svcvs	0x00697067
  4c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  50:	7973615f 	ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
  54:	725f636e 	subsvc	r6, pc, #-1207959551	; 0xb8000001
  58:	6e697369 	cdpvs	3, 6, cr7, cr9, cr9, {3}
  5c:	64655f67 	strbtvs	r5, [r5], #-3943	; 0xfffff099
  60:	44006567 	strmi	r6, [r0], #-1383	; 0xfffffa99
  64:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
  68:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
  6c:	5f735152 	svcpl	0x00735152
  70:	68730032 	ldmdavs	r3!, {r1, r4, r5}^
  74:	2074726f 	rsbscs	r7, r4, pc, ror #4
  78:	00746e69 	rsbseq	r6, r4, r9, ror #28
  7c:	646e6570 	strbtvs	r6, [lr], #-1392	; 0xfffffa90
  80:	00676e69 	rsbeq	r6, r7, r9, ror #28
  84:	33545550 	cmpcc	r4, #80, 10	; 0x14000000
  88:	49460032 	stmdbmi	r6, {r1, r4, r5}^
  8c:	6f635f51 	svcvs	0x00635f51
  90:	6f72746e 	svcvs	0x0072746e
  94:	7369006c 	cmnvc	r9, #108, 0	; 0x6c
  98:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
  9c:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
  a0:	50470074 	subpl	r0, r7, r4, ror r0
  a4:	4c5f4f49 	mrrcmi	15, 4, r4, pc, cr9	; <UNPREDICTABLE>
  a8:	445f574f 	ldrbmi	r5, [pc], #-1871	; b0 <.debug_str+0xb0>
  ac:	43455445 	movtmi	r5, #21573	; 0x5445
  b0:	69730054 	ldmdbvs	r3!, {r2, r4, r6}^
  b4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  b8:	61686320 	cmnvs	r8, r0, lsr #6
  bc:	70670072 	rsbvc	r0, r7, r2, ror r0
  c0:	655f6f69 	ldrbvs	r6, [pc, #-3945]	; fffff15f <gpio_event_clear+0xffffef23>
  c4:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
  c8:	6f6c5f65 	svcvs	0x006c5f65
  cc:	746e695f 	strbtvc	r6, [lr], #-2399	; 0xfffff6a1
  d0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  d4:	6f6c2067 	svcvs	0x006c2067
  d8:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
  dc:	6c00746e 	cfstrsvs	mvf7, [r0], {110}	; 0x6e
  e0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
  e4:	00746e69 	rsbseq	r6, r4, r9, ror #28
  e8:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
  ec:	465f5f00 	ldrbmi	r5, [pc], -r0, lsl #30
  f0:	54434e55 	strbpl	r4, [r3], #-3669	; 0xfffff1ab
  f4:	5f4e4f49 	svcpl	0x004e4f49
  f8:	5047005f 	subpl	r0, r7, pc, asr r0
  fc:	415f4f49 	cmpmi	pc, r9, asr #30
 100:	434e5953 	movtmi	r5, #59731	; 0xe953
 104:	5349525f 	movtpl	r5, #37471	; 0x925f
 108:	5f474e49 	svcpl	0x00474e49
 10c:	45474445 	strbmi	r4, [r7, #-1093]	; 0xfffffbbb
 110:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 114:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 118:	65735f74 	ldrbvs	r5, [r3, #-3956]!	; 0xfffff08c
 11c:	6c630074 	stclvs	0, cr0, [r3], #-464	; 0xfffffe30
 120:	5f6e6165 	svcpl	0x006e6165
 124:	6f626572 	svcvs	0x00626572
 128:	4700746f 	strmi	r7, [r0, -pc, ror #8]
 12c:	5f4f4950 	svcpl	0x004f4950
 130:	49534952 	ldmdbmi	r3, {r1, r4, r6, r8, fp, lr}^
 134:	455f474e 	ldrbmi	r4, [pc, #-1870]	; fffff9ee <gpio_event_clear+0xfffff7b2>
 138:	00454744 	subeq	r4, r5, r4, asr #14
 13c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 140:	495f656c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 144:	5f735152 	svcpl	0x00735152
 148:	6e450031 	mcrvs	0, 2, r0, cr5, cr1, {1}
 14c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 150:	5152495f 	cmppl	r2, pc, asr r9
 154:	00325f73 	eorseq	r5, r2, r3, ror pc
 158:	3233524f 	eorscc	r5, r3, #-268435452	; 0xf0000004
 15c:	736e7500 	cmnvc	lr, #0, 10
 160:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 164:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
 168:	44007261 	strmi	r7, [r0], #-609	; 0xfffffd9f
 16c:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 170:	425f656c 	subsmi	r6, pc, #108, 10	; 0x1b000000
 174:	63697361 	cmnvs	r9, #-2080374783	; 0x84000001
 178:	5152495f 	cmppl	r2, pc, asr r9
 17c:	70670073 	rsbvc	r0, r7, r3, ror r0
 180:	695f6f69 	ldmdbvs	pc, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
 184:	615f746e 	cmpvs	pc, lr, ror #8
 188:	636e7973 	cmnvs	lr, #1884160	; 0x1cc000
 18c:	6c61665f 	stclvs	6, cr6, [r1], #-380	; 0xfffffe84
 190:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
 194:	6764655f 			; <UNDEFINED> instruction: 0x6764655f
 198:	4e470065 	cdpmi	0, 4, cr0, cr7, cr5, {3}
 19c:	39432055 	stmdbcc	r3, {r0, r2, r4, r6, sp}^
 1a0:	30312039 	eorscc	r2, r1, r9, lsr r0
 1a4:	312e332e 			; <UNDEFINED> instruction: 0x312e332e
 1a8:	32303220 	eorscc	r3, r0, #32, 4
 1ac:	32383031 	eorscc	r3, r8, #49, 0	; 0x31
 1b0:	72282034 	eorvc	r2, r8, #52, 0	; 0x34
 1b4:	61656c65 	cmnvs	r5, r5, ror #24
 1b8:	20296573 	eorcs	r6, r9, r3, ror r5
 1bc:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 1c0:	72613d75 	rsbvc	r3, r1, #7488	; 0x1d40
 1c4:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1c8:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 1cc:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1d0:	6e75746d 	cdpvs	4, 7, cr7, cr5, cr13, {3}
 1d4:	72613d65 	rsbvc	r3, r1, #6464	; 0x1940
 1d8:	3731316d 	ldrcc	r3, [r1, -sp, ror #2]!
 1dc:	667a6a36 			; <UNDEFINED> instruction: 0x667a6a36
 1e0:	2d20732d 	stccs	3, cr7, [r0, #-180]!	; 0xffffff4c
 1e4:	6f6c666d 	svcvs	0x006c666d
 1e8:	612d7461 			; <UNDEFINED> instruction: 0x612d7461
 1ec:	733d6962 	teqvc	sp, #1605632	; 0x188000
 1f0:	2074666f 	rsbscs	r6, r4, pc, ror #12
 1f4:	72616d2d 	rsbvc	r6, r1, #2880	; 0xb40
 1f8:	6d2d206d 	stcvs	0, cr2, [sp, #-436]!	; 0xfffffe4c
 1fc:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
 200:	6d72613d 	ldfvse	f6, [r2, #-244]!	; 0xffffff0c
 204:	7a6b3676 	bvc	1acdbe4 <gpio_event_clear+0x1acd9a8>
 208:	67672d20 	strbvs	r2, [r7, -r0, lsr #26]!
 20c:	2d206264 	sfmcs	f6, 4, [r0, #-400]!	; 0xfffffe70
 210:	2d20674f 	stccs	7, cr6, [r0, #-316]!	; 0xfffffec4
 214:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
 218:	39756e67 	ldmdbcc	r5!, {r0, r1, r2, r5, r6, r9, sl, fp, sp, lr}^
 21c:	662d2039 			; <UNDEFINED> instruction: 0x662d2039
 220:	65657266 	strbvs	r7, [r5, #-614]!	; 0xfffffd9a
 224:	6e617473 	mcrvs	4, 3, r7, cr1, cr3, {3}
 228:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
 22c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 230:	49485f4f 	stmdbmi	r8, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
 234:	445f4847 	ldrbmi	r4, [pc], #-2119	; 23c <.debug_str+0x23c>
 238:	43455445 	movtmi	r5, #21573	; 0x5445
 23c:	6f6c0054 	svcvs	0x006c0054
 240:	6c20676e 	stcvs	7, cr6, [r0], #-440	; 0xfffffe48
 244:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 248:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 24c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 250:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 254:	736e7500 	cmnvc	lr, #0, 10
 258:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
 25c:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
 260:	50470074 	subpl	r0, r7, r4, ror r0
 264:	425f4f49 	subsmi	r4, pc, #292	; 0x124
 268:	00455341 	subeq	r5, r5, r1, asr #6
 26c:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
 270:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
 274:	6e676973 			; <UNDEFINED> instruction: 0x6e676973
 278:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
 27c:	4900746e 	stmdbmi	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
 280:	705f5152 	subsvc	r5, pc, r2, asr r1	; <UNPREDICTABLE>
 284:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
 288:	325f676e 	subscc	r6, pc, #28835840	; 0x1b80000
 28c:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 290:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 294:	61665f74 	smcvs	26100	; 0x65f4
 298:	6e696c6c 	cdpvs	12, 6, cr6, cr9, cr12, {3}
 29c:	64655f67 	strbtvs	r5, [r5], #-3943	; 0xfffff099
 2a0:	63006567 	movwvs	r6, #1383	; 0x567
 2a4:	00726168 	rsbseq	r6, r2, r8, ror #2
 2a8:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; 1f4 <.debug_str+0x1f4>
 2ac:	6e652f65 	cdpvs	15, 6, cr2, cr5, cr5, {3}
 2b0:	72656c67 	rsbvc	r6, r5, #26368	; 0x6700
 2b4:	616c632f 	cmnvs	ip, pc, lsr #6
 2b8:	632f7373 			; <UNDEFINED> instruction: 0x632f7373
 2bc:	30343273 	eorscc	r3, r4, r3, ror r2
 2c0:	322d786c 	eorcc	r7, sp, #108, 16	; 0x6c0000
 2c4:	72707332 	rsbsvc	r7, r0, #-939524096	; 0xc8000000
 2c8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
 2cc:	732f6970 			; <UNDEFINED> instruction: 0x732f6970
 2d0:	66666174 			; <UNDEFINED> instruction: 0x66666174
 2d4:	6972702d 	ldmdbvs	r2!, {r0, r2, r3, r5, ip, sp, lr}^
 2d8:	65746176 	ldrbvs	r6, [r4, #-374]!	; 0xfffffe8a
 2dc:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 2e0:	006b746e 	rsbeq	r7, fp, lr, ror #8
 2e4:	6f697067 	svcvs	0x00697067
 2e8:	746e692d 	strbtvc	r6, [lr], #-2349	; 0xfffff6d3
 2ec:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
 2f0:	5f6f6970 	svcpl	0x006f6970
 2f4:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
 2f8:	685f656c 	ldmdavs	pc, {r2, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 2fc:	6e695f69 	cdpvs	15, 6, cr5, cr9, cr9, {3}
 300:	70670074 	rsbvc	r0, r7, r4, ror r0
 304:	655f6f69 	ldrbvs	r6, [pc, #-3945]	; fffff3a3 <gpio_event_clear+0xfffff167>
 308:	746e6576 	strbtvc	r6, [lr], #-1398	; 0xfffffa8a
 30c:	656c635f 	strbvs	r6, [ip, #-863]!	; 0xfffffca1
 310:	67007261 	strvs	r7, [r0, -r1, ror #4]
 314:	5f6f6970 	svcpl	0x006f6970
 318:	5f746e69 	svcpl	0x00746e69
 31c:	69736972 	ldmdbvs	r3!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 320:	655f676e 	ldrbvs	r6, [pc, #-1902]	; fffffbba <gpio_event_clear+0xfffff97e>
 324:	00656764 	rsbeq	r6, r5, r4, ror #14
 328:	61736944 	cmnvs	r3, r4, asr #18
 32c:	5f656c62 	svcpl	0x00656c62
 330:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
 334:	6c00315f 	stfvss	f3, [r0], {95}	; 0x5f
 338:	20676e6f 	rsbcs	r6, r7, pc, ror #28
 33c:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 340:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 344:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
 348:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 34c:	41465f4f 	cmpmi	r6, pc, asr #30
 350:	4e494c4c 	cdpmi	12, 4, cr4, cr9, cr12, {2}
 354:	44455f47 	strbmi	r5, [r5], #-3911	; 0xfffff0b9
 358:	45004547 	strmi	r4, [r0, #-1351]	; 0xfffffab9
 35c:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
 360:	61425f65 	cmpvs	r2, r5, ror #30
 364:	5f636973 	svcpl	0x00636973
 368:	73515249 	cmpvc	r1, #-1879048188	; 0x90000004
 36c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
 370:	53415f4f 	movtpl	r5, #8015	; 0x1f4f
 374:	5f434e59 	svcpl	0x00434e59
 378:	4c4c4146 	stfmie	f4, [ip], {70}	; 0x46
 37c:	5f474e49 	svcpl	0x00474e49
 380:	45474445 	strbmi	r4, [r7, #-1093]	; 0xfffffbbb
 384:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
 388:	6e695f6f 	cdpvs	15, 6, cr5, cr9, cr15, {3}
 38c:	70670074 	rsbvc	r0, r7, r4, ror r0
 390:	655f6f69 	ldrbvs	r6, [pc, #-3945]	; fffff42f <gpio_event_clear+0xfffff1f3>
 394:	746e6576 	strbtvc	r6, [lr], #-1398	; 0xfffffa8a
 398:	7465645f 	strbtvc	r6, [r5], #-1119	; 0xfffffba1
 39c:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
 3a0:	45470064 	strbmi	r0, [r7, #-100]	; 0xffffff9c
 3a4:	00323354 	eorseq	r3, r2, r4, asr r3
 3a8:	33746567 	cmncc	r4, #432013312	; 0x19c00000
 3ac:	52490032 	subpl	r0, r9, #50, 0	; 0x32
 3b0:	65705f51 	ldrbvs	r5, [r0, #-3921]!	; 0xfffff0af
 3b4:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 3b8:	00315f67 	eorseq	r5, r1, r7, ror #30
 3bc:	5f515249 	svcpl	0x00515249
 3c0:	69736162 	ldmdbvs	r3!, {r1, r5, r6, r8, sp, lr}^
 3c4:	65705f63 	ldrbvs	r5, [r0, #-3939]!	; 0xfffff09d
 3c8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 3cc:	50470067 	subpl	r0, r7, r7, rrx
 3d0:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; fffff48f <gpio_event_clear+0xfffff253>
 3d4:	544e4556 	strbpl	r4, [lr], #-1366	; 0xfffffaaa
 3d8:	5445445f 	strbpl	r4, [r5], #-1119	; 0xfffffba1
 3dc:	30544345 	subscc	r4, r4, r5, asr #6
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	4728203a 			; <UNDEFINED> instruction: 0x4728203a
   8:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
   c:	45206d72 	strmi	r6, [r0, #-3442]!	; 0xfffff28e
  10:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  14:	20646564 	rsbcs	r6, r4, r4, ror #10
  18:	6c6f6f54 	stclvs	15, cr6, [pc], #-336	; fffffed0 <gpio_event_clear+0xfffffc94>
  1c:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  20:	3031206e 	eorscc	r2, r1, lr, rrx
  24:	322d332e 	eorcc	r3, sp, #-1207959552	; 0xb8000000
  28:	2e313230 	mrccs	2, 1, r3, cr1, cr0, {1}
  2c:	20293031 	eorcs	r3, r9, r1, lsr r0
  30:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  34:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  38:	30313230 	eorscc	r3, r1, r0, lsr r2
  3c:	20343238 	eorscs	r3, r4, r8, lsr r2
  40:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  44:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  48:	Address 0x0000000000000048 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
	...
  1c:	00000020 	andeq	r0, r0, r0, lsr #32
  20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
  24:	86038504 	strhi	r8, [r3], -r4, lsl #10
  28:	00018e02 	andeq	r8, r1, r2, lsl #28
  2c:	00000014 	andeq	r0, r0, r4, lsl r0
  30:	00000000 	andeq	r0, r0, r0
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	0000000c 	andeq	r0, r0, ip
  3c:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
  44:	00000018 	andeq	r0, r0, r8, lsl r0
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000002c 	andeq	r0, r0, ip, lsr #32
  50:	00000044 	andeq	r0, r0, r4, asr #32
  54:	84100e46 	ldrhi	r0, [r0], #-3654	; 0xfffff1ba
  58:	86038504 	strhi	r8, [r3], -r4, lsl #10
  5c:	00018e02 	andeq	r8, r1, r2, lsl #28
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	00000000 	andeq	r0, r0, r0
  68:	00000070 	andeq	r0, r0, r0, ror r0
  6c:	00000068 	andeq	r0, r0, r8, rrx
  70:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
  74:	42018e02 	andmi	r8, r1, #2, 28
  78:	0a54100e 	beq	15040b8 <gpio_event_clear+0x1503e7c>
  7c:	0b42080e 	bleq	10820bc <gpio_event_clear+0x1081e80>
  80:	00000014 	andeq	r0, r0, r4, lsl r0
  84:	00000000 	andeq	r0, r0, r0
  88:	000000d8 	ldrdeq	r0, [r0], -r8
  8c:	00000020 	andeq	r0, r0, r0, lsr #32
  90:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  94:	00018e02 	andeq	r8, r1, r2, lsl #28
  98:	00000014 	andeq	r0, r0, r4, lsl r0
  9c:	00000000 	andeq	r0, r0, r0
  a0:	000000f8 	strdeq	r0, [r0], -r8
  a4:	00000020 	andeq	r0, r0, r0, lsr #32
  a8:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  ac:	00018e02 	andeq	r8, r1, r2, lsl #28
  b0:	00000014 	andeq	r0, r0, r4, lsl r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	00000118 	andeq	r0, r0, r8, lsl r1
  bc:	00000020 	andeq	r0, r0, r0, lsr #32
  c0:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  c4:	00018e02 	andeq	r8, r1, r2, lsl #28
  c8:	00000014 	andeq	r0, r0, r4, lsl r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	00000138 	andeq	r0, r0, r8, lsr r1
  d4:	00000020 	andeq	r0, r0, r0, lsr #32
  d8:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
  dc:	00018e02 	andeq	r8, r1, r2, lsl #28
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	00000000 	andeq	r0, r0, r0
  e8:	00000158 	andeq	r0, r0, r8, asr r1
  ec:	00000054 	andeq	r0, r0, r4, asr r0
  f0:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
  f4:	100e4201 	andne	r4, lr, r1, lsl #4
  f8:	040e0a4e 	streq	r0, [lr], #-2638	; 0xfffff5b2
  fc:	00000b42 	andeq	r0, r0, r2, asr #22
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	00000000 	andeq	r0, r0, r0
 108:	000001ac 	andeq	r0, r0, ip, lsr #3
 10c:	00000054 	andeq	r0, r0, r4, asr r0
 110:	8e040e42 	cdphi	14, 0, cr0, cr4, cr2, {2}
 114:	100e4201 	andne	r4, lr, r1, lsl #4
 118:	040e0a4e 	streq	r0, [lr], #-2638	; 0xfffff5b2
 11c:	00000b42 	andeq	r0, r0, r2, asr #22
 120:	00000014 	andeq	r0, r0, r4, lsl r0
 124:	00000000 	andeq	r0, r0, r0
 128:	00000200 	andeq	r0, r0, r0, lsl #4
 12c:	0000003c 	andeq	r0, r0, ip, lsr r0
 130:	84080e4a 	strhi	r0, [r8], #-3658	; 0xfffff1b6
 134:	00018e02 	andeq	r8, r1, r2, lsl #28
 138:	00000014 	andeq	r0, r0, r4, lsl r0
 13c:	00000000 	andeq	r0, r0, r0
 140:	0000023c 	andeq	r0, r0, ip, lsr r2
 144:	00000030 	andeq	r0, r0, r0, lsr r0
 148:	84080e46 	strhi	r0, [r8], #-3654	; 0xfffff1ba
 14c:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	5a4b3605 	bpl	12cd82c <gpio_event_clear+0x12cd5f0>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <gpio_event_clear+0x461f4>
  28:	22011e01 	andcs	r1, r1, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.


interrupts-asm.:     file format elf32-littlearm


Disassembly of section .text:

00000000 <_interrupt_table>:
   0:	e59ff030 	ldr	pc, [pc, #48]	; 38 <_interrupt_table_data>
   4:	e59ff030 	ldr	pc, [pc, #48]	; 3c <_undefined_instruction_asm>
   8:	e59ff030 	ldr	pc, [pc, #48]	; 40 <_software_interrupt_asm>
   c:	e59ff030 	ldr	pc, [pc, #48]	; 44 <_prefetch_abort_asm>
  10:	e59ff030 	ldr	pc, [pc, #48]	; 48 <_data_abort_asm>
  14:	e59ff01c 	ldr	pc, [pc, #28]	; 38 <_interrupt_table_data>
  18:	e59ff02c 	ldr	pc, [pc, #44]	; 4c <_interrupt_asm>

0000001c <fast_interrupt_asm>:
  1c:	e24ee004 	sub	lr, lr, #4, 0
  20:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
  24:	e92d1fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
  28:	e1a0000e 	mov	r0, lr
  2c:	ebfffffe 	bl	0 <fast_interrupt_vector>
  30:	e8bd1fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
  34:	e8fd8000 	ldm	sp!, {pc}^

00000038 <_interrupt_table_data>:
  38:	00000000 	andeq	r0, r0, r0

0000003c <_undefined_instruction_asm>:
  3c:	00000000 	andeq	r0, r0, r0

00000040 <_software_interrupt_asm>:
  40:	00000000 	andeq	r0, r0, r0

00000044 <_prefetch_abort_asm>:
  44:	00000000 	andeq	r0, r0, r0

00000048 <_data_abort_asm>:
  48:	00000000 	andeq	r0, r0, r0

0000004c <_interrupt_asm>:
  4c:	00000000 	andeq	r0, r0, r0

00000050 <_interrupt_table_end>:
  50:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  54:	e24ee004 	sub	lr, lr, #4, 0
  58:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  5c:	e1a0000e 	mov	r0, lr
  60:	ebfffffe 	bl	0 <interrupt_vector>
  64:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  68:	e1b0f00e 	movs	pc, lr

0000006c <reset_asm>:
  6c:	e24ee004 	sub	lr, lr, #4, 0
  70:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  74:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  78:	e1a0000e 	mov	r0, lr
  7c:	ebfffffe 	bl	0 <reset_vector>
  80:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  84:	e1b0f00e 	movs	pc, lr

00000088 <undefined_instruction_asm>:
  88:	e24ee004 	sub	lr, lr, #4, 0
  8c:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  90:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  94:	e1a0000e 	mov	r0, lr
  98:	ebfffffe 	bl	0 <undefined_instruction_vector>
  9c:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  a0:	e1b0f00e 	movs	pc, lr

000000a4 <prefetch_abort_asm>:
  a4:	e24ee004 	sub	lr, lr, #4, 0
  a8:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  ac:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  b0:	e1a0000e 	mov	r0, lr
  b4:	ebfffffe 	bl	0 <prefetch_abort_vector>
  b8:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  bc:	e1b0f00e 	movs	pc, lr

000000c0 <data_abort_asm>:
  c0:	e24ee008 	sub	lr, lr, #8, 0
  c4:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  c8:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  cc:	e1a0000e 	mov	r0, lr
  d0:	ebfffffe 	bl	0 <data_abort_vector>
  d4:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  d8:	e1b0f00e 	movs	pc, lr

000000dc <software_interrupt_asm>:
  dc:	e24ee004 	sub	lr, lr, #4, 0
  e0:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  e4:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  e8:	e1a0000e 	mov	r0, lr
  ec:	ebfffffe 	bl	0 <syscall_vector>
  f0:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  f4:	e1b0f00e 	movs	pc, lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <software_interrupt_asm+0x168d750>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.


interrupts-vec-:     file format elf32-littlearm


Disassembly of section .text:

00000000 <reset>:
   0:	e24ee004 	sub	lr, lr, #4, 0
   4:	e3a0d409 	mov	sp, #150994944	; 0x9000000
   8:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
   c:	e1a0000e 	mov	r0, lr
  10:	ebfffffe 	bl	0 <reset_vector>
  14:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  18:	e1b0f00e 	movs	pc, lr

0000001c <undef>:
  1c:	e24ee004 	sub	lr, lr, #4, 0
  20:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  24:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  28:	e1a0000e 	mov	r0, lr
  2c:	ebfffffe 	bl	0 <undefined_instruction_vector>
  30:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  34:	e1b0f00e 	movs	pc, lr

00000038 <prefetch_abort>:
  38:	e24ee004 	sub	lr, lr, #4, 0
  3c:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  40:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  44:	e1a0000e 	mov	r0, lr
  48:	ebfffffe 	bl	0 <prefetch_abort_vector>
  4c:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  50:	e1b0f00e 	movs	pc, lr

00000054 <data_abort>:
  54:	e24ee008 	sub	lr, lr, #8, 0
  58:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  5c:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  60:	e1a0000e 	mov	r0, lr
  64:	ebfffffe 	bl	0 <data_abort_vector>
  68:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  6c:	e1b0f00e 	movs	pc, lr

00000070 <interrupt>:
  70:	e24ee004 	sub	lr, lr, #4, 0
  74:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  78:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  7c:	e1a0000e 	mov	r0, lr
  80:	ebfffffe 	bl	0 <int_vector>
  84:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  88:	e1b0f00e 	movs	pc, lr

0000008c <syscall>:
  8c:	e24ee004 	sub	lr, lr, #4, 0
  90:	e3a0d409 	mov	sp, #150994944	; 0x9000000
  94:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  98:	e1a0000e 	mov	r0, lr
  9c:	ebfffffe 	bl	0 <syscall_vector>
  a0:	e8bd5fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
  a4:	e1b0f00e 	movs	pc, lr
  a8:	e320f000 	nop	{0}
  ac:	e320f000 	nop	{0}
  b0:	e320f000 	nop	{0}
  b4:	e320f000 	nop	{0}
  b8:	e320f000 	nop	{0}
  bc:	e320f000 	nop	{0}

000000c0 <default_vec_ints>:
  c0:	eaffffce 	b	0 <reset>
  c4:	eaffffd4 	b	1c <undef>
  c8:	eaffffef 	b	8c <syscall>
  cc:	eaffffd9 	b	38 <prefetch_abort>
  d0:	eaffffdf 	b	54 <data_abort>
  d4:	eaffffc9 	b	0 <reset>
  d8:	eaffffe4 	b	70 <interrupt>

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	4b5a3605 	blmi	168d82c <default_vec_ints+0x168d76c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	44010901 	strmi	r0, [r1], #-2305	; 0xfffff6ff
  1c:	Address 0x000000000000001c is out of bounds.

