LICENSE
MANIFEST.in
Makefile
README.md
VERSION
__init__.py
common.py
install_conda.sh
openram.mk
pyproject.toml
requirements.txt
rom_compiler.py
setpaths.sh
setup.cfg
setup.py
sram_char.py
sram_compiler.py
sram_func.py
compiler/Makefile
compiler/debug.py
compiler/globals.py
compiler/options.py
compiler/rom.py
compiler/rom_config.py
compiler/sram.py
compiler/sram_config.py
compiler/sram_factory.py
compiler/base/__init__.py
compiler/base/channel_route.py
compiler/base/contact.py
compiler/base/delay_data.py
compiler/base/design.py
compiler/base/errors.py
compiler/base/geometry.py
compiler/base/hierarchy_design.py
compiler/base/hierarchy_layout.py
compiler/base/hierarchy_spice.py
compiler/base/lef.py
compiler/base/logical_effort.py
compiler/base/pin_layout.py
compiler/base/power_data.py
compiler/base/rom_verilog.py
compiler/base/route.py
compiler/base/timing_graph.py
compiler/base/utils.py
compiler/base/vector.py
compiler/base/vector3d.py
compiler/base/verilog.py
compiler/base/wire.py
compiler/base/wire_path.py
compiler/base/wire_spice_model.py
compiler/characterizer/__init__.py
compiler/characterizer/analytical_util.py
compiler/characterizer/cacti.py
compiler/characterizer/charutils.py
compiler/characterizer/delay.py
compiler/characterizer/elmore.py
compiler/characterizer/fake_sram.py
compiler/characterizer/functional.py
compiler/characterizer/lib.py
compiler/characterizer/linear_regression.py
compiler/characterizer/measurements.py
compiler/characterizer/model_check.py
compiler/characterizer/neural_network.py
compiler/characterizer/regression_model.py
compiler/characterizer/setup_hold.py
compiler/characterizer/simulation.py
compiler/characterizer/stimuli.py
compiler/characterizer/trim_spice.py
compiler/datasheet/__init__.py
compiler/datasheet/add_db.py
compiler/datasheet/datasheet.py
compiler/datasheet/datasheet_gen.py
compiler/datasheet/table_gen.py
compiler/datasheet/assets/OpenRAM_logo.png
compiler/datasheet/assets/datasheet.css
compiler/datasheet/assets/vlsi_logo.png
compiler/drc/__init__.py
compiler/drc/custom_cell_properties.py
compiler/drc/custom_layer_properties.py
compiler/drc/design_rules.py
compiler/drc/drc_lut.py
compiler/drc/drc_value.py
compiler/drc/module_type.py
compiler/gdsMill/README
compiler/gdsMill/gdsMill.sh
compiler/gdsMill/exampleUserDir/arrayDemo.py
compiler/gdsMill/exampleUserDir/fillerDemo.py
compiler/gdsMill/exampleUserDir/gdsMill.cshrc
compiler/gdsMill/exampleUserDir/quickStart.py
compiler/gdsMill/exampleUserDir/gdsFiles/testLayoutA.gds
compiler/gdsMill/gdsMill/__init__.py
compiler/gdsMill/gdsMill/gds2reader.py
compiler/gdsMill/gdsMill/gds2writer.py
compiler/gdsMill/gdsMill/gdsPrimitives.py
compiler/gdsMill/gdsMill/gdsStreamer.py
compiler/gdsMill/gdsMill/pdfLayout.py
compiler/gdsMill/gdsMill/vlsiLayout.py
compiler/gdsMill/pyx/__init__.py
compiler/gdsMill/pyx/attr.py
compiler/gdsMill/pyx/bbox.py
compiler/gdsMill/pyx/bitmap.py
compiler/gdsMill/pyx/box.py
compiler/gdsMill/pyx/canvas.py
compiler/gdsMill/pyx/color.py
compiler/gdsMill/pyx/config.py
compiler/gdsMill/pyx/connector.py
compiler/gdsMill/pyx/deco.py
compiler/gdsMill/pyx/deformer.py
compiler/gdsMill/pyx/document.py
compiler/gdsMill/pyx/dvifile.py
compiler/gdsMill/pyx/epsfile.py
compiler/gdsMill/pyx/mathutils.py
compiler/gdsMill/pyx/mesh.py
compiler/gdsMill/pyx/normpath.py
compiler/gdsMill/pyx/path.py
compiler/gdsMill/pyx/pattern.py
compiler/gdsMill/pyx/pdfwriter.py
compiler/gdsMill/pyx/pswriter.py
compiler/gdsMill/pyx/siteconfig.py
compiler/gdsMill/pyx/style.py
compiler/gdsMill/pyx/text.py
compiler/gdsMill/pyx/trafo.py
compiler/gdsMill/pyx/type1font.py
compiler/gdsMill/pyx/unit.py
compiler/gdsMill/pyx/version.py
compiler/gdsMill/pyx/font/__init__.py
compiler/gdsMill/pyx/font/_t1code.c
compiler/gdsMill/pyx/font/afm.py
compiler/gdsMill/pyx/font/encoding.py
compiler/gdsMill/pyx/font/t1code.py
compiler/gdsMill/pyx/font/t1font.py
compiler/gdsMill/pyx/graph/__init__.py
compiler/gdsMill/pyx/graph/data.py
compiler/gdsMill/pyx/graph/graph.py
compiler/gdsMill/pyx/graph/key.py
compiler/gdsMill/pyx/graph/style.py
compiler/gdsMill/pyx/graph/axis/__init__.py
compiler/gdsMill/pyx/graph/axis/axis.py
compiler/gdsMill/pyx/graph/axis/painter.py
compiler/gdsMill/pyx/graph/axis/parter.py
compiler/gdsMill/pyx/graph/axis/positioner.py
compiler/gdsMill/pyx/graph/axis/rater.py
compiler/gdsMill/pyx/graph/axis/texter.py
compiler/gdsMill/pyx/graph/axis/tick.py
compiler/gdsMill/pyx/graph/axis/timeaxis.py
compiler/gdsMill/pyx/lfs/10pt.lfs
compiler/gdsMill/pyx/lfs/10ptex.lfs
compiler/gdsMill/pyx/lfs/11pt.lfs
compiler/gdsMill/pyx/lfs/11ptex.lfs
compiler/gdsMill/pyx/lfs/12pt.lfs
compiler/gdsMill/pyx/lfs/12ptex.lfs
compiler/gdsMill/pyx/lfs/createlfs.py
compiler/gdsMill/pyx/lfs/createlfs.tex
compiler/gdsMill/pyx/lfs/foils17pt.lfs
compiler/gdsMill/pyx/lfs/foils20pt.lfs
compiler/gdsMill/pyx/lfs/foils25pt.lfs
compiler/gdsMill/pyx/lfs/foils30pt.lfs
compiler/gdsMill/pyx/pykpathsea/__init__.py
compiler/gdsMill/pyx/pykpathsea/pykpathsea.c
compiler/gdsMill/sram_examples/cell6tDemo.py
compiler/gdsMill/sram_examples/fillerDemo.py
compiler/gdsMill/sram_examples/gdsMill.sh
compiler/gdsMill/sram_examples/layoutB.gds
compiler/gdsMill/sram_examples/newcell.gds
compiler/gdsMill/sram_examples/newcell.py
compiler/gdsMill/sram_examples/printGDS.py
compiler/gdsMill/sram_examples/quickStart.py
compiler/gdsMill/sram_examples/sram_lib16.gds
compiler/gdsMill/sram_examples/sram_lib2.gds
compiler/gdsMill/sram_examples/sys
compiler/model_configs/shared_config.py
compiler/model_configs/sram_10b_64w_4wpr_21las_1rw.py
compiler/model_configs/sram_128b_1024_1rw.py
compiler/model_configs/sram_12b_128w_4wpr_38las_1rw.py
compiler/model_configs/sram_12b_16w_1wpr_1las_1rw.py
compiler/model_configs/sram_12b_256w_16wpr_186las_1rw.py
compiler/model_configs/sram_12b_256w_8wpr_17las_1rw.py
compiler/model_configs/sram_14b_32w_2wpr_23las_1rw.py
compiler/model_configs/sram_15b_512w_8wpr_85las_1rw.py
compiler/model_configs/sram_16b_1024w_16wpr_40las_1rw.py
compiler/model_configs/sram_17b_1024w_16wpr_86las_1rw.py
compiler/model_configs/sram_17b_256w_16wpr_49las_1rw.py
compiler/model_configs/sram_18b_128w_2wpr_7las_1rw.py
compiler/model_configs/sram_18b_32w_1wpr_18las_1rw.py
compiler/model_configs/sram_21b_1024w_4wpr_54las_1rw.py
compiler/model_configs/sram_22b_512w_16wpr_249las_1rw.py
compiler/model_configs/sram_23b_1024w_16wpr_118las_1rw.py
compiler/model_configs/sram_26b_64w_4wpr_23las_1rw.py
compiler/model_configs/sram_27b_1024w_4wpr_89las_1rw.py
compiler/model_configs/sram_27b_256w_8wpr_191las_1rw.py
compiler/model_configs/sram_27b_512w_4wpr_60las_1rw.py
compiler/model_configs/sram_32b_1024_1rw.py
compiler/model_configs/sram_32b_2048_1rw.py
compiler/model_configs/sram_32b_256_1rw.py
compiler/model_configs/sram_32b_32w_1wpr_31las_1rw.py
compiler/model_configs/sram_32b_512_1rw.py
compiler/model_configs/sram_4b_16w_1wpr_4las_1rw.py
compiler/model_configs/sram_4b_32w_2wpr_5las_1rw.py
compiler/model_configs/sram_4b_64w_4wpr_14las_1rw.py
compiler/model_configs/sram_5b_256w_16wpr_75las_1rw.py
compiler/model_configs/sram_64b_1024_1rw.py
compiler/model_configs/sram_64b_512_1rw.py
compiler/model_configs/sram_6b_16w_1wpr_1las_1rw.py
compiler/model_configs/sram_7b_256w_4wpr_25las_1rw.py
compiler/model_configs/sram_7b_64w_2wpr_10las_1rw.py
compiler/model_configs/sram_8b_1024_1rw.py
compiler/model_configs/sram_8b_256_1rw.py
compiler/model_configs/sram_8b_256w_1wpr_1las_1rw.py
compiler/model_configs/sram_8b_512_1rw.py
compiler/model_configs/sram_9b_1024w_4wpr_3las_1rw.py
compiler/model_configs/sram_9b_128w_1wpr_4las_1rw.py
compiler/model_configs/sram_9b_256w_4wpr_15las_1rw.py
compiler/modules/__init__.py
compiler/modules/and2_dec.py
compiler/modules/and3_dec.py
compiler/modules/and4_dec.py
compiler/modules/bank.py
compiler/modules/bitcell_1port.py
compiler/modules/bitcell_2port.py
compiler/modules/bitcell_array.py
compiler/modules/bitcell_base.py
compiler/modules/bitcell_base_array.py
compiler/modules/capped_replica_bitcell_array.py
compiler/modules/col_cap_array.py
compiler/modules/col_cap_bitcell_1port.py
compiler/modules/col_cap_bitcell_2port.py
compiler/modules/column_decoder.py
compiler/modules/column_mux.py
compiler/modules/column_mux_array.py
compiler/modules/control_logic.py
compiler/modules/control_logic_base.py
compiler/modules/control_logic_delay.py
compiler/modules/delay_chain.py
compiler/modules/dff.py
compiler/modules/dff_array.py
compiler/modules/dff_buf.py
compiler/modules/dff_buf_array.py
compiler/modules/dff_inv.py
compiler/modules/dff_inv_array.py
compiler/modules/dummy_array.py
compiler/modules/dummy_bitcell_1port.py
compiler/modules/dummy_bitcell_2port.py
compiler/modules/dummy_pbitcell.py
compiler/modules/global_bitcell_array.py
compiler/modules/hierarchical_decoder.py
compiler/modules/hierarchical_predecode.py
compiler/modules/hierarchical_predecode2x4.py
compiler/modules/hierarchical_predecode3x8.py
compiler/modules/hierarchical_predecode4x16.py
compiler/modules/internal_base.py
compiler/modules/inv_dec.py
compiler/modules/local_bitcell_array.py
compiler/modules/multi_delay_chain.py
compiler/modules/multibank.py
compiler/modules/nand2_dec.py
compiler/modules/nand3_dec.py
compiler/modules/nand4_dec.py
compiler/modules/orig_bitcell_array.py
compiler/modules/pand2.py
compiler/modules/pand3.py
compiler/modules/pand4.py
compiler/modules/pbitcell.py
compiler/modules/pbuf.py
compiler/modules/pbuf_dec.py
compiler/modules/pdriver.py
compiler/modules/pgate.py
compiler/modules/pinv.py
compiler/modules/pinv_dec.py
compiler/modules/pinvbuf.py
compiler/modules/pnand2.py
compiler/modules/pnand3.py
compiler/modules/pnand4.py
compiler/modules/pnor2.py
compiler/modules/port_address.py
compiler/modules/port_data.py
compiler/modules/precharge.py
compiler/modules/precharge_array.py
compiler/modules/ptristate_inv.py
compiler/modules/ptx.py
compiler/modules/pwrite_driver.py
compiler/modules/replica_bitcell_1port.py
compiler/modules/replica_bitcell_2port.py
compiler/modules/replica_bitcell_array.py
compiler/modules/replica_column.py
compiler/modules/replica_pbitcell.py
compiler/modules/rom_address_control_array.py
compiler/modules/rom_address_control_buf.py
compiler/modules/rom_bank.py
compiler/modules/rom_base_array.py
compiler/modules/rom_base_cell.py
compiler/modules/rom_column_mux.py
compiler/modules/rom_column_mux_array.py
compiler/modules/rom_control_logic.py
compiler/modules/rom_decoder.py
compiler/modules/rom_poly_tap.py
compiler/modules/rom_precharge_array.py
compiler/modules/rom_precharge_cell.py
compiler/modules/rom_wordline_driver_array.py
compiler/modules/row_cap_array.py
compiler/modules/row_cap_bitcell_1port.py
compiler/modules/row_cap_bitcell_2port.py
compiler/modules/sense_amp.py
compiler/modules/sense_amp_array.py
compiler/modules/sram_1bank.py
compiler/modules/sram_multibank.py
compiler/modules/sram_multibank_template.v
compiler/modules/template.py
compiler/modules/tri_gate.py
compiler/modules/tri_gate_array.py
compiler/modules/wordline_buffer_array.py
compiler/modules/wordline_driver.py
compiler/modules/wordline_driver_array.py
compiler/modules/write_driver.py
compiler/modules/write_driver_array.py
compiler/modules/write_mask_and_array.py
compiler/router/__init__.py
compiler/router/bbox.py
compiler/router/bbox_node.py
compiler/router/graph.py
compiler/router/graph_node.py
compiler/router/graph_probe.py
compiler/router/graph_shape.py
compiler/router/graph_utils.py
compiler/router/router.py
compiler/router/router_tech.py
compiler/router/signal_escape_router.py
compiler/router/supply_router.py
compiler/tests/00_code_format_check_test.py
compiler/tests/01_library_test.py
compiler/tests/03_contact_test.py
compiler/tests/03_path_test.py
compiler/tests/03_ptx_1finger_nmos_test.py
compiler/tests/03_ptx_1finger_pmos_test.py
compiler/tests/03_ptx_3finger_nmos_test.py
compiler/tests/03_ptx_3finger_pmos_test.py
compiler/tests/03_ptx_4finger_nmos_test.py
compiler/tests/03_ptx_4finger_pmos_test.py
compiler/tests/03_ptx_no_contacts_test.py
compiler/tests/03_wire_test.py
compiler/tests/04_and2_dec_test.py
compiler/tests/04_and3_dec_test.py
compiler/tests/04_and4_dec_test.py
compiler/tests/04_column_mux_1rw_1r_test.py
compiler/tests/04_column_mux_pbitcell_test.py
compiler/tests/04_column_mux_test.py
compiler/tests/04_dff_buf_test.py
compiler/tests/04_dummy_pbitcell_1rw1r1w_test.py
compiler/tests/04_dummy_pbitcell_1rw_test.py
compiler/tests/04_pand2_test.py
compiler/tests/04_pand3_test.py
compiler/tests/04_pand4_test.py
compiler/tests/04_pbitcell_test.py
compiler/tests/04_pbuf_dec_8x_test.py
compiler/tests/04_pbuf_test.py
compiler/tests/04_pdriver_test.py
compiler/tests/04_pinv_100x_test.py
compiler/tests/04_pinv_10x_test.py
compiler/tests/04_pinv_1x_beta_test.py
compiler/tests/04_pinv_1x_test.py
compiler/tests/04_pinv_2x_test.py
compiler/tests/04_pinv_dec_1x_test.py
compiler/tests/04_pinvbuf_test.py
compiler/tests/04_pnand2_test.py
compiler/tests/04_pnand3_test.py
compiler/tests/04_pnand4_test.py
compiler/tests/04_pnor2_test.py
compiler/tests/04_precharge_1rw_1r_test.py
compiler/tests/04_precharge_pbitcell_test.py
compiler/tests/04_precharge_test.py
compiler/tests/04_pwrite_driver_test.py
compiler/tests/04_replica_pbitcell_1rw1r1w_test.py
compiler/tests/04_replica_pbitcell_1rw_test.py
compiler/tests/04_rom_address_control_buf_test.py
compiler/tests/04_rom_precharge_test.py
compiler/tests/04_wordline_driver_test.py
compiler/tests/05_bitcell_array_1rw_1r_test.py
compiler/tests/05_bitcell_array_test.py
compiler/tests/05_dummy_array_test.py
compiler/tests/05_pbitcell_array_test.py
compiler/tests/05_rom_array_test.py
compiler/tests/06_column_decoder_16row_test.py
compiler/tests/06_hierarchical_decoder_132row_1rw_1r_test.py
compiler/tests/06_hierarchical_decoder_132row_test.py
compiler/tests/06_hierarchical_decoder_16row_1rw_1r_test.py
compiler/tests/06_hierarchical_decoder_16row_test.py
compiler/tests/06_hierarchical_decoder_17row_1rw_1r_test.py
compiler/tests/06_hierarchical_decoder_17row_test.py
compiler/tests/06_hierarchical_decoder_32row_1rw_1r_test.py
compiler/tests/06_hierarchical_decoder_32row_test.py
compiler/tests/06_hierarchical_decoder_4096row_1rw_1r_test.py
compiler/tests/06_hierarchical_decoder_4096row_test.py
compiler/tests/06_hierarchical_decoder_512row_1rw_1r_test.py
compiler/tests/06_hierarchical_decoder_512row_test.py
compiler/tests/06_hierarchical_decoder_64row_1rw_1r_test.py
compiler/tests/06_hierarchical_decoder_64row_test.py
compiler/tests/06_hierarchical_decoder_pbitcell_test.py
compiler/tests/06_hierarchical_predecode2x4_1rw_1r_test.py
compiler/tests/06_hierarchical_predecode2x4_pbitcell_test.py
compiler/tests/06_hierarchical_predecode2x4_test.py
compiler/tests/06_hierarchical_predecode3x8_1rw_1r_test.py
compiler/tests/06_hierarchical_predecode3x8_pbitcell_test.py
compiler/tests/06_hierarchical_predecode3x8_test.py
compiler/tests/06_hierarchical_predecode4x16_test.py
compiler/tests/06_rom_decoder_test.py
compiler/tests/07_column_mux_array_16mux_1rw_1r_test.py
compiler/tests/07_column_mux_array_16mux_test.py
compiler/tests/07_column_mux_array_2mux_1rw_1r_test.py
compiler/tests/07_column_mux_array_2mux_test.py
compiler/tests/07_column_mux_array_4mux_1rw_1r_test.py
compiler/tests/07_column_mux_array_4mux_test.py
compiler/tests/07_column_mux_array_8mux_1rw_1r_test.py
compiler/tests/07_column_mux_array_8mux_test.py
compiler/tests/07_column_mux_array_pbitcell_test.py
compiler/tests/07_rom_column_mux_array_test.py
compiler/tests/08_precharge_array_1rw_1r_test.py
compiler/tests/08_precharge_array_test.py
compiler/tests/08_rom_decoder_buffer_array_test.py
compiler/tests/08_rom_precharge_array_test.py
compiler/tests/08_wordline_buffer_array_test.py
compiler/tests/08_wordline_driver_array_1rw_1r_test.py
compiler/tests/08_wordline_driver_array_pbitcell_test.py
compiler/tests/08_wordline_driver_array_test.py
compiler/tests/09_sense_amp_array_1rw_1r_test.py
compiler/tests/09_sense_amp_array_pbitcell_test.py
compiler/tests/09_sense_amp_array_spare_cols_test.py
compiler/tests/09_sense_amp_array_test.py
compiler/tests/10_rom_wordline_driver_array_test.py
compiler/tests/10_write_driver_array_1rw_1r_test.py
compiler/tests/10_write_driver_array_pbitcell_test.py
compiler/tests/10_write_driver_array_spare_cols_test.py
compiler/tests/10_write_driver_array_test.py
compiler/tests/10_write_driver_array_wmask_pbitcell_test.py
compiler/tests/10_write_driver_array_wmask_spare_cols_test.py
compiler/tests/10_write_driver_array_wmask_test.py
compiler/tests/10_write_mask_and_array_1rw_1r_test.py
compiler/tests/10_write_mask_and_array_pbitcell_test.py
compiler/tests/10_write_mask_and_array_test.py
compiler/tests/11_dff_array_test.py
compiler/tests/11_dff_buf_array_test.py
compiler/tests/12_tri_gate_array_test.py
compiler/tests/13_delay_chain_test.py
compiler/tests/14_capped_replica_bitcell_array_bothrbl_1rw_1r_test.py
compiler/tests/14_capped_replica_bitcell_array_dummies_1rw_1r_test.py
compiler/tests/14_capped_replica_bitcell_array_dummies_1rw_test.py
compiler/tests/14_capped_replica_bitcell_array_leftrbl_1rw_1r_test.py
compiler/tests/14_capped_replica_bitcell_array_leftrbl_1rw_test.py
compiler/tests/14_capped_replica_bitcell_array_norbl_1rw_1r_test.py
compiler/tests/14_capped_replica_bitcell_array_norbl_1rw_test.py
compiler/tests/14_capped_replica_bitcell_array_rightrbl_1rw_1r_test.py
compiler/tests/14_replica_bitcell_array_bothrbl_1rw_1r_test.py
compiler/tests/14_replica_bitcell_array_dummies_1rw_1r_test.py
compiler/tests/14_replica_bitcell_array_dummies_1rw_test.py
compiler/tests/14_replica_bitcell_array_leftrbl_1rw_1r_test.py
compiler/tests/14_replica_bitcell_array_leftrbl_1rw_test.py
compiler/tests/14_replica_bitcell_array_norbl_1rw_1r_test.py
compiler/tests/14_replica_bitcell_array_norbl_1rw_test.py
compiler/tests/14_replica_bitcell_array_rightrbl_1rw_1r_test.py
compiler/tests/14_replica_column_1rw_1r_test.py
compiler/tests/14_replica_column_1rw_test.py
compiler/tests/14_replica_pbitcell_1rw1r_array_test.py
compiler/tests/14_replica_pbitcell_1rw_array_test.py
compiler/tests/15_global_bitcell_array_norbl_1rw_1r_test.py
compiler/tests/15_global_bitcell_array_norbl_1rw_test.py
compiler/tests/15_global_bitcell_array_rbl_1rw_1r_test.py
compiler/tests/15_global_bitcell_array_rbl_1rw_test.py
compiler/tests/15_local_bitcell_array_bothrbl_1rw_1r_test.py
compiler/tests/15_local_bitcell_array_dummies_1rw_1r_test.py
compiler/tests/15_local_bitcell_array_dummies_1rw_test.py
compiler/tests/15_local_bitcell_array_leftrbl_1rw_1r_test.py
compiler/tests/15_local_bitcell_array_leftrbl_1rw_test.py
compiler/tests/15_local_bitcell_array_norbl_1rw_1r_test.py
compiler/tests/15_local_bitcell_array_norbl_1rw_test.py
compiler/tests/15_local_bitcell_array_rightrbl_1rw_1r_test.py
compiler/tests/16_control_logic_delay_multiport_test.py
compiler/tests/16_control_logic_delay_r_test.py
compiler/tests/16_control_logic_delay_rw_test.py
compiler/tests/16_control_logic_delay_w_test.py
compiler/tests/16_control_logic_multiport_test.py
compiler/tests/16_control_logic_r_test.py
compiler/tests/16_control_logic_rw_test.py
compiler/tests/16_control_logic_w_test.py
compiler/tests/16_rom_control_logic_test.py
compiler/tests/18_port_address_16rows_1rw_1r_test.py
compiler/tests/18_port_address_16rows_test.py
compiler/tests/18_port_address_256rows_1rw_1r_test.py
compiler/tests/18_port_address_512rows_test.py
compiler/tests/18_port_data_16mux_1rw_1r_test.py
compiler/tests/18_port_data_16mux_test.py
compiler/tests/18_port_data_2mux_1rw_1r_test.py
compiler/tests/18_port_data_2mux_test.py
compiler/tests/18_port_data_4mux_1rw_1r_test.py
compiler/tests/18_port_data_4mux_test.py
compiler/tests/18_port_data_8mux_1rw_1r_test.py
compiler/tests/18_port_data_8mux_test.py
compiler/tests/18_port_data_nomux_1rw_1r_test.py
compiler/tests/18_port_data_nomux_test.py
compiler/tests/18_port_data_spare_cols_test.py
compiler/tests/18_port_data_wmask_1rw_1r_test.py
compiler/tests/18_port_data_wmask_test.py
compiler/tests/19_multi_bank_test.py
compiler/tests/19_pmulti_bank_test.py
compiler/tests/19_psingle_bank_test.py
compiler/tests/19_rom_bank_test.py
compiler/tests/19_single_bank_16mux_1rw_1r_test.py
compiler/tests/19_single_bank_16mux_test.py
compiler/tests/19_single_bank_1w_1r_test.py
compiler/tests/19_single_bank_2mux_1rw_1r_test.py
compiler/tests/19_single_bank_2mux_test.py
compiler/tests/19_single_bank_4mux_1rw_1r_test.py
compiler/tests/19_single_bank_4mux_test.py
compiler/tests/19_single_bank_8mux_1rw_1r_test.py
compiler/tests/19_single_bank_8mux_test.py
compiler/tests/19_single_bank_global_bitline_test.py
compiler/tests/19_single_bank_nomux_1rw_1r_test.py
compiler/tests/19_single_bank_nomux_norbl_1rw_1r_test.py
compiler/tests/19_single_bank_nomux_norbl_test.py
compiler/tests/19_single_bank_nomux_test.py
compiler/tests/19_single_bank_spare_cols_test.py
compiler/tests/19_single_bank_wmask_1rw_1r_test.py
compiler/tests/19_single_bank_wmask_test.py
compiler/tests/20_psram_1bank_2mux_1rw_1w_test.py
compiler/tests/20_psram_1bank_2mux_1rw_1w_wmask_test.py
compiler/tests/20_psram_1bank_2mux_1w_1r_test.py
compiler/tests/20_psram_1bank_2mux_test.py
compiler/tests/20_psram_1bank_4mux_1rw_1r_test.py
compiler/tests/20_sram_1bank_16mux_1rw_1r_test.py
compiler/tests/20_sram_1bank_16mux_test.py
compiler/tests/20_sram_1bank_2mux_1rw_1r_spare_cols_test.py
compiler/tests/20_sram_1bank_2mux_1rw_1r_test.py
compiler/tests/20_sram_1bank_2mux_1w_1r_spare_cols_test.py
compiler/tests/20_sram_1bank_2mux_1w_1r_test.py
compiler/tests/20_sram_1bank_2mux_global_test.py
compiler/tests/20_sram_1bank_2mux_test.py
compiler/tests/20_sram_1bank_2mux_wmask_spare_cols_test.py
compiler/tests/20_sram_1bank_2mux_wmask_test.py
compiler/tests/20_sram_1bank_32b_1024_wmask_test.py
compiler/tests/20_sram_1bank_4mux_1rw_1r_test.py
compiler/tests/20_sram_1bank_4mux_test.py
compiler/tests/20_sram_1bank_8mux_1rw_1r_test.py
compiler/tests/20_sram_1bank_8mux_test.py
compiler/tests/20_sram_1bank_nomux_1rw_1r_spare_cols_test.py
compiler/tests/20_sram_1bank_nomux_1rw_1r_test.py
compiler/tests/20_sram_1bank_nomux_norbl_1rw_1r_test.py
compiler/tests/20_sram_1bank_nomux_norbl_test.py
compiler/tests/20_sram_1bank_nomux_spare_cols_test.py
compiler/tests/20_sram_1bank_nomux_test.py
compiler/tests/20_sram_1bank_nomux_wmask_sparecols_test.py
compiler/tests/20_sram_1bank_nomux_wmask_test.py
compiler/tests/20_sram_1bank_ring_test.py
compiler/tests/20_sram_2bank_test.py
compiler/tests/21_hspice_delay_test.py
compiler/tests/21_hspice_setuphold_test.py
compiler/tests/21_model_delay_test.py
compiler/tests/21_ngspice_delay_extra_rows_test.py
compiler/tests/21_ngspice_delay_global_test.py
compiler/tests/21_ngspice_delay_test.py
compiler/tests/21_ngspice_setuphold_test.py
compiler/tests/21_regression_delay_test.py
compiler/tests/21_xyce_delay_test.py
compiler/tests/21_xyce_setuphold_test.py
compiler/tests/22_psram_1bank_2mux_func_test.py
compiler/tests/22_psram_1bank_4mux_func_test.py
compiler/tests/22_psram_1bank_8mux_func_test.py
compiler/tests/22_psram_1bank_nomux_func_test.py
compiler/tests/22_sram_1bank_2mux_func_test.py
compiler/tests/22_sram_1bank_2mux_global_func_test.py
compiler/tests/22_sram_1bank_2mux_sparecols_func_test.py
compiler/tests/22_sram_1bank_4mux_func_test.py
compiler/tests/22_sram_1bank_8mux_func_test.py
compiler/tests/22_sram_1bank_nomux_1rw_1r_func_test.py
compiler/tests/22_sram_1bank_nomux_func_test.py
compiler/tests/22_sram_1bank_nomux_sparecols_func_test.py
compiler/tests/22_sram_1bank_wmask_1rw_1r_func_test.py
compiler/tests/22_sram_wmask_func_test.py
compiler/tests/23_lib_sram_linear_regression_test.py
compiler/tests/23_lib_sram_model_corners_test.py
compiler/tests/23_lib_sram_model_test.py
compiler/tests/23_lib_sram_prune_test.py
compiler/tests/23_lib_sram_test.py
compiler/tests/24_lef_sram_test.py
compiler/tests/25_verilog_multibank_test.py
compiler/tests/25_verilog_sram_test.py
compiler/tests/26_hspice_pex_pinv_test.py
compiler/tests/26_ngspice_pex_pinv_test.py
compiler/tests/26_sram_pex_test.py
compiler/tests/30_openram_back_end_library_test.py
compiler/tests/30_openram_back_end_test.py
compiler/tests/30_openram_front_end_library_test.py
compiler/tests/30_openram_front_end_test.py
compiler/tests/30_openram_sram_char_test.py
compiler/tests/30_openram_sram_func_test.py
compiler/tests/50_riscv_1k_1rw1r_func_test.py
compiler/tests/50_riscv_1k_1rw_func_test.py
compiler/tests/50_riscv_1rw1r_func_test.py
compiler/tests/50_riscv_1rw1r_phys_test.py
compiler/tests/50_riscv_1rw_func_test.py
compiler/tests/50_riscv_1rw_phys_test.py
compiler/tests/50_riscv_2k_1rw1r_func_test.py
compiler/tests/50_riscv_2k_1rw_func_test.py
compiler/tests/50_riscv_4k_1rw1r_func_test.py
compiler/tests/50_riscv_4k_1rw_func_test.py
compiler/tests/50_riscv_512b_1rw1r_func_test.py
compiler/tests/50_riscv_512b_1rw_func_test.py
compiler/tests/50_riscv_8k_1rw1r_func_test.py
compiler/tests/50_riscv_8k_1rw_func_test.py
compiler/tests/Makefile
compiler/tests/sram_1rw_1r_tb.v
compiler/tests/sram_1rw_tb.v
compiler/tests/sram_1rw_wmask_tb.v
compiler/tests/testutils.py
compiler/tests/configs/config.py
compiler/tests/configs/config_back_end.py
compiler/tests/configs/config_front_end.py
compiler/tests/configs/config_mem_char_func.py
compiler/tests/configs/rom_data_64B
compiler/tests/golden/sram_2_16_1_freepdk45.lef
compiler/tests/golden/sram_2_16_1_freepdk45.sp
compiler/tests/golden/sram_2_16_1_freepdk45.v
compiler/tests/golden/sram_2_16_1_freepdk45_FF_1p0V_25C_analytical.lib
compiler/tests/golden/sram_2_16_1_freepdk45_SS_1p0V_25C_analytical.lib
compiler/tests/golden/sram_2_16_1_freepdk45_TT_1p0V_25C.lib
compiler/tests/golden/sram_2_16_1_freepdk45_TT_1p0V_25C_analytical.lib
compiler/tests/golden/sram_2_16_1_freepdk45_TT_1p0V_25C_pruned.lib
compiler/tests/golden/sram_2_16_1_scn4m_subm.lef
compiler/tests/golden/sram_2_16_1_scn4m_subm.sp
compiler/tests/golden/sram_2_16_1_scn4m_subm.v
compiler/tests/golden/sram_2_16_1_scn4m_subm_FF_5p0V_25C_analytical.lib
compiler/tests/golden/sram_2_16_1_scn4m_subm_SS_5p0V_25C_analytical.lib
compiler/tests/golden/sram_2_16_1_scn4m_subm_TT_5p0V_25C.lib
compiler/tests/golden/sram_2_16_1_scn4m_subm_TT_5p0V_25C_analytical.lib
compiler/tests/golden/sram_2_16_1_scn4m_subm_TT_5p0V_25C_pruned.lib
compiler/tests/golden/sram_2_16_1_sky130.sp
compiler/tests/golden/sram_2_16_2_freepdk45.v
compiler/tests/golden/sram_2_16_2_freepdk45_top.v
compiler/tests/golden/sram_2_16_2_scn4m_subm.v
compiler/tests/golden/sram_2_16_2_scn4m_subm_top.v
compiler/tests/sp_files/sram_2_16_1_freepdk45.sp
compiler/tests/sp_files/sram_2_16_1_scn4m_subm.sp
compiler/tests/sp_files/sram_2_16_1_sky130.sp
compiler/verify/__init__.py
compiler/verify/assura.py
compiler/verify/calibre.py
compiler/verify/klayout.py
compiler/verify/magic.py
compiler/verify/none.py
compiler/verify/run_script.py
docker/Dockerfile
docker/Makefile
docker/README.md
docker/mrg.patch
docker/set-paths.sh
macros/rom_configs/sky130_rom_1kbyte.py
macros/rom_configs/sky130_rom_common.py
macros/sram_configs/example_config_1rw_1r_scn4m_subm.py
macros/sram_configs/example_config_1rw_1w_scn4m_subm.py
macros/sram_configs/example_config_1rw_2mux_scn4m_subm.py
macros/sram_configs/example_config_1w_1r_scn4m_subm.py
macros/sram_configs/example_config_2rw_scn4m_subm.py
macros/sram_configs/example_config_big_scn4m_subm.py
macros/sram_configs/example_config_freepdk45.py
macros/sram_configs/example_config_giant_scn4m_subm.py
macros/sram_configs/example_config_medium_scn4m_subm.py
macros/sram_configs/example_config_scn4m_subm.py
macros/sram_configs/freepdk45_sram_1rw1r_32x2048_8.py
macros/sram_configs/scn4m_subm_sram_16kbyte_1rw1r_32x4096_8.py
macros/sram_configs/scn4m_subm_sram_1kbyte_1rw1r_32x256_8.py
macros/sram_configs/scn4m_subm_sram_2kbyte_1rw1r_32x512_8.py
macros/sram_configs/scn4m_subm_sram_32kbyte_1rw1r_2x32x4096_8.py
macros/sram_configs/scn4m_subm_sram_4kbyte_1rw1r_32x1024_8.py
macros/sram_configs/scn4m_subm_sram_8kbyte_1rw1r_32x2048_8.py
macros/sram_configs/sky130_sram_1kbyte_1r1w_8x1024_8.py
macros/sram_configs/sky130_sram_1kbyte_1rw1r_32x256_8.py
macros/sram_configs/sky130_sram_1kbyte_1rw1r_8x1024_8.py
macros/sram_configs/sky130_sram_1kbyte_1rw_32x256_8.py
macros/sram_configs/sky130_sram_1rw1r_tiny.py
macros/sram_configs/sky130_sram_1rw_tiny.py
macros/sram_configs/sky130_sram_2kbyte_1rw1r_32x512_8.py
macros/sram_configs/sky130_sram_2kbyte_1rw_32x512_8.py
macros/sram_configs/sky130_sram_4kbyte_1rw1r_32x1024_8.py
macros/sram_configs/sky130_sram_4kbyte_1rw_32x1024_8.py
macros/sram_configs/sky130_sram_4kbyte_1rw_64x512_8.py
macros/sram_configs/sky130_sram_common.py
openram.egg-info/PKG-INFO
openram.egg-info/SOURCES.txt
openram.egg-info/dependency_links.txt
openram.egg-info/requires.txt
openram.egg-info/top_level.txt
technology/freepdk45/__init__.py
technology/freepdk45/layers.map
technology/freepdk45/gds_lib/cell_1rw.gds
technology/freepdk45/gds_lib/cell_2rw.gds
technology/freepdk45/gds_lib/dff.gds
technology/freepdk45/gds_lib/dummy_cell_1rw.gds
technology/freepdk45/gds_lib/dummy_cell_2rw.gds
technology/freepdk45/gds_lib/replica_cell_1rw.gds
technology/freepdk45/gds_lib/replica_cell_2rw.gds
technology/freepdk45/gds_lib/sense_amp.gds
technology/freepdk45/gds_lib/tri_gate.gds
technology/freepdk45/gds_lib/write_driver.gds
technology/freepdk45/models/APACHE-LICENSE-2.0.txt
technology/freepdk45/models/hspice_ff.include
technology/freepdk45/models/hspice_nom.include
technology/freepdk45/models/hspice_ss.include
technology/freepdk45/models/tran_models/models_ff/NMOS_THKOX.inc
technology/freepdk45/models/tran_models/models_ff/NMOS_VTG.inc
technology/freepdk45/models/tran_models/models_ff/NMOS_VTH.inc
technology/freepdk45/models/tran_models/models_ff/NMOS_VTL.inc
technology/freepdk45/models/tran_models/models_ff/PMOS_THKOX.inc
technology/freepdk45/models/tran_models/models_ff/PMOS_VTG.inc
technology/freepdk45/models/tran_models/models_ff/PMOS_VTH.inc
technology/freepdk45/models/tran_models/models_ff/PMOS_VTL.inc
technology/freepdk45/models/tran_models/models_nom/NMOS_THKOX.inc
technology/freepdk45/models/tran_models/models_nom/NMOS_VTG.inc
technology/freepdk45/models/tran_models/models_nom/NMOS_VTH.inc
technology/freepdk45/models/tran_models/models_nom/NMOS_VTL.inc
technology/freepdk45/models/tran_models/models_nom/PMOS_THKOX.inc
technology/freepdk45/models/tran_models/models_nom/PMOS_VTG.inc
technology/freepdk45/models/tran_models/models_nom/PMOS_VTH.inc
technology/freepdk45/models/tran_models/models_nom/PMOS_VTL.inc
technology/freepdk45/models/tran_models/models_ss/NMOS_THKOX.inc
technology/freepdk45/models/tran_models/models_ss/NMOS_VTG.inc
technology/freepdk45/models/tran_models/models_ss/NMOS_VTH.inc
technology/freepdk45/models/tran_models/models_ss/NMOS_VTL.inc
technology/freepdk45/models/tran_models/models_ss/PMOS_THKOX.inc
technology/freepdk45/models/tran_models/models_ss/PMOS_VTG.inc
technology/freepdk45/models/tran_models/models_ss/PMOS_VTH.inc
technology/freepdk45/models/tran_models/models_ss/PMOS_VTL.inc
technology/freepdk45/sim_data/leakage_data.csv
technology/freepdk45/sim_data/sim_data.csv
technology/freepdk45/sp_lib/cell_1rw.sp
technology/freepdk45/sp_lib/cell_2rw.sp
technology/freepdk45/sp_lib/dff.sp
technology/freepdk45/sp_lib/dummy_cell_1rw.sp
technology/freepdk45/sp_lib/dummy_cell_2rw.sp
technology/freepdk45/sp_lib/replica_cell_1rw.sp
technology/freepdk45/sp_lib/replica_cell_2rw.sp
technology/freepdk45/sp_lib/sense_amp.sp
technology/freepdk45/sp_lib/tri_gate.sp
technology/freepdk45/sp_lib/write_driver.sp
technology/freepdk45/tech/__init__.py
technology/freepdk45/tech/freepdk45.lydrc
technology/freepdk45/tech/freepdk45.lylvs
technology/freepdk45/tech/freepdk45.lyp
technology/freepdk45/tech/freepdk45.lyt
technology/freepdk45/tech/scn4m_subm.lyp
technology/freepdk45/tech/scn4m_subm.lyt
technology/freepdk45/tech/tech.py
technology/freepdk45/tf/APACHE-LICENSE-2.0.txt
technology/freepdk45/tf/FreePDK45.tf
technology/freepdk45/tf/README.txt
technology/freepdk45/tf/SVRF_EULA_06Feb09.txt
technology/freepdk45/tf/display.drf
technology/freepdk45/tf/layers.map
technology/gf180mcu/__init__.py
technology/gf180mcu/custom/gf180_bitcell.py
technology/gf180mcu/gds_lib/cell1rw.gds
technology/gf180mcu/gds_lib/gf180mcu_3v3__nand2_1_dec.gds
technology/gf180mcu/mag_lib/.magicrc
technology/gf180mcu/mag_lib/gf180mcu_3v3__nand2_1_dec.mag
technology/gf180mcu/sp_lib/cell1rw.sp
technology/gf180mcu/sp_lib/gf180mcu_3v3__nand2_1_dec.sp
technology/gf180mcu/tech/.magicrc
technology/gf180mcu/tech/__init__.py
technology/gf180mcu/tech/gf180mcu.lym
technology/gf180mcu/tech/gf180mcu.lyp
technology/gf180mcu/tech/gf180mcu.lyt
technology/gf180mcu/tech/tech.py
technology/scn3me_subm/__init__.py
technology/scn3me_subm/gds_lib/cell_1rw_1r.gds
technology/scn3me_subm/gds_lib/cell_1w_1r.gds
technology/scn3me_subm/gds_lib/cell_6t.gds
technology/scn3me_subm/gds_lib/dff.gds
technology/scn3me_subm/gds_lib/ms_flop.gds
technology/scn3me_subm/gds_lib/replica_cell_1rw_1r.gds
technology/scn3me_subm/gds_lib/replica_cell_1w_1r.gds
technology/scn3me_subm/gds_lib/replica_cell_6t.gds
technology/scn3me_subm/gds_lib/sense_amp.gds
technology/scn3me_subm/gds_lib/tri_gate.gds
technology/scn3me_subm/gds_lib/write_driver.gds
technology/scn3me_subm/mag_lib/cell_1rw_1r.mag
technology/scn3me_subm/mag_lib/cell_1w_1r.mag
technology/scn3me_subm/mag_lib/cell_6t.mag
technology/scn3me_subm/mag_lib/convertall.sh
technology/scn3me_subm/mag_lib/dff.mag
technology/scn3me_subm/mag_lib/ms_flop.mag
technology/scn3me_subm/mag_lib/replica_cell_1rw_1r.mag
technology/scn3me_subm/mag_lib/replica_cell_1w_1r.mag
technology/scn3me_subm/mag_lib/replica_cell_6t.mag
technology/scn3me_subm/mag_lib/sense_amp.mag
technology/scn3me_subm/mag_lib/tri_gate.mag
technology/scn3me_subm/mag_lib/write_driver.mag
technology/scn3me_subm/models/ff/nmos.sp
technology/scn3me_subm/models/ff/pmos.sp
technology/scn3me_subm/models/nom/nmos.sp
technology/scn3me_subm/models/nom/pmos.sp
technology/scn3me_subm/models/ss/nmos.sp
technology/scn3me_subm/models/ss/pmos.sp
technology/scn3me_subm/sp_lib/cell_1rw_1r.sp
technology/scn3me_subm/sp_lib/cell_1w_1r.sp
technology/scn3me_subm/sp_lib/cell_6t.sp
technology/scn3me_subm/sp_lib/dff.sp
technology/scn3me_subm/sp_lib/ms_flop.sp
technology/scn3me_subm/sp_lib/replica_cell_1rw_1r.sp
technology/scn3me_subm/sp_lib/replica_cell_1w_1r.sp
technology/scn3me_subm/sp_lib/replica_cell_6t.sp
technology/scn3me_subm/sp_lib/sense_amp.sp
technology/scn3me_subm/sp_lib/tri_gate.sp
technology/scn3me_subm/sp_lib/write_driver.sp
technology/scn3me_subm/sp_lib/incorrect/cell_1rw_1r.sp
technology/scn3me_subm/sp_lib/incorrect/cell_1w_1r.sp
technology/scn3me_subm/sp_lib/incorrect/replica_cell_1rw_1r.sp
technology/scn3me_subm/sp_lib/incorrect/replica_cell_1w_1r.sp
technology/scn3me_subm/sue_lib/cell_6t.sue
technology/scn3me_subm/sue_lib/ms_flop.sue
technology/scn3me_subm/sue_lib/replica_cell_6t.sue
technology/scn3me_subm/sue_lib/sense_amp.sue
technology/scn3me_subm/sue_lib/tri_gate.sue
technology/scn3me_subm/sue_lib/write_driver.sue
technology/scn3me_subm/tech/.magicrc
technology/scn3me_subm/tech/README
technology/scn3me_subm/tech/SCN3ME_SUBM.30.tech
technology/scn3me_subm/tech/__init__.py
technology/scn3me_subm/tech/calibreDRC_scn3me_subm.rul
technology/scn3me_subm/tech/calibreLVS_scn3me_subm.rul
technology/scn3me_subm/tech/setup.tcl
technology/scn3me_subm/tech/tech.py
technology/scn3me_subm/tf/README
technology/scn3me_subm/tf/display.drf
technology/scn3me_subm/tf/glade_scn3me_subm.py
technology/scn3me_subm/tf/layers.map
technology/scn3me_subm/tf/mosis.tf
technology/scn4m_subm/__init__.py
technology/scn4m_subm/gds_lib/cell_1rw.gds
technology/scn4m_subm/gds_lib/cell_2rw.gds
technology/scn4m_subm/gds_lib/dff.gds
technology/scn4m_subm/gds_lib/dummy_cell_1rw.gds
technology/scn4m_subm/gds_lib/dummy_cell_2rw.gds
technology/scn4m_subm/gds_lib/replica_cell_1rw.gds
technology/scn4m_subm/gds_lib/replica_cell_2rw.gds
technology/scn4m_subm/gds_lib/sense_amp.gds
technology/scn4m_subm/gds_lib/tri_gate.gds
technology/scn4m_subm/gds_lib/write_driver.gds
technology/scn4m_subm/mag_lib/cell_1rw.mag
technology/scn4m_subm/mag_lib/cell_2rw.mag
technology/scn4m_subm/mag_lib/convertall.sh
technology/scn4m_subm/mag_lib/dff.mag
technology/scn4m_subm/mag_lib/dummy_cell_1rw.mag
technology/scn4m_subm/mag_lib/dummy_cell_2rw.mag
technology/scn4m_subm/mag_lib/replica_cell_1rw.mag
technology/scn4m_subm/mag_lib/replica_cell_2rw.mag
technology/scn4m_subm/mag_lib/sense_amp.mag
technology/scn4m_subm/mag_lib/tri_gate.mag
technology/scn4m_subm/mag_lib/write_driver.mag
technology/scn4m_subm/models/ff/nmos.sp
technology/scn4m_subm/models/ff/pmos.sp
technology/scn4m_subm/models/nom/nmos.sp
technology/scn4m_subm/models/nom/pmos.sp
technology/scn4m_subm/models/ss/nmos.sp
technology/scn4m_subm/models/ss/pmos.sp
technology/scn4m_subm/sim_data/sim_data.csv
technology/scn4m_subm/sp_lib/cell_1rw.sp
technology/scn4m_subm/sp_lib/cell_2rw.sp
technology/scn4m_subm/sp_lib/cell_6t.st0
technology/scn4m_subm/sp_lib/dff.sp
technology/scn4m_subm/sp_lib/dummy_cell_1rw.sp
technology/scn4m_subm/sp_lib/dummy_cell_2rw.sp
technology/scn4m_subm/sp_lib/replica_cell_1rw.sp
technology/scn4m_subm/sp_lib/replica_cell_2rw.sp
technology/scn4m_subm/sp_lib/sense_amp.sp
technology/scn4m_subm/sp_lib/tri_gate.sp
technology/scn4m_subm/sp_lib/write_driver.sp
technology/scn4m_subm/tech/.magicrc
technology/scn4m_subm/tech/README
technology/scn4m_subm/tech/SCN4M_SUBM.20.tech
technology/scn4m_subm/tech/__init__.py
technology/scn4m_subm/tech/scn4m_subm.lydrc
technology/scn4m_subm/tech/scn4m_subm.lylvs
technology/scn4m_subm/tech/setup.tcl
technology/scn4m_subm/tech/tech.py
technology/scn4m_subm/tf/README.txt
technology/scn4m_subm/tf/display.drf
technology/scn4m_subm/tf/glade_scn4m_subm.py
technology/scn4m_subm/tf/layers.map
technology/scn4m_subm/tf/mosis.lyp
technology/scn4m_subm/tf/mosis.lyt
technology/scn4m_subm/tf/mosis.tf
technology/setup_scripts/gen_analytical_model.py
technology/sky130/__init__.py
technology/sky130/custom/__init__.py
technology/sky130/custom/replica_bitcell_array.py
technology/sky130/custom/sky130_bitcell.py
technology/sky130/custom/sky130_bitcell_array.py
technology/sky130/custom/sky130_bitcell_base_array.py
technology/sky130/custom/sky130_capped_replica_bitcell_array.py
technology/sky130/custom/sky130_col_cap.py
technology/sky130/custom/sky130_col_cap_array.py
technology/sky130/custom/sky130_corner.py
technology/sky130/custom/sky130_dummy_array.py
technology/sky130/custom/sky130_dummy_bitcell.py
technology/sky130/custom/sky130_internal.py
technology/sky130/custom/sky130_replica_bitcell.py
technology/sky130/custom/sky130_replica_bitcell_array.py
technology/sky130/custom/sky130_replica_column.py
technology/sky130/custom/sky130_row_cap.py
technology/sky130/custom/sky130_row_cap_array.py
technology/sky130/tech/__init__.py
technology/sky130/tech/sky130.lydrc
technology/sky130/tech/sky130.lylvs
technology/sky130/tech/tech.py