
MagStrain.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007368  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001444  08007474  08007474  00017474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088b8  080088b8  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  080088b8  080088b8  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080088b8  080088b8  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088b8  080088b8  000188b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080088bc  080088bc  000188bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  080088c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000438  2000001c  080088dc  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000454  080088dc  00020454  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eb85  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027f1  00000000  00000000  0002ebca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cf8  00000000  00000000  000313c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c30  00000000  00000000  000320b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000c164  00000000  00000000  00032ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00003ce3  00000000  00000000  0003ee4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  00042b2f  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000035d4  00000000  00000000  00042b80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000001c 	.word	0x2000001c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800745c 	.word	0x0800745c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000020 	.word	0x20000020
 8000148:	0800745c 	.word	0x0800745c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_frsub>:
 800015c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000160:	e002      	b.n	8000168 <__addsf3>
 8000162:	bf00      	nop

08000164 <__aeabi_fsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000168 <__addsf3>:
 8000168:	0042      	lsls	r2, r0, #1
 800016a:	bf1f      	itttt	ne
 800016c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000170:	ea92 0f03 	teqne	r2, r3
 8000174:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000178:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800017c:	d06a      	beq.n	8000254 <__addsf3+0xec>
 800017e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000182:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000186:	bfc1      	itttt	gt
 8000188:	18d2      	addgt	r2, r2, r3
 800018a:	4041      	eorgt	r1, r0
 800018c:	4048      	eorgt	r0, r1
 800018e:	4041      	eorgt	r1, r0
 8000190:	bfb8      	it	lt
 8000192:	425b      	neglt	r3, r3
 8000194:	2b19      	cmp	r3, #25
 8000196:	bf88      	it	hi
 8000198:	4770      	bxhi	lr
 800019a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800019e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001a2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4240      	negne	r0, r0
 80001aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001ae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001b2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001b6:	bf18      	it	ne
 80001b8:	4249      	negne	r1, r1
 80001ba:	ea92 0f03 	teq	r2, r3
 80001be:	d03f      	beq.n	8000240 <__addsf3+0xd8>
 80001c0:	f1a2 0201 	sub.w	r2, r2, #1
 80001c4:	fa41 fc03 	asr.w	ip, r1, r3
 80001c8:	eb10 000c 	adds.w	r0, r0, ip
 80001cc:	f1c3 0320 	rsb	r3, r3, #32
 80001d0:	fa01 f103 	lsl.w	r1, r1, r3
 80001d4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001d8:	d502      	bpl.n	80001e0 <__addsf3+0x78>
 80001da:	4249      	negs	r1, r1
 80001dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001e4:	d313      	bcc.n	800020e <__addsf3+0xa6>
 80001e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001ea:	d306      	bcc.n	80001fa <__addsf3+0x92>
 80001ec:	0840      	lsrs	r0, r0, #1
 80001ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f2:	f102 0201 	add.w	r2, r2, #1
 80001f6:	2afe      	cmp	r2, #254	; 0xfe
 80001f8:	d251      	bcs.n	800029e <__addsf3+0x136>
 80001fa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000202:	bf08      	it	eq
 8000204:	f020 0001 	biceq.w	r0, r0, #1
 8000208:	ea40 0003 	orr.w	r0, r0, r3
 800020c:	4770      	bx	lr
 800020e:	0049      	lsls	r1, r1, #1
 8000210:	eb40 0000 	adc.w	r0, r0, r0
 8000214:	3a01      	subs	r2, #1
 8000216:	bf28      	it	cs
 8000218:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800021c:	d2ed      	bcs.n	80001fa <__addsf3+0x92>
 800021e:	fab0 fc80 	clz	ip, r0
 8000222:	f1ac 0c08 	sub.w	ip, ip, #8
 8000226:	ebb2 020c 	subs.w	r2, r2, ip
 800022a:	fa00 f00c 	lsl.w	r0, r0, ip
 800022e:	bfaa      	itet	ge
 8000230:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000234:	4252      	neglt	r2, r2
 8000236:	4318      	orrge	r0, r3
 8000238:	bfbc      	itt	lt
 800023a:	40d0      	lsrlt	r0, r2
 800023c:	4318      	orrlt	r0, r3
 800023e:	4770      	bx	lr
 8000240:	f092 0f00 	teq	r2, #0
 8000244:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000248:	bf06      	itte	eq
 800024a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800024e:	3201      	addeq	r2, #1
 8000250:	3b01      	subne	r3, #1
 8000252:	e7b5      	b.n	80001c0 <__addsf3+0x58>
 8000254:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000258:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800025c:	bf18      	it	ne
 800025e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000262:	d021      	beq.n	80002a8 <__addsf3+0x140>
 8000264:	ea92 0f03 	teq	r2, r3
 8000268:	d004      	beq.n	8000274 <__addsf3+0x10c>
 800026a:	f092 0f00 	teq	r2, #0
 800026e:	bf08      	it	eq
 8000270:	4608      	moveq	r0, r1
 8000272:	4770      	bx	lr
 8000274:	ea90 0f01 	teq	r0, r1
 8000278:	bf1c      	itt	ne
 800027a:	2000      	movne	r0, #0
 800027c:	4770      	bxne	lr
 800027e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000282:	d104      	bne.n	800028e <__addsf3+0x126>
 8000284:	0040      	lsls	r0, r0, #1
 8000286:	bf28      	it	cs
 8000288:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000292:	bf3c      	itt	cc
 8000294:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000298:	4770      	bxcc	lr
 800029a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800029e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a6:	4770      	bx	lr
 80002a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002ac:	bf16      	itet	ne
 80002ae:	4608      	movne	r0, r1
 80002b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b4:	4601      	movne	r1, r0
 80002b6:	0242      	lsls	r2, r0, #9
 80002b8:	bf06      	itte	eq
 80002ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002be:	ea90 0f01 	teqeq	r0, r1
 80002c2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_ui2f>:
 80002c8:	f04f 0300 	mov.w	r3, #0
 80002cc:	e004      	b.n	80002d8 <__aeabi_i2f+0x8>
 80002ce:	bf00      	nop

080002d0 <__aeabi_i2f>:
 80002d0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002d4:	bf48      	it	mi
 80002d6:	4240      	negmi	r0, r0
 80002d8:	ea5f 0c00 	movs.w	ip, r0
 80002dc:	bf08      	it	eq
 80002de:	4770      	bxeq	lr
 80002e0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002e4:	4601      	mov	r1, r0
 80002e6:	f04f 0000 	mov.w	r0, #0
 80002ea:	e01c      	b.n	8000326 <__aeabi_l2f+0x2a>

080002ec <__aeabi_ul2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f04f 0300 	mov.w	r3, #0
 80002f8:	e00a      	b.n	8000310 <__aeabi_l2f+0x14>
 80002fa:	bf00      	nop

080002fc <__aeabi_l2f>:
 80002fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000300:	bf08      	it	eq
 8000302:	4770      	bxeq	lr
 8000304:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000308:	d502      	bpl.n	8000310 <__aeabi_l2f+0x14>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	ea5f 0c01 	movs.w	ip, r1
 8000314:	bf02      	ittt	eq
 8000316:	4684      	moveq	ip, r0
 8000318:	4601      	moveq	r1, r0
 800031a:	2000      	moveq	r0, #0
 800031c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000320:	bf08      	it	eq
 8000322:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000326:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800032a:	fabc f28c 	clz	r2, ip
 800032e:	3a08      	subs	r2, #8
 8000330:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000334:	db10      	blt.n	8000358 <__aeabi_l2f+0x5c>
 8000336:	fa01 fc02 	lsl.w	ip, r1, r2
 800033a:	4463      	add	r3, ip
 800033c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000340:	f1c2 0220 	rsb	r2, r2, #32
 8000344:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000348:	fa20 f202 	lsr.w	r2, r0, r2
 800034c:	eb43 0002 	adc.w	r0, r3, r2
 8000350:	bf08      	it	eq
 8000352:	f020 0001 	biceq.w	r0, r0, #1
 8000356:	4770      	bx	lr
 8000358:	f102 0220 	add.w	r2, r2, #32
 800035c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000368:	fa21 f202 	lsr.w	r2, r1, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000376:	4770      	bx	lr

08000378 <__aeabi_fmul>:
 8000378:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800037c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000380:	bf1e      	ittt	ne
 8000382:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000386:	ea92 0f0c 	teqne	r2, ip
 800038a:	ea93 0f0c 	teqne	r3, ip
 800038e:	d06f      	beq.n	8000470 <__aeabi_fmul+0xf8>
 8000390:	441a      	add	r2, r3
 8000392:	ea80 0c01 	eor.w	ip, r0, r1
 8000396:	0240      	lsls	r0, r0, #9
 8000398:	bf18      	it	ne
 800039a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800039e:	d01e      	beq.n	80003de <__aeabi_fmul+0x66>
 80003a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003a4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003a8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003ac:	fba0 3101 	umull	r3, r1, r0, r1
 80003b0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003b4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003b8:	bf3e      	ittt	cc
 80003ba:	0049      	lslcc	r1, r1, #1
 80003bc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c0:	005b      	lslcc	r3, r3, #1
 80003c2:	ea40 0001 	orr.w	r0, r0, r1
 80003c6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ca:	2afd      	cmp	r2, #253	; 0xfd
 80003cc:	d81d      	bhi.n	800040a <__aeabi_fmul+0x92>
 80003ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003d6:	bf08      	it	eq
 80003d8:	f020 0001 	biceq.w	r0, r0, #1
 80003dc:	4770      	bx	lr
 80003de:	f090 0f00 	teq	r0, #0
 80003e2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003e6:	bf08      	it	eq
 80003e8:	0249      	lsleq	r1, r1, #9
 80003ea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003ee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003f2:	3a7f      	subs	r2, #127	; 0x7f
 80003f4:	bfc2      	ittt	gt
 80003f6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003fa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003fe:	4770      	bxgt	lr
 8000400:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000404:	f04f 0300 	mov.w	r3, #0
 8000408:	3a01      	subs	r2, #1
 800040a:	dc5d      	bgt.n	80004c8 <__aeabi_fmul+0x150>
 800040c:	f112 0f19 	cmn.w	r2, #25
 8000410:	bfdc      	itt	le
 8000412:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000416:	4770      	bxle	lr
 8000418:	f1c2 0200 	rsb	r2, r2, #0
 800041c:	0041      	lsls	r1, r0, #1
 800041e:	fa21 f102 	lsr.w	r1, r1, r2
 8000422:	f1c2 0220 	rsb	r2, r2, #32
 8000426:	fa00 fc02 	lsl.w	ip, r0, r2
 800042a:	ea5f 0031 	movs.w	r0, r1, rrx
 800042e:	f140 0000 	adc.w	r0, r0, #0
 8000432:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000436:	bf08      	it	eq
 8000438:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043c:	4770      	bx	lr
 800043e:	f092 0f00 	teq	r2, #0
 8000442:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000446:	bf02      	ittt	eq
 8000448:	0040      	lsleq	r0, r0, #1
 800044a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800044e:	3a01      	subeq	r2, #1
 8000450:	d0f9      	beq.n	8000446 <__aeabi_fmul+0xce>
 8000452:	ea40 000c 	orr.w	r0, r0, ip
 8000456:	f093 0f00 	teq	r3, #0
 800045a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800045e:	bf02      	ittt	eq
 8000460:	0049      	lsleq	r1, r1, #1
 8000462:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000466:	3b01      	subeq	r3, #1
 8000468:	d0f9      	beq.n	800045e <__aeabi_fmul+0xe6>
 800046a:	ea41 010c 	orr.w	r1, r1, ip
 800046e:	e78f      	b.n	8000390 <__aeabi_fmul+0x18>
 8000470:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000474:	ea92 0f0c 	teq	r2, ip
 8000478:	bf18      	it	ne
 800047a:	ea93 0f0c 	teqne	r3, ip
 800047e:	d00a      	beq.n	8000496 <__aeabi_fmul+0x11e>
 8000480:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000484:	bf18      	it	ne
 8000486:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800048a:	d1d8      	bne.n	800043e <__aeabi_fmul+0xc6>
 800048c:	ea80 0001 	eor.w	r0, r0, r1
 8000490:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000494:	4770      	bx	lr
 8000496:	f090 0f00 	teq	r0, #0
 800049a:	bf17      	itett	ne
 800049c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004a0:	4608      	moveq	r0, r1
 80004a2:	f091 0f00 	teqne	r1, #0
 80004a6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004aa:	d014      	beq.n	80004d6 <__aeabi_fmul+0x15e>
 80004ac:	ea92 0f0c 	teq	r2, ip
 80004b0:	d101      	bne.n	80004b6 <__aeabi_fmul+0x13e>
 80004b2:	0242      	lsls	r2, r0, #9
 80004b4:	d10f      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004b6:	ea93 0f0c 	teq	r3, ip
 80004ba:	d103      	bne.n	80004c4 <__aeabi_fmul+0x14c>
 80004bc:	024b      	lsls	r3, r1, #9
 80004be:	bf18      	it	ne
 80004c0:	4608      	movne	r0, r1
 80004c2:	d108      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004c4:	ea80 0001 	eor.w	r0, r0, r1
 80004c8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004cc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004d0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004d4:	4770      	bx	lr
 80004d6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004da:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004de:	4770      	bx	lr

080004e0 <__aeabi_fdiv>:
 80004e0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004e8:	bf1e      	ittt	ne
 80004ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004ee:	ea92 0f0c 	teqne	r2, ip
 80004f2:	ea93 0f0c 	teqne	r3, ip
 80004f6:	d069      	beq.n	80005cc <__aeabi_fdiv+0xec>
 80004f8:	eba2 0203 	sub.w	r2, r2, r3
 80004fc:	ea80 0c01 	eor.w	ip, r0, r1
 8000500:	0249      	lsls	r1, r1, #9
 8000502:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000506:	d037      	beq.n	8000578 <__aeabi_fdiv+0x98>
 8000508:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800050c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000510:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000514:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000518:	428b      	cmp	r3, r1
 800051a:	bf38      	it	cc
 800051c:	005b      	lslcc	r3, r3, #1
 800051e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000522:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000526:	428b      	cmp	r3, r1
 8000528:	bf24      	itt	cs
 800052a:	1a5b      	subcs	r3, r3, r1
 800052c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000530:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000534:	bf24      	itt	cs
 8000536:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800053a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800053e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000542:	bf24      	itt	cs
 8000544:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000548:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800054c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000550:	bf24      	itt	cs
 8000552:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000556:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800055a:	011b      	lsls	r3, r3, #4
 800055c:	bf18      	it	ne
 800055e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000562:	d1e0      	bne.n	8000526 <__aeabi_fdiv+0x46>
 8000564:	2afd      	cmp	r2, #253	; 0xfd
 8000566:	f63f af50 	bhi.w	800040a <__aeabi_fmul+0x92>
 800056a:	428b      	cmp	r3, r1
 800056c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000570:	bf08      	it	eq
 8000572:	f020 0001 	biceq.w	r0, r0, #1
 8000576:	4770      	bx	lr
 8000578:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800057c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000580:	327f      	adds	r2, #127	; 0x7f
 8000582:	bfc2      	ittt	gt
 8000584:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000588:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800058c:	4770      	bxgt	lr
 800058e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000592:	f04f 0300 	mov.w	r3, #0
 8000596:	3a01      	subs	r2, #1
 8000598:	e737      	b.n	800040a <__aeabi_fmul+0x92>
 800059a:	f092 0f00 	teq	r2, #0
 800059e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005a2:	bf02      	ittt	eq
 80005a4:	0040      	lsleq	r0, r0, #1
 80005a6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005aa:	3a01      	subeq	r2, #1
 80005ac:	d0f9      	beq.n	80005a2 <__aeabi_fdiv+0xc2>
 80005ae:	ea40 000c 	orr.w	r0, r0, ip
 80005b2:	f093 0f00 	teq	r3, #0
 80005b6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005ba:	bf02      	ittt	eq
 80005bc:	0049      	lsleq	r1, r1, #1
 80005be:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005c2:	3b01      	subeq	r3, #1
 80005c4:	d0f9      	beq.n	80005ba <__aeabi_fdiv+0xda>
 80005c6:	ea41 010c 	orr.w	r1, r1, ip
 80005ca:	e795      	b.n	80004f8 <__aeabi_fdiv+0x18>
 80005cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d0:	ea92 0f0c 	teq	r2, ip
 80005d4:	d108      	bne.n	80005e8 <__aeabi_fdiv+0x108>
 80005d6:	0242      	lsls	r2, r0, #9
 80005d8:	f47f af7d 	bne.w	80004d6 <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	f47f af70 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e776      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005e8:	ea93 0f0c 	teq	r3, ip
 80005ec:	d104      	bne.n	80005f8 <__aeabi_fdiv+0x118>
 80005ee:	024b      	lsls	r3, r1, #9
 80005f0:	f43f af4c 	beq.w	800048c <__aeabi_fmul+0x114>
 80005f4:	4608      	mov	r0, r1
 80005f6:	e76e      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005f8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005fc:	bf18      	it	ne
 80005fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000602:	d1ca      	bne.n	800059a <__aeabi_fdiv+0xba>
 8000604:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000608:	f47f af5c 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 800060c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000610:	f47f af3c 	bne.w	800048c <__aeabi_fmul+0x114>
 8000614:	e75f      	b.n	80004d6 <__aeabi_fmul+0x15e>
 8000616:	bf00      	nop

08000618 <__gesf2>:
 8000618:	f04f 3cff 	mov.w	ip, #4294967295
 800061c:	e006      	b.n	800062c <__cmpsf2+0x4>
 800061e:	bf00      	nop

08000620 <__lesf2>:
 8000620:	f04f 0c01 	mov.w	ip, #1
 8000624:	e002      	b.n	800062c <__cmpsf2+0x4>
 8000626:	bf00      	nop

08000628 <__cmpsf2>:
 8000628:	f04f 0c01 	mov.w	ip, #1
 800062c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000630:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000634:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000638:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800063c:	bf18      	it	ne
 800063e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000642:	d011      	beq.n	8000668 <__cmpsf2+0x40>
 8000644:	b001      	add	sp, #4
 8000646:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800064a:	bf18      	it	ne
 800064c:	ea90 0f01 	teqne	r0, r1
 8000650:	bf58      	it	pl
 8000652:	ebb2 0003 	subspl.w	r0, r2, r3
 8000656:	bf88      	it	hi
 8000658:	17c8      	asrhi	r0, r1, #31
 800065a:	bf38      	it	cc
 800065c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000660:	bf18      	it	ne
 8000662:	f040 0001 	orrne.w	r0, r0, #1
 8000666:	4770      	bx	lr
 8000668:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800066c:	d102      	bne.n	8000674 <__cmpsf2+0x4c>
 800066e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000672:	d105      	bne.n	8000680 <__cmpsf2+0x58>
 8000674:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000678:	d1e4      	bne.n	8000644 <__cmpsf2+0x1c>
 800067a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800067e:	d0e1      	beq.n	8000644 <__cmpsf2+0x1c>
 8000680:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <__aeabi_cfrcmple>:
 8000688:	4684      	mov	ip, r0
 800068a:	4608      	mov	r0, r1
 800068c:	4661      	mov	r1, ip
 800068e:	e7ff      	b.n	8000690 <__aeabi_cfcmpeq>

08000690 <__aeabi_cfcmpeq>:
 8000690:	b50f      	push	{r0, r1, r2, r3, lr}
 8000692:	f7ff ffc9 	bl	8000628 <__cmpsf2>
 8000696:	2800      	cmp	r0, #0
 8000698:	bf48      	it	mi
 800069a:	f110 0f00 	cmnmi.w	r0, #0
 800069e:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006a0 <__aeabi_fcmpeq>:
 80006a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a4:	f7ff fff4 	bl	8000690 <__aeabi_cfcmpeq>
 80006a8:	bf0c      	ite	eq
 80006aa:	2001      	moveq	r0, #1
 80006ac:	2000      	movne	r0, #0
 80006ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b2:	bf00      	nop

080006b4 <__aeabi_fcmplt>:
 80006b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006b8:	f7ff ffea 	bl	8000690 <__aeabi_cfcmpeq>
 80006bc:	bf34      	ite	cc
 80006be:	2001      	movcc	r0, #1
 80006c0:	2000      	movcs	r0, #0
 80006c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006c6:	bf00      	nop

080006c8 <__aeabi_fcmple>:
 80006c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006cc:	f7ff ffe0 	bl	8000690 <__aeabi_cfcmpeq>
 80006d0:	bf94      	ite	ls
 80006d2:	2001      	movls	r0, #1
 80006d4:	2000      	movhi	r0, #0
 80006d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006da:	bf00      	nop

080006dc <__aeabi_fcmpge>:
 80006dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e0:	f7ff ffd2 	bl	8000688 <__aeabi_cfrcmple>
 80006e4:	bf94      	ite	ls
 80006e6:	2001      	movls	r0, #1
 80006e8:	2000      	movhi	r0, #0
 80006ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ee:	bf00      	nop

080006f0 <__aeabi_fcmpgt>:
 80006f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f4:	f7ff ffc8 	bl	8000688 <__aeabi_cfrcmple>
 80006f8:	bf34      	ite	cc
 80006fa:	2001      	movcc	r0, #1
 80006fc:	2000      	movcs	r0, #0
 80006fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000702:	bf00      	nop

08000704 <__aeabi_f2iz>:
 8000704:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000708:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800070c:	d30f      	bcc.n	800072e <__aeabi_f2iz+0x2a>
 800070e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000712:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000716:	d90d      	bls.n	8000734 <__aeabi_f2iz+0x30>
 8000718:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800071c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000720:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000724:	fa23 f002 	lsr.w	r0, r3, r2
 8000728:	bf18      	it	ne
 800072a:	4240      	negne	r0, r0
 800072c:	4770      	bx	lr
 800072e:	f04f 0000 	mov.w	r0, #0
 8000732:	4770      	bx	lr
 8000734:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000738:	d101      	bne.n	800073e <__aeabi_f2iz+0x3a>
 800073a:	0242      	lsls	r2, r0, #9
 800073c:	d105      	bne.n	800074a <__aeabi_f2iz+0x46>
 800073e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000742:	bf08      	it	eq
 8000744:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000748:	4770      	bx	lr
 800074a:	f04f 0000 	mov.w	r0, #0
 800074e:	4770      	bx	lr

08000750 <AT24C02_Init>:

/**
  * @brief Инициализация AT24C02 (проверка доступности устройства)
  */
HAL_StatusTypeDef AT24C02_Init(uint8_t dev_address)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b088      	sub	sp, #32
 8000754:	af04      	add	r7, sp, #16
 8000756:	4603      	mov	r3, r0
 8000758:	71fb      	strb	r3, [r7, #7]
    // Проверяем доступность путём чтения первого байта
    uint8_t dummy = 0;
 800075a:	2300      	movs	r3, #0
 800075c:	73fb      	strb	r3, [r7, #15]
    return HAL_I2C_Mem_Read(&hi2c2, dev_address, 0x00, I2C_MEMADD_SIZE_8BIT, &dummy, 1, 100);
 800075e:	79fb      	ldrb	r3, [r7, #7]
 8000760:	b299      	uxth	r1, r3
 8000762:	2364      	movs	r3, #100	; 0x64
 8000764:	9302      	str	r3, [sp, #8]
 8000766:	2301      	movs	r3, #1
 8000768:	9301      	str	r3, [sp, #4]
 800076a:	f107 030f 	add.w	r3, r7, #15
 800076e:	9300      	str	r3, [sp, #0]
 8000770:	2301      	movs	r3, #1
 8000772:	2200      	movs	r2, #0
 8000774:	4803      	ldr	r0, [pc, #12]	; (8000784 <AT24C02_Init+0x34>)
 8000776:	f004 fc85 	bl	8005084 <HAL_I2C_Mem_Read>
 800077a:	4603      	mov	r3, r0
}
 800077c:	4618      	mov	r0, r3
 800077e:	3710      	adds	r7, #16
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	20000038 	.word	0x20000038

08000788 <AT24C02_ReadByte>:

/**
  * @brief Чтение одного байта из EEPROM
  */
HAL_StatusTypeDef AT24C02_ReadByte(uint8_t dev_address, uint16_t mem_address, uint8_t *data)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b086      	sub	sp, #24
 800078c:	af04      	add	r7, sp, #16
 800078e:	4603      	mov	r3, r0
 8000790:	603a      	str	r2, [r7, #0]
 8000792:	71fb      	strb	r3, [r7, #7]
 8000794:	460b      	mov	r3, r1
 8000796:	80bb      	strh	r3, [r7, #4]
    if (data == NULL || mem_address >= AT24C02_SIZE)
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d002      	beq.n	80007a4 <AT24C02_ReadByte+0x1c>
 800079e:	88bb      	ldrh	r3, [r7, #4]
 80007a0:	2bff      	cmp	r3, #255	; 0xff
 80007a2:	d901      	bls.n	80007a8 <AT24C02_ReadByte+0x20>
        return HAL_ERROR;
 80007a4:	2301      	movs	r3, #1
 80007a6:	e00f      	b.n	80007c8 <AT24C02_ReadByte+0x40>
    
    return HAL_I2C_Mem_Read(&hi2c2, dev_address, (uint16_t)(mem_address & 0x00FF),
 80007a8:	79fb      	ldrb	r3, [r7, #7]
 80007aa:	b299      	uxth	r1, r3
 80007ac:	88bb      	ldrh	r3, [r7, #4]
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	b29a      	uxth	r2, r3
 80007b2:	2364      	movs	r3, #100	; 0x64
 80007b4:	9302      	str	r3, [sp, #8]
 80007b6:	2301      	movs	r3, #1
 80007b8:	9301      	str	r3, [sp, #4]
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	9300      	str	r3, [sp, #0]
 80007be:	2301      	movs	r3, #1
 80007c0:	4803      	ldr	r0, [pc, #12]	; (80007d0 <AT24C02_ReadByte+0x48>)
 80007c2:	f004 fc5f 	bl	8005084 <HAL_I2C_Mem_Read>
 80007c6:	4603      	mov	r3, r0
                            I2C_MEMADD_SIZE_8BIT, data, 1, 100);
}
 80007c8:	4618      	mov	r0, r3
 80007ca:	3708      	adds	r7, #8
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	20000038 	.word	0x20000038

080007d4 <AT24C02_WriteByte>:

/**
  * @brief Запись одного байта в EEPROM
  */
HAL_StatusTypeDef AT24C02_WriteByte(uint8_t dev_address, uint16_t mem_address, uint8_t data)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b088      	sub	sp, #32
 80007d8:	af04      	add	r7, sp, #16
 80007da:	4603      	mov	r3, r0
 80007dc:	71fb      	strb	r3, [r7, #7]
 80007de:	460b      	mov	r3, r1
 80007e0:	80bb      	strh	r3, [r7, #4]
 80007e2:	4613      	mov	r3, r2
 80007e4:	71bb      	strb	r3, [r7, #6]
    if (mem_address >= AT24C02_SIZE)
 80007e6:	88bb      	ldrh	r3, [r7, #4]
 80007e8:	2bff      	cmp	r3, #255	; 0xff
 80007ea:	d901      	bls.n	80007f0 <AT24C02_WriteByte+0x1c>
        return HAL_ERROR;
 80007ec:	2301      	movs	r3, #1
 80007ee:	e017      	b.n	8000820 <AT24C02_WriteByte+0x4c>
    
    HAL_StatusTypeDef status = HAL_I2C_Mem_Write(&hi2c2, dev_address,
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	b299      	uxth	r1, r3
 80007f4:	88bb      	ldrh	r3, [r7, #4]
 80007f6:	b2db      	uxtb	r3, r3
 80007f8:	b29a      	uxth	r2, r3
 80007fa:	2364      	movs	r3, #100	; 0x64
 80007fc:	9302      	str	r3, [sp, #8]
 80007fe:	2301      	movs	r3, #1
 8000800:	9301      	str	r3, [sp, #4]
 8000802:	1dbb      	adds	r3, r7, #6
 8000804:	9300      	str	r3, [sp, #0]
 8000806:	2301      	movs	r3, #1
 8000808:	4807      	ldr	r0, [pc, #28]	; (8000828 <AT24C02_WriteByte+0x54>)
 800080a:	f004 fb41 	bl	8004e90 <HAL_I2C_Mem_Write>
 800080e:	4603      	mov	r3, r0
 8000810:	73fb      	strb	r3, [r7, #15]
                                                 (uint16_t)(mem_address & 0x00FF), 
                                                 I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
    if (status == HAL_OK)
 8000812:	7bfb      	ldrb	r3, [r7, #15]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d102      	bne.n	800081e <AT24C02_WriteByte+0x4a>
    {
        // Ждём завершения внутреннего цикла записи EEPROM
        HAL_Delay(AT24C02_WRITE_DELAY_MS);
 8000818:	2005      	movs	r0, #5
 800081a:	f003 f879 	bl	8003910 <HAL_Delay>
    }
    return status;
 800081e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000820:	4618      	mov	r0, r3
 8000822:	3710      	adds	r7, #16
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	20000038 	.word	0x20000038

0800082c <MX_I2C2_Init>:
/**
  * @brief Инициализация I2C2 (PB10=SCL, PB11=SDA)
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef MX_I2C2_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b088      	sub	sp, #32
 8000830:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000832:	f107 030c 	add.w	r3, r7, #12
 8000836:	2200      	movs	r2, #0
 8000838:	601a      	str	r2, [r3, #0]
 800083a:	605a      	str	r2, [r3, #4]
 800083c:	609a      	str	r2, [r3, #8]
 800083e:	60da      	str	r2, [r3, #12]

    /* === ШАГ 1: Включение тактирования === */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000840:	4b3a      	ldr	r3, [pc, #232]	; (800092c <MX_I2C2_Init+0x100>)
 8000842:	699b      	ldr	r3, [r3, #24]
 8000844:	4a39      	ldr	r2, [pc, #228]	; (800092c <MX_I2C2_Init+0x100>)
 8000846:	f043 0308 	orr.w	r3, r3, #8
 800084a:	6193      	str	r3, [r2, #24]
 800084c:	4b37      	ldr	r3, [pc, #220]	; (800092c <MX_I2C2_Init+0x100>)
 800084e:	699b      	ldr	r3, [r3, #24]
 8000850:	f003 0308 	and.w	r3, r3, #8
 8000854:	60bb      	str	r3, [r7, #8]
 8000856:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000858:	4b34      	ldr	r3, [pc, #208]	; (800092c <MX_I2C2_Init+0x100>)
 800085a:	69db      	ldr	r3, [r3, #28]
 800085c:	4a33      	ldr	r2, [pc, #204]	; (800092c <MX_I2C2_Init+0x100>)
 800085e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000862:	61d3      	str	r3, [r2, #28]
 8000864:	4b31      	ldr	r3, [pc, #196]	; (800092c <MX_I2C2_Init+0x100>)
 8000866:	69db      	ldr	r3, [r3, #28]
 8000868:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800086c:	607b      	str	r3, [r7, #4]
 800086e:	687b      	ldr	r3, [r7, #4]

    /* === ШАГ 2: Настройка пинов PB10 (SCL) и PB11 (SDA) === */
    GPIO_InitStruct.Pin = I2C2_SCL_PIN | I2C2_SDA_PIN;
 8000870:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000874:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;  // Alternate Function Open Drain (ОБЯЗАТЕЛЬНО!)
 8000876:	2312      	movs	r3, #18
 8000878:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800087a:	2303      	movs	r3, #3
 800087c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800087e:	f107 030c 	add.w	r3, r7, #12
 8000882:	4619      	mov	r1, r3
 8000884:	482a      	ldr	r0, [pc, #168]	; (8000930 <MX_I2C2_Init+0x104>)
 8000886:	f004 f809 	bl	800489c <HAL_GPIO_Init>

    /* === ШАГ 3: Конфигурация I2C2 === */
    hi2c2.Instance = I2C2;
 800088a:	4b2a      	ldr	r3, [pc, #168]	; (8000934 <MX_I2C2_Init+0x108>)
 800088c:	4a2a      	ldr	r2, [pc, #168]	; (8000938 <MX_I2C2_Init+0x10c>)
 800088e:	601a      	str	r2, [r3, #0]
    hi2c2.Init.ClockSpeed = I2C2_CLOCK_SPEED;
 8000890:	4b28      	ldr	r3, [pc, #160]	; (8000934 <MX_I2C2_Init+0x108>)
 8000892:	4a2a      	ldr	r2, [pc, #168]	; (800093c <MX_I2C2_Init+0x110>)
 8000894:	605a      	str	r2, [r3, #4]
    hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000896:	4b27      	ldr	r3, [pc, #156]	; (8000934 <MX_I2C2_Init+0x108>)
 8000898:	2200      	movs	r2, #0
 800089a:	609a      	str	r2, [r3, #8]
    hi2c2.Init.OwnAddress1 = 0;
 800089c:	4b25      	ldr	r3, [pc, #148]	; (8000934 <MX_I2C2_Init+0x108>)
 800089e:	2200      	movs	r2, #0
 80008a0:	60da      	str	r2, [r3, #12]
    hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008a2:	4b24      	ldr	r3, [pc, #144]	; (8000934 <MX_I2C2_Init+0x108>)
 80008a4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80008a8:	611a      	str	r2, [r3, #16]
    hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008aa:	4b22      	ldr	r3, [pc, #136]	; (8000934 <MX_I2C2_Init+0x108>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	615a      	str	r2, [r3, #20]
    hi2c2.Init.OwnAddress2 = 0;
 80008b0:	4b20      	ldr	r3, [pc, #128]	; (8000934 <MX_I2C2_Init+0x108>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	619a      	str	r2, [r3, #24]
    hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008b6:	4b1f      	ldr	r3, [pc, #124]	; (8000934 <MX_I2C2_Init+0x108>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	61da      	str	r2, [r3, #28]
    hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008bc:	4b1d      	ldr	r3, [pc, #116]	; (8000934 <MX_I2C2_Init+0x108>)
 80008be:	2200      	movs	r2, #0
 80008c0:	621a      	str	r2, [r3, #32]

    if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80008c2:	481c      	ldr	r0, [pc, #112]	; (8000934 <MX_I2C2_Init+0x108>)
 80008c4:	f004 f9a0 	bl	8004c08 <HAL_I2C_Init>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d004      	beq.n	80008d8 <MX_I2C2_Init+0xac>
    {
        USART2_Print("[I2C] КРИТИЧЕСКАЯ ОШИБКА: HAL_I2C_Init FAILED!\r\n");
 80008ce:	481c      	ldr	r0, [pc, #112]	; (8000940 <MX_I2C2_Init+0x114>)
 80008d0:	f002 fae2 	bl	8002e98 <USART2_Print>
        return HAL_ERROR;
 80008d4:	2301      	movs	r3, #1
 80008d6:	e025      	b.n	8000924 <MX_I2C2_Init+0xf8>
    }

    /* === ШАГ 4: Проверка наличия устройств на шине === */
    uint8_t dummy = 0;
 80008d8:	2300      	movs	r3, #0
 80008da:	77fb      	strb	r3, [r7, #31]
    
    // Проверка LM75B (адрес 0x48)
    if (HAL_I2C_IsDeviceReady(&hi2c2, (0x48 << 1), 2, 10) == HAL_OK)
 80008dc:	230a      	movs	r3, #10
 80008de:	2202      	movs	r2, #2
 80008e0:	2190      	movs	r1, #144	; 0x90
 80008e2:	4814      	ldr	r0, [pc, #80]	; (8000934 <MX_I2C2_Init+0x108>)
 80008e4:	f004 fe36 	bl	8005554 <HAL_I2C_IsDeviceReady>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d103      	bne.n	80008f6 <MX_I2C2_Init+0xca>
    {
        USART2_Print("[I2C] LM75B обнаружен на адресе 0x48\r\n");
 80008ee:	4815      	ldr	r0, [pc, #84]	; (8000944 <MX_I2C2_Init+0x118>)
 80008f0:	f002 fad2 	bl	8002e98 <USART2_Print>
 80008f4:	e002      	b.n	80008fc <MX_I2C2_Init+0xd0>
    }
    else
    {
        USART2_Print("[I2C] ВНИМАНИЕ: LM75B НЕ ОБНАРУЖЕН на 0x48\r\n");
 80008f6:	4814      	ldr	r0, [pc, #80]	; (8000948 <MX_I2C2_Init+0x11c>)
 80008f8:	f002 face 	bl	8002e98 <USART2_Print>
    }
    
    // Проверка AT24C02 (адрес 0x50)
    if (HAL_I2C_IsDeviceReady(&hi2c2, (0x50 << 1), 2, 10) == HAL_OK)
 80008fc:	230a      	movs	r3, #10
 80008fe:	2202      	movs	r2, #2
 8000900:	21a0      	movs	r1, #160	; 0xa0
 8000902:	480c      	ldr	r0, [pc, #48]	; (8000934 <MX_I2C2_Init+0x108>)
 8000904:	f004 fe26 	bl	8005554 <HAL_I2C_IsDeviceReady>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d103      	bne.n	8000916 <MX_I2C2_Init+0xea>
    {
        USART2_Print("[I2C] AT24C02 обнаружен на адресе 0x50\r\n");
 800090e:	480f      	ldr	r0, [pc, #60]	; (800094c <MX_I2C2_Init+0x120>)
 8000910:	f002 fac2 	bl	8002e98 <USART2_Print>
 8000914:	e002      	b.n	800091c <MX_I2C2_Init+0xf0>
    }
    else
    {
        USART2_Print("[I2C] ВНИМАНИЕ: AT24C02 НЕ ОБНАРУЖЕН на 0x50\r\n");
 8000916:	480e      	ldr	r0, [pc, #56]	; (8000950 <MX_I2C2_Init+0x124>)
 8000918:	f002 fabe 	bl	8002e98 <USART2_Print>
    }

    USART2_Print("[I2C] I2C2 инициализирован: PB10=SCL, PB11=SDA @ 100 kHz\r\n");
 800091c:	480d      	ldr	r0, [pc, #52]	; (8000954 <MX_I2C2_Init+0x128>)
 800091e:	f002 fabb 	bl	8002e98 <USART2_Print>
    return HAL_OK;
 8000922:	2300      	movs	r3, #0
}
 8000924:	4618      	mov	r0, r3
 8000926:	3720      	adds	r7, #32
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	40021000 	.word	0x40021000
 8000930:	40010c00 	.word	0x40010c00
 8000934:	20000038 	.word	0x20000038
 8000938:	40005800 	.word	0x40005800
 800093c:	000186a0 	.word	0x000186a0
 8000940:	08007474 	.word	0x08007474
 8000944:	080074b8 	.word	0x080074b8
 8000948:	080074f0 	.word	0x080074f0
 800094c:	08007534 	.word	0x08007534
 8000950:	08007570 	.word	0x08007570
 8000954:	080075b4 	.word	0x080075b4

08000958 <HAL_I2C_MspInit>:
  * @brief  Callback инициализации MSP для I2C2
  * @param  hi2c: указатель на структуру I2C_HandleTypeDef
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
    if(hi2c->Instance == I2C2)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a0b      	ldr	r2, [pc, #44]	; (8000994 <HAL_I2C_MspInit+0x3c>)
 8000966:	4293      	cmp	r3, r2
 8000968:	d10f      	bne.n	800098a <HAL_I2C_MspInit+0x32>
    {
        /* Включение прерываний */
        HAL_NVIC_SetPriority(I2C2_EV_IRQn, 1, 0);
 800096a:	2200      	movs	r2, #0
 800096c:	2101      	movs	r1, #1
 800096e:	2021      	movs	r0, #33	; 0x21
 8000970:	f003 fead 	bl	80046ce <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8000974:	2021      	movs	r0, #33	; 0x21
 8000976:	f003 fec6 	bl	8004706 <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(I2C2_ER_IRQn, 1, 0);
 800097a:	2200      	movs	r2, #0
 800097c:	2101      	movs	r1, #1
 800097e:	2022      	movs	r0, #34	; 0x22
 8000980:	f003 fea5 	bl	80046ce <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8000984:	2022      	movs	r0, #34	; 0x22
 8000986:	f003 febe 	bl	8004706 <HAL_NVIC_EnableIRQ>
    }
}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40005800 	.word	0x40005800

08000998 <LM75B_Init>:

/**
  * @brief Инициализация LM75B (проверка доступности устройства)
  */
HAL_StatusTypeDef LM75B_Init(uint8_t dev_address)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b088      	sub	sp, #32
 800099c:	af04      	add	r7, sp, #16
 800099e:	4603      	mov	r3, r0
 80009a0:	71fb      	strb	r3, [r7, #7]
    // Проверяем доступность устройства путём чтения регистра температуры
    uint8_t dummy[2] = {0};
 80009a2:	2300      	movs	r3, #0
 80009a4:	81bb      	strh	r3, [r7, #12]
    return HAL_I2C_Mem_Read(&hi2c2, dev_address, LM75B_REG_TEMP,
 80009a6:	79fb      	ldrb	r3, [r7, #7]
 80009a8:	b299      	uxth	r1, r3
 80009aa:	2364      	movs	r3, #100	; 0x64
 80009ac:	9302      	str	r3, [sp, #8]
 80009ae:	2302      	movs	r3, #2
 80009b0:	9301      	str	r3, [sp, #4]
 80009b2:	f107 030c 	add.w	r3, r7, #12
 80009b6:	9300      	str	r3, [sp, #0]
 80009b8:	2301      	movs	r3, #1
 80009ba:	2200      	movs	r2, #0
 80009bc:	4803      	ldr	r0, [pc, #12]	; (80009cc <LM75B_Init+0x34>)
 80009be:	f004 fb61 	bl	8005084 <HAL_I2C_Mem_Read>
 80009c2:	4603      	mov	r3, r0
                            I2C_MEMADD_SIZE_8BIT, dummy, 2, 100);
}
 80009c4:	4618      	mov	r0, r3
 80009c6:	3710      	adds	r7, #16
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	20000038 	.word	0x20000038

080009d0 <LM75B_ReadRawTemperature>:

/**
  * @brief Чтение "сырого" 16-битного значения температуры
  */
HAL_StatusTypeDef LM75B_ReadRawTemperature(uint8_t dev_address, uint16_t *raw_temp)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b088      	sub	sp, #32
 80009d4:	af04      	add	r7, sp, #16
 80009d6:	4603      	mov	r3, r0
 80009d8:	6039      	str	r1, [r7, #0]
 80009da:	71fb      	strb	r3, [r7, #7]
    if (raw_temp == NULL) return HAL_ERROR;
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d101      	bne.n	80009e6 <LM75B_ReadRawTemperature+0x16>
 80009e2:	2301      	movs	r3, #1
 80009e4:	e01f      	b.n	8000a26 <LM75B_ReadRawTemperature+0x56>
    
    uint8_t data[2] = {0};
 80009e6:	2300      	movs	r3, #0
 80009e8:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c2, dev_address, LM75B_REG_TEMP,
 80009ea:	79fb      	ldrb	r3, [r7, #7]
 80009ec:	b299      	uxth	r1, r3
 80009ee:	2364      	movs	r3, #100	; 0x64
 80009f0:	9302      	str	r3, [sp, #8]
 80009f2:	2302      	movs	r3, #2
 80009f4:	9301      	str	r3, [sp, #4]
 80009f6:	f107 030c 	add.w	r3, r7, #12
 80009fa:	9300      	str	r3, [sp, #0]
 80009fc:	2301      	movs	r3, #1
 80009fe:	2200      	movs	r2, #0
 8000a00:	480b      	ldr	r0, [pc, #44]	; (8000a30 <LM75B_ReadRawTemperature+0x60>)
 8000a02:	f004 fb3f 	bl	8005084 <HAL_I2C_Mem_Read>
 8000a06:	4603      	mov	r3, r0
 8000a08:	73fb      	strb	r3, [r7, #15]
                                                I2C_MEMADD_SIZE_8BIT, data, 2, 100);
    if (status == HAL_OK)
 8000a0a:	7bfb      	ldrb	r3, [r7, #15]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d109      	bne.n	8000a24 <LM75B_ReadRawTemperature+0x54>
    {
        *raw_temp = ((uint16_t)data[0] << 8) | data[1];
 8000a10:	7b3b      	ldrb	r3, [r7, #12]
 8000a12:	021b      	lsls	r3, r3, #8
 8000a14:	b21a      	sxth	r2, r3
 8000a16:	7b7b      	ldrb	r3, [r7, #13]
 8000a18:	b21b      	sxth	r3, r3
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	b21b      	sxth	r3, r3
 8000a1e:	b29a      	uxth	r2, r3
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	801a      	strh	r2, [r3, #0]
    }
    return status;
 8000a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	3710      	adds	r7, #16
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	20000038 	.word	0x20000038

08000a34 <LM75B_ReadTemperature>:

/**
  * @brief Чтение температуры в градусах Цельсия с точностью 0.125°C
  */
HAL_StatusTypeDef LM75B_ReadTemperature(uint8_t dev_address, float *temp)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	6039      	str	r1, [r7, #0]
 8000a3e:	71fb      	strb	r3, [r7, #7]
    if (temp == NULL) return HAL_ERROR;
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d101      	bne.n	8000a4a <LM75B_ReadTemperature+0x16>
 8000a46:	2301      	movs	r3, #1
 8000a48:	e022      	b.n	8000a90 <LM75B_ReadTemperature+0x5c>
    
    uint16_t raw_temp = 0;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	817b      	strh	r3, [r7, #10]
    HAL_StatusTypeDef status = LM75B_ReadRawTemperature(dev_address, &raw_temp);
 8000a4e:	f107 020a 	add.w	r2, r7, #10
 8000a52:	79fb      	ldrb	r3, [r7, #7]
 8000a54:	4611      	mov	r1, r2
 8000a56:	4618      	mov	r0, r3
 8000a58:	f7ff ffba 	bl	80009d0 <LM75B_ReadRawTemperature>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 8000a60:	7bfb      	ldrb	r3, [r7, #15]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d113      	bne.n	8000a8e <LM75B_ReadTemperature+0x5a>
    {
        // LM75B: 11 бит точности, шаг 0.125°C
        // Биты 15-5 содержат значение температуры в дополнительном коде
        int16_t temp_raw = (int16_t)(raw_temp & 0xFFE0);  // Оставляем только 11 бит
 8000a66:	897b      	ldrh	r3, [r7, #10]
 8000a68:	b21b      	sxth	r3, r3
 8000a6a:	f023 031f 	bic.w	r3, r3, #31
 8000a6e:	81bb      	strh	r3, [r7, #12]
        *temp = (float)temp_raw / 256.0f;  // 256 = 2^8
 8000a70:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000a74:	4618      	mov	r0, r3
 8000a76:	f7ff fc2b 	bl	80002d0 <__aeabi_i2f>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8000a80:	4618      	mov	r0, r3
 8000a82:	f7ff fd2d 	bl	80004e0 <__aeabi_fdiv>
 8000a86:	4603      	mov	r3, r0
 8000a88:	461a      	mov	r2, r3
 8000a8a:	683b      	ldr	r3, [r7, #0]
 8000a8c:	601a      	str	r2, [r3, #0]
    }
    return status;
 8000a8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a90:	4618      	mov	r0, r3
 8000a92:	3710      	adds	r7, #16
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}

08000a98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b088      	sub	sp, #32
 8000a9c:	af00      	add	r7, sp, #0
    /* MCU Configuration--------------------------------------------------------*/
    HAL_Init();
 8000a9e:	f002 fed5 	bl	800384c <HAL_Init>
    SystemClock_Config();
 8000aa2:	f000 febd 	bl	8001820 <SystemClock_Config>
    MX_GPIO_Init();
 8000aa6:	f000 ff17 	bl	80018d8 <MX_GPIO_Init>
    MX_USART1_UART_Init();
 8000aaa:	f001 f81b 	bl	8001ae4 <MX_USART1_UART_Init>
    MX_USART2_UART_Init();
 8000aae:	f001 f843 	bl	8001b38 <MX_USART2_UART_Init>
    MX_ADC1_Init();
 8000ab2:	f001 f86b 	bl	8001b8c <MX_ADC1_Init>
    MX_ADC2_Init();
 8000ab6:	f001 f8a7 	bl	8001c08 <MX_ADC2_Init>

    /* I2C2 / LM75B / AT24C02 */
    /* Инициализация I2C2 (PB10=SCL, PB11=SDA) */
    USART2_Print("[ИНИЦ] Инициализация I2C2 (PB10=SCL, PB11=SDA)...\r\n");
 8000aba:	4866      	ldr	r0, [pc, #408]	; (8000c54 <main+0x1bc>)
 8000abc:	f002 f9ec 	bl	8002e98 <USART2_Print>
    if (MX_I2C2_Init() == HAL_OK) {
 8000ac0:	f7ff feb4 	bl	800082c <MX_I2C2_Init>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d13a      	bne.n	8000b40 <main+0xa8>
        i2c_initialized = 1;
 8000aca:	4b63      	ldr	r3, [pc, #396]	; (8000c58 <main+0x1c0>)
 8000acc:	2201      	movs	r2, #1
 8000ace:	701a      	strb	r2, [r3, #0]
        USART2_Print("[ИНИЦ] I2C2 инициализирован успешно\r\n");
 8000ad0:	4862      	ldr	r0, [pc, #392]	; (8000c5c <main+0x1c4>)
 8000ad2:	f002 f9e1 	bl	8002e98 <USART2_Print>

        /* Инициализация LM75B */
        USART2_Print("[ИНИЦ] Инициализация LM75B (0x48)...\r\n");
 8000ad6:	4862      	ldr	r0, [pc, #392]	; (8000c60 <main+0x1c8>)
 8000ad8:	f002 f9de 	bl	8002e98 <USART2_Print>
        if (LM75B_Init(LM75B_ADDR) == HAL_OK) {
 8000adc:	2090      	movs	r0, #144	; 0x90
 8000ade:	f7ff ff5b 	bl	8000998 <LM75B_Init>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d106      	bne.n	8000af6 <main+0x5e>
            lm75b_initialized = 1;
 8000ae8:	4b5e      	ldr	r3, [pc, #376]	; (8000c64 <main+0x1cc>)
 8000aea:	2201      	movs	r2, #1
 8000aec:	701a      	strb	r2, [r3, #0]
            USART2_Print("[ИНИЦ] LM75B инициализирован успешно\r\n");
 8000aee:	485e      	ldr	r0, [pc, #376]	; (8000c68 <main+0x1d0>)
 8000af0:	f002 f9d2 	bl	8002e98 <USART2_Print>
 8000af4:	e008      	b.n	8000b08 <main+0x70>
        } else {
            USART2_Print("[ИНИЦ] КРИТИЧЕСКАЯ ОШИБКА: LM75B НЕ НАЙДЕН!\r\n");
 8000af6:	485d      	ldr	r0, [pc, #372]	; (8000c6c <main+0x1d4>)
 8000af8:	f002 f9ce 	bl	8002e98 <USART2_Print>
            USART2_Print("Проверьте подключение: SCL->PB10, SDA->PB11, VCC=3.3V, GND\r\n");
 8000afc:	485c      	ldr	r0, [pc, #368]	; (8000c70 <main+0x1d8>)
 8000afe:	f002 f9cb 	bl	8002e98 <USART2_Print>
            USART2_Print("ВАЖНО: Установите подтяжки 4.7кОм от SCL/SDA к 3.3V!\r\n");
 8000b02:	485c      	ldr	r0, [pc, #368]	; (8000c74 <main+0x1dc>)
 8000b04:	f002 f9c8 	bl	8002e98 <USART2_Print>
        }

        /* Инициализация AT24C02 */
        USART2_Print("[ИНИЦ] Инициализация AT24C02 (0x50)...\r\n");
 8000b08:	485b      	ldr	r0, [pc, #364]	; (8000c78 <main+0x1e0>)
 8000b0a:	f002 f9c5 	bl	8002e98 <USART2_Print>
        if (AT24C02_Init(AT24C02_ADDR) == HAL_OK) {
 8000b0e:	20a0      	movs	r0, #160	; 0xa0
 8000b10:	f7ff fe1e 	bl	8000750 <AT24C02_Init>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d108      	bne.n	8000b2c <main+0x94>
            at24c02_initialized = 1;
 8000b1a:	4b58      	ldr	r3, [pc, #352]	; (8000c7c <main+0x1e4>)
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	701a      	strb	r2, [r3, #0]
            USART2_Print("[ИНИЦ] AT24C02 инициализирован успешно\r\n");
 8000b20:	4857      	ldr	r0, [pc, #348]	; (8000c80 <main+0x1e8>)
 8000b22:	f002 f9b9 	bl	8002e98 <USART2_Print>

            /* Чтение счётчика загрузок из EEPROM */
            Read_Boot_Count();
 8000b26:	f000 fcd3 	bl	80014d0 <Read_Boot_Count>
 8000b2a:	e00f      	b.n	8000b4c <main+0xb4>
        } else {
            USART2_Print("[ИНИЦ] КРИТИЧЕСКАЯ ОШИБКА: AT24C02 НЕ НАЙДЕН!\r\n");
 8000b2c:	4855      	ldr	r0, [pc, #340]	; (8000c84 <main+0x1ec>)
 8000b2e:	f002 f9b3 	bl	8002e98 <USART2_Print>
            USART2_Print("Проверьте подключение: SCL->PB10, SDA->PB11, VCC=3.3V, GND\r\n");
 8000b32:	484f      	ldr	r0, [pc, #316]	; (8000c70 <main+0x1d8>)
 8000b34:	f002 f9b0 	bl	8002e98 <USART2_Print>
            USART2_Print("ВАЖНО: Установите подтяжки 4.7кОм от SCL/SDA к 3.3V!\r\n");
 8000b38:	484e      	ldr	r0, [pc, #312]	; (8000c74 <main+0x1dc>)
 8000b3a:	f002 f9ad 	bl	8002e98 <USART2_Print>
 8000b3e:	e005      	b.n	8000b4c <main+0xb4>
        }
    } else {
        USART2_Print("[ИНИЦ] КРИТИЧЕСКАЯ ОШИБКА: I2C2 НЕ ИНИЦИАЛИЗИРОВАН!\r\n");
 8000b40:	4851      	ldr	r0, [pc, #324]	; (8000c88 <main+0x1f0>)
 8000b42:	f002 f9a9 	bl	8002e98 <USART2_Print>
        USART2_Print("Проверьте конфигурацию тактирования и пины PB10/PB11\r\n");
 8000b46:	4851      	ldr	r0, [pc, #324]	; (8000c8c <main+0x1f4>)
 8000b48:	f002 f9a6 	bl	8002e98 <USART2_Print>
    }
    /* I2C2 / LM75B / AT24C02 */

    /* Инициализация захвата времени пролёта (PB1 = TIM3_CH4 = CLIK) */
    TIM3_InputCapture_Init();
 8000b4c:	f000 fb54 	bl	80011f8 <TIM3_InputCapture_Init>

    /* Калибровка ADC */
    USART2_Print("[ИНИЦ] Калибровка ADC1...\r\n");
 8000b50:	484f      	ldr	r0, [pc, #316]	; (8000c90 <main+0x1f8>)
 8000b52:	f002 f9a1 	bl	8002e98 <USART2_Print>
    if (HAL_ADCEx_Calibration_Start(&hadc1) == HAL_OK) {
 8000b56:	484f      	ldr	r0, [pc, #316]	; (8000c94 <main+0x1fc>)
 8000b58:	f003 fc2c 	bl	80043b4 <HAL_ADCEx_Calibration_Start>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d106      	bne.n	8000b70 <main+0xd8>
        adc1_initialized = 1;
 8000b62:	4b4d      	ldr	r3, [pc, #308]	; (8000c98 <main+0x200>)
 8000b64:	2201      	movs	r2, #1
 8000b66:	701a      	strb	r2, [r3, #0]
        USART2_Print("[ИНИЦ] ADC1 откалиброван успешно\r\n");
 8000b68:	484c      	ldr	r0, [pc, #304]	; (8000c9c <main+0x204>)
 8000b6a:	f002 f995 	bl	8002e98 <USART2_Print>
 8000b6e:	e002      	b.n	8000b76 <main+0xde>
    } else {
        USART2_Print("[ИНИЦ] Калибровка ADC1 НЕ УДАЛАСЬ!\r\n");
 8000b70:	484b      	ldr	r0, [pc, #300]	; (8000ca0 <main+0x208>)
 8000b72:	f002 f991 	bl	8002e98 <USART2_Print>
    }

    USART2_Print("[ИНИЦ] Калибровка ADC2...\r\n");
 8000b76:	484b      	ldr	r0, [pc, #300]	; (8000ca4 <main+0x20c>)
 8000b78:	f002 f98e 	bl	8002e98 <USART2_Print>
    if (HAL_ADCEx_Calibration_Start(&hadc2) == HAL_OK) {
 8000b7c:	484a      	ldr	r0, [pc, #296]	; (8000ca8 <main+0x210>)
 8000b7e:	f003 fc19 	bl	80043b4 <HAL_ADCEx_Calibration_Start>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d106      	bne.n	8000b96 <main+0xfe>
        adc2_initialized = 1;
 8000b88:	4b48      	ldr	r3, [pc, #288]	; (8000cac <main+0x214>)
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	701a      	strb	r2, [r3, #0]
        USART2_Print("[ИНИЦ] ADC2 откалиброван успешно\r\n");
 8000b8e:	4848      	ldr	r0, [pc, #288]	; (8000cb0 <main+0x218>)
 8000b90:	f002 f982 	bl	8002e98 <USART2_Print>
 8000b94:	e002      	b.n	8000b9c <main+0x104>
    } else {
        USART2_Print("[ИНИЦ] Калибровка ADC2 НЕ УДАЛАСЬ!\r\n");
 8000b96:	4847      	ldr	r0, [pc, #284]	; (8000cb4 <main+0x21c>)
 8000b98:	f002 f97e 	bl	8002e98 <USART2_Print>
    }

    /* Инициализация ModBus */
    ModBus_Init();
 8000b9c:	f001 fe26 	bl	80027ec <ModBus_Init>

    /* Задержка для стабилизации */
    HAL_Delay(1000);
 8000ba0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ba4:	f002 feb4 	bl	8003910 <HAL_Delay>

    /* Настройка приоритетов прерываний */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000ba8:	2200      	movs	r2, #0
 8000baa:	2100      	movs	r1, #0
 8000bac:	2025      	movs	r0, #37	; 0x25
 8000bae:	f003 fd8e 	bl	80046ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000bb2:	2025      	movs	r0, #37	; 0x25
 8000bb4:	f003 fda7 	bl	8004706 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 1);
 8000bb8:	2201      	movs	r2, #1
 8000bba:	2100      	movs	r1, #0
 8000bbc:	2026      	movs	r0, #38	; 0x26
 8000bbe:	f003 fd86 	bl	80046ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000bc2:	2026      	movs	r0, #38	; 0x26
 8000bc4:	f003 fd9f 	bl	8004706 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);  // МАКСИМАЛЬНЫЙ ПРИОРИТЕТ для захвата!
 8000bc8:	2200      	movs	r2, #0
 8000bca:	2100      	movs	r1, #0
 8000bcc:	201d      	movs	r0, #29
 8000bce:	f003 fd7e 	bl	80046ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000bd2:	201d      	movs	r0, #29
 8000bd4:	f003 fd97 	bl	8004706 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 1);
 8000bd8:	2201      	movs	r2, #1
 8000bda:	2101      	movs	r1, #1
 8000bdc:	2012      	movs	r0, #18
 8000bde:	f003 fd76 	bl	80046ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000be2:	2012      	movs	r0, #18
 8000be4:	f003 fd8f 	bl	8004706 <HAL_NVIC_EnableIRQ>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000be8:	b662      	cpsie	i
}
 8000bea:	bf00      	nop

    /* Включаем глобальные прерывания */
    __enable_irq();

    /* Вывод информации о системе */
    USART2_Print("\r\n========================================\r\n");
 8000bec:	4832      	ldr	r0, [pc, #200]	; (8000cb8 <main+0x220>)
 8000bee:	f002 f953 	bl	8002e98 <USART2_Print>
    USART2_Print(" Система измерения времени пролёта (TOF)\r\n");
 8000bf2:	4832      	ldr	r0, [pc, #200]	; (8000cbc <main+0x224>)
 8000bf4:	f002 f950 	bl	8002e98 <USART2_Print>
    USART2_Print("========================================\r\n");
 8000bf8:	4831      	ldr	r0, [pc, #196]	; (8000cc0 <main+0x228>)
 8000bfa:	f002 f94d 	bl	8002e98 <USART2_Print>
    USART2_Print("Система инициализирована\r\n");
 8000bfe:	4831      	ldr	r0, [pc, #196]	; (8000cc4 <main+0x22c>)
 8000c00:	f002 f94a 	bl	8002e98 <USART2_Print>
    USART2_Print("USART2: Отладочный вывод (115200)\r\n");
 8000c04:	4830      	ldr	r0, [pc, #192]	; (8000cc8 <main+0x230>)
 8000c06:	f002 f947 	bl	8002e98 <USART2_Print>
    USART2_Print("USART1: ModBus RTU (9600, 8N1)\r\n");
 8000c0a:	4830      	ldr	r0, [pc, #192]	; (8000ccc <main+0x234>)
 8000c0c:	f002 f944 	bl	8002e98 <USART2_Print>
    USART2_Print("Адрес устройства: 1\r\n");
 8000c10:	482f      	ldr	r0, [pc, #188]	; (8000cd0 <main+0x238>)
 8000c12:	f002 f941 	bl	8002e98 <USART2_Print>
    USART2_Print("Интервал измерений: 10 секунд\r\n");
 8000c16:	482f      	ldr	r0, [pc, #188]	; (8000cd4 <main+0x23c>)
 8000c18:	f002 f93e 	bl	8002e98 <USART2_Print>
    USART2_Print("Индикация: Красный светодиод (PB13) = горит 1 сек при захвате сигнала\r\n");
 8000c1c:	482e      	ldr	r0, [pc, #184]	; (8000cd8 <main+0x240>)
 8000c1e:	f002 f93b 	bl	8002e98 <USART2_Print>
    USART2_Print("           Синий светодиод (PB12) = мигает (1 Гц)\r\n");
 8000c22:	482e      	ldr	r0, [pc, #184]	; (8000cdc <main+0x244>)
 8000c24:	f002 f938 	bl	8002e98 <USART2_Print>
    /* I2C2 / LM75B / AT24C02 */
    USART2_Print("I2C2: PB10=SCL, PB11=SDA @ 100 kHz\r\n");
 8000c28:	482d      	ldr	r0, [pc, #180]	; (8000ce0 <main+0x248>)
 8000c2a:	f002 f935 	bl	8002e98 <USART2_Print>
    if (lm75b_initialized) {
 8000c2e:	4b0d      	ldr	r3, [pc, #52]	; (8000c64 <main+0x1cc>)
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d003      	beq.n	8000c3e <main+0x1a6>
        USART2_Print("LM75B: Адрес 0x48 (температура)\r\n");
 8000c36:	482b      	ldr	r0, [pc, #172]	; (8000ce4 <main+0x24c>)
 8000c38:	f002 f92e 	bl	8002e98 <USART2_Print>
 8000c3c:	e002      	b.n	8000c44 <main+0x1ac>
    } else {
        USART2_Print("LM75B: НЕ ОБНАРУЖЕН (проверьте подключение и подтяжки!)\r\n");
 8000c3e:	482a      	ldr	r0, [pc, #168]	; (8000ce8 <main+0x250>)
 8000c40:	f002 f92a 	bl	8002e98 <USART2_Print>
    }
    if (at24c02_initialized) {
 8000c44:	4b0d      	ldr	r3, [pc, #52]	; (8000c7c <main+0x1e4>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d051      	beq.n	8000cf0 <main+0x258>
        USART2_Print("AT24C02: Адрес 0x50 (256 байт EEPROM)\r\n");
 8000c4c:	4827      	ldr	r0, [pc, #156]	; (8000cec <main+0x254>)
 8000c4e:	f002 f923 	bl	8002e98 <USART2_Print>
 8000c52:	e050      	b.n	8000cf6 <main+0x25e>
 8000c54:	08007600 	.word	0x08007600
 8000c58:	20000182 	.word	0x20000182
 8000c5c:	08007648 	.word	0x08007648
 8000c60:	08007688 	.word	0x08007688
 8000c64:	20000183 	.word	0x20000183
 8000c68:	080076c0 	.word	0x080076c0
 8000c6c:	08007704 	.word	0x08007704
 8000c70:	08007750 	.word	0x08007750
 8000c74:	080077a4 	.word	0x080077a4
 8000c78:	080077f8 	.word	0x080077f8
 8000c7c:	20000184 	.word	0x20000184
 8000c80:	08007834 	.word	0x08007834
 8000c84:	08007878 	.word	0x08007878
 8000c88:	080078c8 	.word	0x080078c8
 8000c8c:	08007924 	.word	0x08007924
 8000c90:	08007984 	.word	0x08007984
 8000c94:	20000114 	.word	0x20000114
 8000c98:	20000180 	.word	0x20000180
 8000c9c:	080079b0 	.word	0x080079b0
 8000ca0:	080079ec 	.word	0x080079ec
 8000ca4:	08007a28 	.word	0x08007a28
 8000ca8:	20000144 	.word	0x20000144
 8000cac:	20000181 	.word	0x20000181
 8000cb0:	08007a54 	.word	0x08007a54
 8000cb4:	08007a90 	.word	0x08007a90
 8000cb8:	08007acc 	.word	0x08007acc
 8000cbc:	08007afc 	.word	0x08007afc
 8000cc0:	08007b48 	.word	0x08007b48
 8000cc4:	08007b74 	.word	0x08007b74
 8000cc8:	08007ba8 	.word	0x08007ba8
 8000ccc:	08007bdc 	.word	0x08007bdc
 8000cd0:	08007c00 	.word	0x08007c00
 8000cd4:	08007c28 	.word	0x08007c28
 8000cd8:	08007c60 	.word	0x08007c60
 8000cdc:	08007cdc 	.word	0x08007cdc
 8000ce0:	08007d28 	.word	0x08007d28
 8000ce4:	08007d50 	.word	0x08007d50
 8000ce8:	08007d84 	.word	0x08007d84
 8000cec:	08007de8 	.word	0x08007de8
    } else {
        USART2_Print("AT24C02: НЕ ОБНАРУЖЕН (проверьте подключение и подтяжки!)\r\n");
 8000cf0:	48af      	ldr	r0, [pc, #700]	; (8000fb0 <main+0x518>)
 8000cf2:	f002 f8d1 	bl	8002e98 <USART2_Print>
    }
    USART2_Print("ВАЖНО: Подтяжки 4.7кОм от SCL/SDA к 3.3V ОБЯЗАТЕЛЬНЫ!\r\n");
 8000cf6:	48af      	ldr	r0, [pc, #700]	; (8000fb4 <main+0x51c>)
 8000cf8:	f002 f8ce 	bl	8002e98 <USART2_Print>
    /* I2C2 / LM75B / AT24C02 */
    USART2_Print("VREFINT_CAL: ");
 8000cfc:	48ae      	ldr	r0, [pc, #696]	; (8000fb8 <main+0x520>)
 8000cfe:	f002 f8cb 	bl	8002e98 <USART2_Print>
    USART2_PrintNum(VREFINT_CAL_VALUE);
 8000d02:	4bae      	ldr	r3, [pc, #696]	; (8000fbc <main+0x524>)
 8000d04:	881b      	ldrh	r3, [r3, #0]
 8000d06:	4618      	mov	r0, r3
 8000d08:	f002 f8de 	bl	8002ec8 <USART2_PrintNum>
    USART2_Print("\r\nПины:\r\n");
 8000d0c:	48ac      	ldr	r0, [pc, #688]	; (8000fc0 <main+0x528>)
 8000d0e:	f002 f8c3 	bl	8002e98 <USART2_Print>
    USART2_Print("  PB5 (Gen_Impuls):  выход, импульс 10 мкс @ 10 Гц (каждые 10 сек)\r\n");
 8000d12:	48ac      	ldr	r0, [pc, #688]	; (8000fc4 <main+0x52c>)
 8000d14:	f002 f8c0 	bl	8002e98 <USART2_Print>
    USART2_Print("  PB6 (Power_5V):    выход, постоянно НИЗКИЙ (питание ВКЛ)\r\n");
 8000d18:	48ab      	ldr	r0, [pc, #684]	; (8000fc8 <main+0x530>)
 8000d1a:	f002 f8bd 	bl	8002e98 <USART2_Print>
    USART2_Print("  PB1 (CLIK):        вход, TIM3_CH4\r\n");
 8000d1e:	48ab      	ldr	r0, [pc, #684]	; (8000fcc <main+0x534>)
 8000d20:	f002 f8ba 	bl	8002e98 <USART2_Print>
    USART2_Print("  PB13 (LED_RED):    выход, горит 1 сек при захвате сигнала\r\n");
 8000d24:	48aa      	ldr	r0, [pc, #680]	; (8000fd0 <main+0x538>)
 8000d26:	f002 f8b7 	bl	8002e98 <USART2_Print>
    USART2_Print("  PB12 (LED_BLUE):   выход, мигает (1 Гц)\r\n");
 8000d2a:	48aa      	ldr	r0, [pc, #680]	; (8000fd4 <main+0x53c>)
 8000d2c:	f002 f8b4 	bl	8002e98 <USART2_Print>
    USART2_Print("  PB10 (SCL):        I2C2\r\n");
 8000d30:	48a9      	ldr	r0, [pc, #676]	; (8000fd8 <main+0x540>)
 8000d32:	f002 f8b1 	bl	8002e98 <USART2_Print>
    USART2_Print("  PB11 (SDA):        I2C2\r\n");
 8000d36:	48a9      	ldr	r0, [pc, #676]	; (8000fdc <main+0x544>)
 8000d38:	f002 f8ae 	bl	8002e98 <USART2_Print>
    USART2_Print("========================================\r\n\r\n");
 8000d3c:	48a8      	ldr	r0, [pc, #672]	; (8000fe0 <main+0x548>)
 8000d3e:	f002 f8ab 	bl	8002e98 <USART2_Print>

    /* Тестовое измерение напряжений при запуске */
    Read_All_Voltages();
 8000d42:	f000 fc65 	bl	8001610 <Read_All_Voltages>
    /* I2C2 / LM75B / AT24C02 */
    if (lm75b_initialized) {
 8000d46:	4ba7      	ldr	r3, [pc, #668]	; (8000fe4 <main+0x54c>)
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <main+0x2ba>
        Read_Temperature();
 8000d4e:	f000 fb99 	bl	8001484 <Read_Temperature>
    }
    /* I2C2 / LM75B / AT24C02 */

    USART2_Print("[ИНИЦ] --- РЕЗУЛЬТАТЫ ИЗМЕРЕНИЙ ---\r\n");
 8000d52:	48a5      	ldr	r0, [pc, #660]	; (8000fe8 <main+0x550>)
 8000d54:	f002 f8a0 	bl	8002e98 <USART2_Print>
    USART2_Print("[ИНИЦ] VDDA = ");
 8000d58:	48a4      	ldr	r0, [pc, #656]	; (8000fec <main+0x554>)
 8000d5a:	f002 f89d 	bl	8002e98 <USART2_Print>
    float_to_str(current_vdda, float_buffer, 3);
 8000d5e:	4ba4      	ldr	r3, [pc, #656]	; (8000ff0 <main+0x558>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	2203      	movs	r2, #3
 8000d64:	49a3      	ldr	r1, [pc, #652]	; (8000ff4 <main+0x55c>)
 8000d66:	4618      	mov	r0, r3
 8000d68:	f002 fc60 	bl	800362c <float_to_str>
    USART2_Print(float_buffer);
 8000d6c:	48a1      	ldr	r0, [pc, #644]	; (8000ff4 <main+0x55c>)
 8000d6e:	f002 f893 	bl	8002e98 <USART2_Print>
    USART2_Print(" В\r\n");
 8000d72:	48a1      	ldr	r0, [pc, #644]	; (8000ff8 <main+0x560>)
 8000d74:	f002 f890 	bl	8002e98 <USART2_Print>

    USART2_Print("[ИНИЦ] 24В  = ");
 8000d78:	48a0      	ldr	r0, [pc, #640]	; (8000ffc <main+0x564>)
 8000d7a:	f002 f88d 	bl	8002e98 <USART2_Print>
    float_to_str(current_24v, float_buffer, 2);
 8000d7e:	4ba0      	ldr	r3, [pc, #640]	; (8001000 <main+0x568>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	2202      	movs	r2, #2
 8000d84:	499b      	ldr	r1, [pc, #620]	; (8000ff4 <main+0x55c>)
 8000d86:	4618      	mov	r0, r3
 8000d88:	f002 fc50 	bl	800362c <float_to_str>
    USART2_Print(float_buffer);
 8000d8c:	4899      	ldr	r0, [pc, #612]	; (8000ff4 <main+0x55c>)
 8000d8e:	f002 f883 	bl	8002e98 <USART2_Print>
    USART2_Print(" В\r\n");
 8000d92:	4899      	ldr	r0, [pc, #612]	; (8000ff8 <main+0x560>)
 8000d94:	f002 f880 	bl	8002e98 <USART2_Print>

    USART2_Print("[ИНИЦ] 12В  = ");
 8000d98:	489a      	ldr	r0, [pc, #616]	; (8001004 <main+0x56c>)
 8000d9a:	f002 f87d 	bl	8002e98 <USART2_Print>
    float_to_str(current_12v, float_buffer, 2);
 8000d9e:	4b9a      	ldr	r3, [pc, #616]	; (8001008 <main+0x570>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	2202      	movs	r2, #2
 8000da4:	4993      	ldr	r1, [pc, #588]	; (8000ff4 <main+0x55c>)
 8000da6:	4618      	mov	r0, r3
 8000da8:	f002 fc40 	bl	800362c <float_to_str>
    USART2_Print(float_buffer);
 8000dac:	4891      	ldr	r0, [pc, #580]	; (8000ff4 <main+0x55c>)
 8000dae:	f002 f873 	bl	8002e98 <USART2_Print>
    USART2_Print(" В\r\n");
 8000db2:	4891      	ldr	r0, [pc, #580]	; (8000ff8 <main+0x560>)
 8000db4:	f002 f870 	bl	8002e98 <USART2_Print>

    USART2_Print("[ИНИЦ] 5В   = ");
 8000db8:	4894      	ldr	r0, [pc, #592]	; (800100c <main+0x574>)
 8000dba:	f002 f86d 	bl	8002e98 <USART2_Print>
    float_to_str(current_5v, float_buffer, 2);
 8000dbe:	4b94      	ldr	r3, [pc, #592]	; (8001010 <main+0x578>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	2202      	movs	r2, #2
 8000dc4:	498b      	ldr	r1, [pc, #556]	; (8000ff4 <main+0x55c>)
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f002 fc30 	bl	800362c <float_to_str>
    USART2_Print(float_buffer);
 8000dcc:	4889      	ldr	r0, [pc, #548]	; (8000ff4 <main+0x55c>)
 8000dce:	f002 f863 	bl	8002e98 <USART2_Print>
    USART2_Print(" В\r\n");
 8000dd2:	4889      	ldr	r0, [pc, #548]	; (8000ff8 <main+0x560>)
 8000dd4:	f002 f860 	bl	8002e98 <USART2_Print>

    /* I2C2 / LM75B / AT24C02 */
    if (lm75b_initialized) {
 8000dd8:	4b82      	ldr	r3, [pc, #520]	; (8000fe4 <main+0x54c>)
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d00f      	beq.n	8000e00 <main+0x368>
        USART2_Print("[ИНИЦ] Темп. = ");
 8000de0:	488c      	ldr	r0, [pc, #560]	; (8001014 <main+0x57c>)
 8000de2:	f002 f859 	bl	8002e98 <USART2_Print>
        float_to_str(current_temperature, float_buffer, 1);
 8000de6:	4b8c      	ldr	r3, [pc, #560]	; (8001018 <main+0x580>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	2201      	movs	r2, #1
 8000dec:	4981      	ldr	r1, [pc, #516]	; (8000ff4 <main+0x55c>)
 8000dee:	4618      	mov	r0, r3
 8000df0:	f002 fc1c 	bl	800362c <float_to_str>
        USART2_Print(float_buffer);
 8000df4:	487f      	ldr	r0, [pc, #508]	; (8000ff4 <main+0x55c>)
 8000df6:	f002 f84f 	bl	8002e98 <USART2_Print>
        USART2_Print(" °C\r\n");
 8000dfa:	4888      	ldr	r0, [pc, #544]	; (800101c <main+0x584>)
 8000dfc:	f002 f84c 	bl	8002e98 <USART2_Print>
    }
    /* I2C2 / LM75B / AT24C02 */

    /* Основные переменные цикла */
    uint32_t last_measure_time = 0;
 8000e00:	2300      	movs	r3, #0
 8000e02:	61fb      	str	r3, [r7, #28]
    uint32_t last_debug_time = 0;
 8000e04:	2300      	movs	r3, #0
 8000e06:	61bb      	str	r3, [r7, #24]
    uint32_t led_red_off_time = 0;  // Время выключения красного светодиода
 8000e08:	2300      	movs	r3, #0
 8000e0a:	617b      	str	r3, [r7, #20]
    uint8_t blue_led_state = 0;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	74fb      	strb	r3, [r7, #19]
    uint8_t red_led_state = 0;      // 0 = выключен, 1 = включён
 8000e10:	2300      	movs	r3, #0
 8000e12:	74bb      	strb	r3, [r7, #18]

    /* Бесконечный цикл */
    while (1)
    {
        /* Мигание синим светодиодом каждую секунду (индикация работы) */
        if (HAL_GetTick() - last_debug_time >= 1000)
 8000e14:	f002 fd72 	bl	80038fc <HAL_GetTick>
 8000e18:	4602      	mov	r2, r0
 8000e1a:	69bb      	ldr	r3, [r7, #24]
 8000e1c:	1ad3      	subs	r3, r2, r3
 8000e1e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000e22:	d315      	bcc.n	8000e50 <main+0x3b8>
        {
            last_debug_time = HAL_GetTick();
 8000e24:	f002 fd6a 	bl	80038fc <HAL_GetTick>
 8000e28:	61b8      	str	r0, [r7, #24]
            blue_led_state = !blue_led_state;
 8000e2a:	7cfb      	ldrb	r3, [r7, #19]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	bf0c      	ite	eq
 8000e30:	2301      	moveq	r3, #1
 8000e32:	2300      	movne	r3, #0
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	74fb      	strb	r3, [r7, #19]
            HAL_GPIO_WritePin(GPIOB, LED_BLUE_PIN, blue_led_state ? LED_BLUE_ON : LED_BLUE_OFF);
 8000e38:	7cfb      	ldrb	r3, [r7, #19]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	bf14      	ite	ne
 8000e3e:	2301      	movne	r3, #1
 8000e40:	2300      	moveq	r3, #0
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	461a      	mov	r2, r3
 8000e46:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e4a:	4875      	ldr	r0, [pc, #468]	; (8001020 <main+0x588>)
 8000e4c:	f003 feaa 	bl	8004ba4 <HAL_GPIO_WritePin>
        }

        /* Автоматическое выключение красного светодиода через 1 секунду */
        if (red_led_state && (HAL_GetTick() - led_red_off_time >= LED_RED_ON_TIME_MS))
 8000e50:	7cbb      	ldrb	r3, [r7, #18]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d00f      	beq.n	8000e76 <main+0x3de>
 8000e56:	f002 fd51 	bl	80038fc <HAL_GetTick>
 8000e5a:	4602      	mov	r2, r0
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	1ad3      	subs	r3, r2, r3
 8000e60:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000e64:	d307      	bcc.n	8000e76 <main+0x3de>
        {
            HAL_GPIO_WritePin(GPIOB, LED_RED_PIN, LED_RED_OFF);
 8000e66:	2200      	movs	r2, #0
 8000e68:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e6c:	486c      	ldr	r0, [pc, #432]	; (8001020 <main+0x588>)
 8000e6e:	f003 fe99 	bl	8004ba4 <HAL_GPIO_WritePin>
            red_led_state = 0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	74bb      	strb	r3, [r7, #18]
        }

        /* Измерение каждые 10 секунд */
        if (HAL_GetTick() - last_measure_time >= PULSE_PERIOD_MS)
 8000e76:	f002 fd41 	bl	80038fc <HAL_GetTick>
 8000e7a:	4602      	mov	r2, r0
 8000e7c:	69fb      	ldr	r3, [r7, #28]
 8000e7e:	1ad3      	subs	r3, r2, r3
 8000e80:	f242 720f 	movw	r2, #9999	; 0x270f
 8000e84:	4293      	cmp	r3, r2
 8000e86:	f240 816d 	bls.w	8001164 <main+0x6cc>
        {
            last_measure_time = HAL_GetTick();
 8000e8a:	f002 fd37 	bl	80038fc <HAL_GetTick>
 8000e8e:	61f8      	str	r0, [r7, #28]

            /* НАЧАЛО НОВОГО ЦИКЛА ИЗМЕРЕНИЯ */
            USART2_Print("\r\n========================================\r\n");
 8000e90:	4864      	ldr	r0, [pc, #400]	; (8001024 <main+0x58c>)
 8000e92:	f002 f801 	bl	8002e98 <USART2_Print>
            USART2_Print("ЦИКЛ ИЗМЕРЕНИЯ ЗАПУЩЕН (каждые 10 сек)\r\n");
 8000e96:	4864      	ldr	r0, [pc, #400]	; (8001028 <main+0x590>)
 8000e98:	f001 fffe 	bl	8002e98 <USART2_Print>
            USART2_Print("========================================\r\n");
 8000e9c:	4863      	ldr	r0, [pc, #396]	; (800102c <main+0x594>)
 8000e9e:	f001 fffb 	bl	8002e98 <USART2_Print>

            /* Сброс индикации: погасить красный светодиод */
            HAL_GPIO_WritePin(GPIOB, LED_RED_PIN, LED_RED_OFF);
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ea8:	485d      	ldr	r0, [pc, #372]	; (8001020 <main+0x588>)
 8000eaa:	f003 fe7b 	bl	8004ba4 <HAL_GPIO_WritePin>
            red_led_state = 0;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	74bb      	strb	r3, [r7, #18]
            signal_captured = 0;
 8000eb2:	4b5f      	ldr	r3, [pc, #380]	; (8001030 <main+0x598>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	701a      	strb	r2, [r3, #0]

            /* Шаг 1: Измерение напряжений */
            Read_All_Voltages();
 8000eb8:	f000 fbaa 	bl	8001610 <Read_All_Voltages>
            ModBus_UpdateVoltages(current_vdda, current_24v, current_12v, current_5v);
 8000ebc:	4b4c      	ldr	r3, [pc, #304]	; (8000ff0 <main+0x558>)
 8000ebe:	6818      	ldr	r0, [r3, #0]
 8000ec0:	4b4f      	ldr	r3, [pc, #316]	; (8001000 <main+0x568>)
 8000ec2:	6819      	ldr	r1, [r3, #0]
 8000ec4:	4b50      	ldr	r3, [pc, #320]	; (8001008 <main+0x570>)
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	4b51      	ldr	r3, [pc, #324]	; (8001010 <main+0x578>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f001 fde2 	bl	8002a94 <ModBus_UpdateVoltages>

            /* Шаг 2: Измерение температуры */
            /* I2C2 / LM75B / AT24C02 */
            if (lm75b_initialized) {
 8000ed0:	4b44      	ldr	r3, [pc, #272]	; (8000fe4 <main+0x54c>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d022      	beq.n	8000f1e <main+0x486>
                Read_Temperature();
 8000ed8:	f000 fad4 	bl	8001484 <Read_Temperature>

                /* Сохранение температуры в EEPROM (для отладки/статистики) */
                if (at24c02_initialized) {
 8000edc:	4b55      	ldr	r3, [pc, #340]	; (8001034 <main+0x59c>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d01c      	beq.n	8000f1e <main+0x486>
                    int16_t temp_raw = (int16_t)(current_temperature * 10.0f); // *10 для 0.1°C точности
 8000ee4:	4b4c      	ldr	r3, [pc, #304]	; (8001018 <main+0x580>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4953      	ldr	r1, [pc, #332]	; (8001038 <main+0x5a0>)
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff fa44 	bl	8000378 <__aeabi_fmul>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff fc06 	bl	8000704 <__aeabi_f2iz>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	817b      	strh	r3, [r7, #10]
                    AT24C02_WriteByte(AT24C02_ADDR, EEPROM_TEMP_ADDR, (uint8_t)(temp_raw >> 8));
 8000efc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000f00:	121b      	asrs	r3, r3, #8
 8000f02:	b21b      	sxth	r3, r3
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	461a      	mov	r2, r3
 8000f08:	2120      	movs	r1, #32
 8000f0a:	20a0      	movs	r0, #160	; 0xa0
 8000f0c:	f7ff fc62 	bl	80007d4 <AT24C02_WriteByte>
                    AT24C02_WriteByte(AT24C02_ADDR, EEPROM_TEMP_ADDR + 1, (uint8_t)(temp_raw & 0xFF));
 8000f10:	897b      	ldrh	r3, [r7, #10]
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	461a      	mov	r2, r3
 8000f16:	2121      	movs	r1, #33	; 0x21
 8000f18:	20a0      	movs	r0, #160	; 0xa0
 8000f1a:	f7ff fc5b 	bl	80007d4 <AT24C02_WriteByte>
                }
            }
            /* I2C2 / LM75B / AT24C02 */

            /* Шаг 3: Генерация импульса и измерение времени пролёта */
            uint32_t tof_ticks = measure_time_of_flight();
 8000f1e:	f000 fa2f 	bl	8001380 <measure_time_of_flight>
 8000f22:	6078      	str	r0, [r7, #4]
            float tof_us = tof_ticks * TOF_TICK_US;
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f7ff f9cf 	bl	80002c8 <__aeabi_ui2f>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	4943      	ldr	r1, [pc, #268]	; (800103c <main+0x5a4>)
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f7ff fa22 	bl	8000378 <__aeabi_fmul>
 8000f34:	4603      	mov	r3, r0
 8000f36:	60fb      	str	r3, [r7, #12]

            /* Коррекция: вычитаем время импульса (10 мкс) */
            if (tof_ticks > (10.0f / TOF_TICK_US)) {
 8000f38:	6878      	ldr	r0, [r7, #4]
 8000f3a:	f7ff f9c5 	bl	80002c8 <__aeabi_ui2f>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	493f      	ldr	r1, [pc, #252]	; (8001040 <main+0x5a8>)
 8000f42:	4618      	mov	r0, r3
 8000f44:	f7ff fbd4 	bl	80006f0 <__aeabi_fcmpgt>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d005      	beq.n	8000f5a <main+0x4c2>
                tof_us -= 10.0f;
 8000f4e:	493a      	ldr	r1, [pc, #232]	; (8001038 <main+0x5a0>)
 8000f50:	68f8      	ldr	r0, [r7, #12]
 8000f52:	f7ff f907 	bl	8000164 <__aeabi_fsub>
 8000f56:	4603      	mov	r3, r0
 8000f58:	60fb      	str	r3, [r7, #12]
            }

            float position_mm = (tof_us * 0.001f * SOUND_SPEED_MPS) / 2.0f;  // /2 так как туда-обратно
 8000f5a:	493a      	ldr	r1, [pc, #232]	; (8001044 <main+0x5ac>)
 8000f5c:	68f8      	ldr	r0, [r7, #12]
 8000f5e:	f7ff fa0b 	bl	8000378 <__aeabi_fmul>
 8000f62:	4603      	mov	r3, r0
 8000f64:	4938      	ldr	r1, [pc, #224]	; (8001048 <main+0x5b0>)
 8000f66:	4618      	mov	r0, r3
 8000f68:	f7ff fa06 	bl	8000378 <__aeabi_fmul>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000f72:	4618      	mov	r0, r3
 8000f74:	f7ff fab4 	bl	80004e0 <__aeabi_fdiv>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	603b      	str	r3, [r7, #0]

            /* Шаг 4: Индикация результата */
            if (tof_ticks > 0 && tof_measurement_done) {
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d068      	beq.n	8001054 <main+0x5bc>
 8000f82:	4b32      	ldr	r3, [pc, #200]	; (800104c <main+0x5b4>)
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d063      	beq.n	8001054 <main+0x5bc>
                /* Сигнал успешно захвачен — зажечь красный светодиод на 1 секунду */
                HAL_GPIO_WritePin(GPIOB, LED_RED_PIN, LED_RED_ON);
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f92:	4823      	ldr	r0, [pc, #140]	; (8001020 <main+0x588>)
 8000f94:	f003 fe06 	bl	8004ba4 <HAL_GPIO_WritePin>
                red_led_state = 1;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	74bb      	strb	r3, [r7, #18]
                led_red_off_time = HAL_GetTick();  // Запомнить время включения
 8000f9c:	f002 fcae 	bl	80038fc <HAL_GetTick>
 8000fa0:	6178      	str	r0, [r7, #20]
                signal_captured = 1;
 8000fa2:	4b23      	ldr	r3, [pc, #140]	; (8001030 <main+0x598>)
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	701a      	strb	r2, [r3, #0]
                USART2_Print("[УСПЕХ] Сигнал захвачен на CLIK (PB1)!\r\n");
 8000fa8:	4829      	ldr	r0, [pc, #164]	; (8001050 <main+0x5b8>)
 8000faa:	f001 ff75 	bl	8002e98 <USART2_Print>
 8000fae:	e06b      	b.n	8001088 <main+0x5f0>
 8000fb0:	08007e1c 	.word	0x08007e1c
 8000fb4:	08007e80 	.word	0x08007e80
 8000fb8:	08007ed8 	.word	0x08007ed8
 8000fbc:	1ffff7ba 	.word	0x1ffff7ba
 8000fc0:	08007ee8 	.word	0x08007ee8
 8000fc4:	08007ef8 	.word	0x08007ef8
 8000fc8:	08007f58 	.word	0x08007f58
 8000fcc:	08007fb4 	.word	0x08007fb4
 8000fd0:	08007fe0 	.word	0x08007fe0
 8000fd4:	0800803c 	.word	0x0800803c
 8000fd8:	08008078 	.word	0x08008078
 8000fdc:	08008094 	.word	0x08008094
 8000fe0:	080080b0 	.word	0x080080b0
 8000fe4:	20000183 	.word	0x20000183
 8000fe8:	080080e0 	.word	0x080080e0
 8000fec:	08008120 	.word	0x08008120
 8000ff0:	20000000 	.word	0x20000000
 8000ff4:	20000188 	.word	0x20000188
 8000ff8:	08008134 	.word	0x08008134
 8000ffc:	0800813c 	.word	0x0800813c
 8001000:	20000004 	.word	0x20000004
 8001004:	08008150 	.word	0x08008150
 8001008:	20000008 	.word	0x20000008
 800100c:	08008164 	.word	0x08008164
 8001010:	2000000c 	.word	0x2000000c
 8001014:	08008178 	.word	0x08008178
 8001018:	2000017c 	.word	0x2000017c
 800101c:	08008190 	.word	0x08008190
 8001020:	40010c00 	.word	0x40010c00
 8001024:	08007acc 	.word	0x08007acc
 8001028:	08008198 	.word	0x08008198
 800102c:	08007b48 	.word	0x08007b48
 8001030:	2000017a 	.word	0x2000017a
 8001034:	20000184 	.word	0x20000184
 8001038:	41200000 	.word	0x41200000
 800103c:	3dc71c72 	.word	0x3dc71c72
 8001040:	42cdb6db 	.word	0x42cdb6db
 8001044:	3a83126f 	.word	0x3a83126f
 8001048:	452f0000 	.word	0x452f0000
 800104c:	20000178 	.word	0x20000178
 8001050:	080081e0 	.word	0x080081e0
            } else {
                /* Сигнал НЕ захвачен — красный светодиод остаётся погашенным */
                HAL_GPIO_WritePin(GPIOB, LED_RED_PIN, LED_RED_OFF);
 8001054:	2200      	movs	r2, #0
 8001056:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800105a:	4845      	ldr	r0, [pc, #276]	; (8001170 <main+0x6d8>)
 800105c:	f003 fda2 	bl	8004ba4 <HAL_GPIO_WritePin>
                red_led_state = 0;
 8001060:	2300      	movs	r3, #0
 8001062:	74bb      	strb	r3, [r7, #18]
                signal_captured = 0;
 8001064:	4b43      	ldr	r3, [pc, #268]	; (8001174 <main+0x6dc>)
 8001066:	2200      	movs	r2, #0
 8001068:	701a      	strb	r2, [r3, #0]
                USART2_Print("[ОШИБКА] Сигнал НЕ захвачен на CLIK (PB1)!\r\n");
 800106a:	4843      	ldr	r0, [pc, #268]	; (8001178 <main+0x6e0>)
 800106c:	f001 ff14 	bl	8002e98 <USART2_Print>
                USART2_Print("Возможные причины:\r\n");
 8001070:	4842      	ldr	r0, [pc, #264]	; (800117c <main+0x6e4>)
 8001072:	f001 ff11 	bl	8002e98 <USART2_Print>
                USART2_Print("  1. Слишком слабый сигнал на PB1 (< 2В)\r\n");
 8001076:	4842      	ldr	r0, [pc, #264]	; (8001180 <main+0x6e8>)
 8001078:	f001 ff0e 	bl	8002e98 <USART2_Print>
                USART2_Print("  2. Неправильная настройка перемаппирования TIM3\r\n");
 800107c:	4841      	ldr	r0, [pc, #260]	; (8001184 <main+0x6ec>)
 800107e:	f001 ff0b 	bl	8002e98 <USART2_Print>
                USART2_Print("  3. Прерывание не успевает сработать за 2 мкс\r\n");
 8001082:	4841      	ldr	r0, [pc, #260]	; (8001188 <main+0x6f0>)
 8001084:	f001 ff08 	bl	8002e98 <USART2_Print>
            }

            /* Обновление данных в ModBus (температура передаётся как 3-й параметр) */
            ModBus_UpdateMeasurements(tof_us, position_mm, current_temperature, signal_captured ? 1 : 0);
 8001088:	4b40      	ldr	r3, [pc, #256]	; (800118c <main+0x6f4>)
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	4b39      	ldr	r3, [pc, #228]	; (8001174 <main+0x6dc>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	b2db      	uxtb	r3, r3
 8001092:	2b00      	cmp	r3, #0
 8001094:	bf14      	ite	ne
 8001096:	2301      	movne	r3, #1
 8001098:	2300      	moveq	r3, #0
 800109a:	b2db      	uxtb	r3, r3
 800109c:	6839      	ldr	r1, [r7, #0]
 800109e:	68f8      	ldr	r0, [r7, #12]
 80010a0:	f001 fd28 	bl	8002af4 <ModBus_UpdateMeasurements>

            /* Вывод результатов */
            USART2_Print("\r\n--- РЕЗУЛЬТАТЫ ИЗМЕРЕНИЯ ---\r\n");
 80010a4:	483a      	ldr	r0, [pc, #232]	; (8001190 <main+0x6f8>)
 80010a6:	f001 fef7 	bl	8002e98 <USART2_Print>
            USART2_Print("Напряжения: VDDA=");
 80010aa:	483a      	ldr	r0, [pc, #232]	; (8001194 <main+0x6fc>)
 80010ac:	f001 fef4 	bl	8002e98 <USART2_Print>
            float_to_str(current_vdda, float_buffer, 2);
 80010b0:	4b39      	ldr	r3, [pc, #228]	; (8001198 <main+0x700>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2202      	movs	r2, #2
 80010b6:	4939      	ldr	r1, [pc, #228]	; (800119c <main+0x704>)
 80010b8:	4618      	mov	r0, r3
 80010ba:	f002 fab7 	bl	800362c <float_to_str>
            USART2_Print(float_buffer);
 80010be:	4837      	ldr	r0, [pc, #220]	; (800119c <main+0x704>)
 80010c0:	f001 feea 	bl	8002e98 <USART2_Print>
            USART2_Print("В 24В=");
 80010c4:	4836      	ldr	r0, [pc, #216]	; (80011a0 <main+0x708>)
 80010c6:	f001 fee7 	bl	8002e98 <USART2_Print>
            float_to_str(current_24v, float_buffer, 1);
 80010ca:	4b36      	ldr	r3, [pc, #216]	; (80011a4 <main+0x70c>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	2201      	movs	r2, #1
 80010d0:	4932      	ldr	r1, [pc, #200]	; (800119c <main+0x704>)
 80010d2:	4618      	mov	r0, r3
 80010d4:	f002 faaa 	bl	800362c <float_to_str>
            USART2_Print(float_buffer);
 80010d8:	4830      	ldr	r0, [pc, #192]	; (800119c <main+0x704>)
 80010da:	f001 fedd 	bl	8002e98 <USART2_Print>
            USART2_Print("В 12В=");
 80010de:	4832      	ldr	r0, [pc, #200]	; (80011a8 <main+0x710>)
 80010e0:	f001 feda 	bl	8002e98 <USART2_Print>
            float_to_str(current_12v, float_buffer, 1);
 80010e4:	4b31      	ldr	r3, [pc, #196]	; (80011ac <main+0x714>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	2201      	movs	r2, #1
 80010ea:	492c      	ldr	r1, [pc, #176]	; (800119c <main+0x704>)
 80010ec:	4618      	mov	r0, r3
 80010ee:	f002 fa9d 	bl	800362c <float_to_str>
            USART2_Print(float_buffer);
 80010f2:	482a      	ldr	r0, [pc, #168]	; (800119c <main+0x704>)
 80010f4:	f001 fed0 	bl	8002e98 <USART2_Print>
            USART2_Print("В 5В=");
 80010f8:	482d      	ldr	r0, [pc, #180]	; (80011b0 <main+0x718>)
 80010fa:	f001 fecd 	bl	8002e98 <USART2_Print>
            float_to_str(current_5v, float_buffer, 1);
 80010fe:	4b2d      	ldr	r3, [pc, #180]	; (80011b4 <main+0x71c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2201      	movs	r2, #1
 8001104:	4925      	ldr	r1, [pc, #148]	; (800119c <main+0x704>)
 8001106:	4618      	mov	r0, r3
 8001108:	f002 fa90 	bl	800362c <float_to_str>
            USART2_Print(float_buffer);
 800110c:	4823      	ldr	r0, [pc, #140]	; (800119c <main+0x704>)
 800110e:	f001 fec3 	bl	8002e98 <USART2_Print>
            USART2_Print("В\r\n");
 8001112:	4829      	ldr	r0, [pc, #164]	; (80011b8 <main+0x720>)
 8001114:	f001 fec0 	bl	8002e98 <USART2_Print>

            /* I2C2 / LM75B / AT24C02 */
            if (lm75b_initialized) {
 8001118:	4b28      	ldr	r3, [pc, #160]	; (80011bc <main+0x724>)
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d010      	beq.n	8001142 <main+0x6aa>
                USART2_Print("Температура: ");
 8001120:	4827      	ldr	r0, [pc, #156]	; (80011c0 <main+0x728>)
 8001122:	f001 feb9 	bl	8002e98 <USART2_Print>
                float_to_str(current_temperature, float_buffer, 1);
 8001126:	4b19      	ldr	r3, [pc, #100]	; (800118c <main+0x6f4>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	2201      	movs	r2, #1
 800112c:	491b      	ldr	r1, [pc, #108]	; (800119c <main+0x704>)
 800112e:	4618      	mov	r0, r3
 8001130:	f002 fa7c 	bl	800362c <float_to_str>
                USART2_Print(float_buffer);
 8001134:	4819      	ldr	r0, [pc, #100]	; (800119c <main+0x704>)
 8001136:	f001 feaf 	bl	8002e98 <USART2_Print>
                USART2_Print(" °C\r\n");
 800113a:	4822      	ldr	r0, [pc, #136]	; (80011c4 <main+0x72c>)
 800113c:	f001 feac 	bl	8002e98 <USART2_Print>
 8001140:	e002      	b.n	8001148 <main+0x6b0>
            } else {
                USART2_Print("Температура: НЕ ДОСТУПНА (датчик не обнаружен)\r\n");
 8001142:	4821      	ldr	r0, [pc, #132]	; (80011c8 <main+0x730>)
 8001144:	f001 fea8 	bl	8002e98 <USART2_Print>
            }
            /* I2C2 / LM75B / AT24C02 */

            print_tof_results(tof_ticks, tof_us, position_mm, signal_captured);
 8001148:	4b0a      	ldr	r3, [pc, #40]	; (8001174 <main+0x6dc>)
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	b2db      	uxtb	r3, r3
 800114e:	683a      	ldr	r2, [r7, #0]
 8001150:	68f9      	ldr	r1, [r7, #12]
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	f000 f950 	bl	80013f8 <print_tof_results>

            /* Информация о следующем цикле */
            USART2_Print("\r\nСледующий цикл измерения через 10 секунд...\r\n");
 8001158:	481c      	ldr	r0, [pc, #112]	; (80011cc <main+0x734>)
 800115a:	f001 fe9d 	bl	8002e98 <USART2_Print>
            USART2_Print("========================================\r\n");
 800115e:	481c      	ldr	r0, [pc, #112]	; (80011d0 <main+0x738>)
 8001160:	f001 fe9a 	bl	8002e98 <USART2_Print>
        }

        /* Обработка ModBus */
        ModBus_Process();
 8001164:	f001 fc70 	bl	8002a48 <ModBus_Process>
        HAL_Delay(1);
 8001168:	2001      	movs	r0, #1
 800116a:	f002 fbd1 	bl	8003910 <HAL_Delay>
        if (HAL_GetTick() - last_debug_time >= 1000)
 800116e:	e651      	b.n	8000e14 <main+0x37c>
 8001170:	40010c00 	.word	0x40010c00
 8001174:	2000017a 	.word	0x2000017a
 8001178:	08008220 	.word	0x08008220
 800117c:	08008268 	.word	0x08008268
 8001180:	08008290 	.word	0x08008290
 8001184:	080082d4 	.word	0x080082d4
 8001188:	08008330 	.word	0x08008330
 800118c:	2000017c 	.word	0x2000017c
 8001190:	08008384 	.word	0x08008384
 8001194:	080083b8 	.word	0x080083b8
 8001198:	20000000 	.word	0x20000000
 800119c:	20000188 	.word	0x20000188
 80011a0:	080083d4 	.word	0x080083d4
 80011a4:	20000004 	.word	0x20000004
 80011a8:	080083e0 	.word	0x080083e0
 80011ac:	20000008 	.word	0x20000008
 80011b0:	080083ec 	.word	0x080083ec
 80011b4:	2000000c 	.word	0x2000000c
 80011b8:	080083f4 	.word	0x080083f4
 80011bc:	20000183 	.word	0x20000183
 80011c0:	080083fc 	.word	0x080083fc
 80011c4:	08008190 	.word	0x08008190
 80011c8:	08008418 	.word	0x08008418
 80011cc:	08008470 	.word	0x08008470
 80011d0:	08007b48 	.word	0x08007b48

080011d4 <HAL_UART_RxCpltCallback>:

/**
  * @brief  Callback завершения приема UART
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a04      	ldr	r2, [pc, #16]	; (80011f4 <HAL_UART_RxCpltCallback+0x20>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d102      	bne.n	80011ec <HAL_UART_RxCpltCallback+0x18>
        ModBus_RxCallback(huart);
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f001 fbbe 	bl	8002968 <ModBus_RxCallback>
    }
}
 80011ec:	bf00      	nop
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	40013800 	.word	0x40013800

080011f8 <TIM3_InputCapture_Init>:

/**
  * @brief  Инициализация TIM3 для измерения времени пролёта (канал 4, PB1 = CLIK)
  */
void TIM3_InputCapture_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b088      	sub	sp, #32
 80011fc:	af00      	add	r7, sp, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 80011fe:	4b40      	ldr	r3, [pc, #256]	; (8001300 <TIM3_InputCapture_Init+0x108>)
 8001200:	69db      	ldr	r3, [r3, #28]
 8001202:	4a3f      	ldr	r2, [pc, #252]	; (8001300 <TIM3_InputCapture_Init+0x108>)
 8001204:	f043 0302 	orr.w	r3, r3, #2
 8001208:	61d3      	str	r3, [r2, #28]
 800120a:	4b3d      	ldr	r3, [pc, #244]	; (8001300 <TIM3_InputCapture_Init+0x108>)
 800120c:	69db      	ldr	r3, [r3, #28]
 800120e:	f003 0302 	and.w	r3, r3, #2
 8001212:	60bb      	str	r3, [r7, #8]
 8001214:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001216:	4b3a      	ldr	r3, [pc, #232]	; (8001300 <TIM3_InputCapture_Init+0x108>)
 8001218:	699b      	ldr	r3, [r3, #24]
 800121a:	4a39      	ldr	r2, [pc, #228]	; (8001300 <TIM3_InputCapture_Init+0x108>)
 800121c:	f043 0308 	orr.w	r3, r3, #8
 8001220:	6193      	str	r3, [r2, #24]
 8001222:	4b37      	ldr	r3, [pc, #220]	; (8001300 <TIM3_InputCapture_Init+0x108>)
 8001224:	699b      	ldr	r3, [r3, #24]
 8001226:	f003 0308 	and.w	r3, r3, #8
 800122a:	607b      	str	r3, [r7, #4]
 800122c:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_AFIO_CLK_ENABLE();
 800122e:	4b34      	ldr	r3, [pc, #208]	; (8001300 <TIM3_InputCapture_Init+0x108>)
 8001230:	699b      	ldr	r3, [r3, #24]
 8001232:	4a33      	ldr	r2, [pc, #204]	; (8001300 <TIM3_InputCapture_Init+0x108>)
 8001234:	f043 0301 	orr.w	r3, r3, #1
 8001238:	6193      	str	r3, [r2, #24]
 800123a:	4b31      	ldr	r3, [pc, #196]	; (8001300 <TIM3_InputCapture_Init+0x108>)
 800123c:	699b      	ldr	r3, [r3, #24]
 800123e:	f003 0301 	and.w	r3, r3, #1
 8001242:	603b      	str	r3, [r7, #0]
 8001244:	683b      	ldr	r3, [r7, #0]

    /* КРИТИЧЕСКИ ВАЖНО: Перемаппирование ДО настройки GPIO! */
    __HAL_AFIO_REMAP_TIM3_PARTIAL();  // PB1 = TIM3_CH4 (частичное перемаппирование)
 8001246:	4b2f      	ldr	r3, [pc, #188]	; (8001304 <TIM3_InputCapture_Init+0x10c>)
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	61fb      	str	r3, [r7, #28]
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001252:	61fb      	str	r3, [r7, #28]
 8001254:	69fb      	ldr	r3, [r7, #28]
 8001256:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800125a:	61fb      	str	r3, [r7, #28]
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001262:	61fb      	str	r3, [r7, #28]
 8001264:	4a27      	ldr	r2, [pc, #156]	; (8001304 <TIM3_InputCapture_Init+0x10c>)
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	6053      	str	r3, [r2, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126a:	f107 030c 	add.w	r3, r7, #12
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	605a      	str	r2, [r3, #4]
 8001274:	609a      	str	r2, [r3, #8]
 8001276:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001278:	2302      	movs	r3, #2
 800127a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;  // PB1 как цифровой вход (CLIK)
 800127c:	2300      	movs	r3, #0
 800127e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	2300      	movs	r3, #0
 8001282:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001284:	2303      	movs	r3, #3
 8001286:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001288:	f107 030c 	add.w	r3, r7, #12
 800128c:	4619      	mov	r1, r3
 800128e:	481e      	ldr	r0, [pc, #120]	; (8001308 <TIM3_InputCapture_Init+0x110>)
 8001290:	f003 fb04 	bl	800489c <HAL_GPIO_Init>

    /* Настройка таймера */
    TIM3->CR1 = 0;
 8001294:	4b1d      	ldr	r3, [pc, #116]	; (800130c <TIM3_InputCapture_Init+0x114>)
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
    TIM3->CR2 = 0;
 800129a:	4b1c      	ldr	r3, [pc, #112]	; (800130c <TIM3_InputCapture_Init+0x114>)
 800129c:	2200      	movs	r2, #0
 800129e:	605a      	str	r2, [r3, #4]
    TIM3->PSC = 6;          // 72 МГц / 7 = 10.2857 МГц → 1 тик = 0.09722 мкс
 80012a0:	4b1a      	ldr	r3, [pc, #104]	; (800130c <TIM3_InputCapture_Init+0x114>)
 80012a2:	2206      	movs	r2, #6
 80012a4:	629a      	str	r2, [r3, #40]	; 0x28
    TIM3->ARR = 0xFFFF;     // Максимальный период (~6.7 мс)
 80012a6:	4b19      	ldr	r3, [pc, #100]	; (800130c <TIM3_InputCapture_Init+0x114>)
 80012a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012ac:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM3->CNT = 0;
 80012ae:	4b17      	ldr	r3, [pc, #92]	; (800130c <TIM3_InputCapture_Init+0x114>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	625a      	str	r2, [r3, #36]	; 0x24
    TIM3->EGR = TIM_EGR_UG; // Применить настройки
 80012b4:	4b15      	ldr	r3, [pc, #84]	; (800130c <TIM3_InputCapture_Init+0x114>)
 80012b6:	2201      	movs	r2, #1
 80012b8:	615a      	str	r2, [r3, #20]

    /* Настройка канала 4 для захвата по фронту */
    TIM3->CCMR2 = 0;
 80012ba:	4b14      	ldr	r3, [pc, #80]	; (800130c <TIM3_InputCapture_Init+0x114>)
 80012bc:	2200      	movs	r2, #0
 80012be:	61da      	str	r2, [r3, #28]
    TIM3->CCMR2 |= (0x1 << 12);     // CC4S = 01 (вход от TI4/PB1)
 80012c0:	4b12      	ldr	r3, [pc, #72]	; (800130c <TIM3_InputCapture_Init+0x114>)
 80012c2:	69db      	ldr	r3, [r3, #28]
 80012c4:	4a11      	ldr	r2, [pc, #68]	; (800130c <TIM3_InputCapture_Init+0x114>)
 80012c6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80012ca:	61d3      	str	r3, [r2, #28]
    TIM3->CCMR2 &= ~(0x3 << 10);    // Без предделителя захвата
 80012cc:	4b0f      	ldr	r3, [pc, #60]	; (800130c <TIM3_InputCapture_Init+0x114>)
 80012ce:	69db      	ldr	r3, [r3, #28]
 80012d0:	4a0e      	ldr	r2, [pc, #56]	; (800130c <TIM3_InputCapture_Init+0x114>)
 80012d2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80012d6:	61d3      	str	r3, [r2, #28]
    TIM3->CCMR2 &= ~(0xF << 8);     // Фильтр = 0 (МАКСИМАЛЬНАЯ СКОРОСТЬ!)
 80012d8:	4b0c      	ldr	r3, [pc, #48]	; (800130c <TIM3_InputCapture_Init+0x114>)
 80012da:	69db      	ldr	r3, [r3, #28]
 80012dc:	4a0b      	ldr	r2, [pc, #44]	; (800130c <TIM3_InputCapture_Init+0x114>)
 80012de:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80012e2:	61d3      	str	r3, [r2, #28]

    TIM3->CCER = TIM_CCER_CC4E;     // Включить захват по фронту на канале 4
 80012e4:	4b09      	ldr	r3, [pc, #36]	; (800130c <TIM3_InputCapture_Init+0x114>)
 80012e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012ea:	621a      	str	r2, [r3, #32]
    TIM3->DIER = TIM_DIER_CC4IE;    // Только прерывание захвата
 80012ec:	4b07      	ldr	r3, [pc, #28]	; (800130c <TIM3_InputCapture_Init+0x114>)
 80012ee:	2210      	movs	r2, #16
 80012f0:	60da      	str	r2, [r3, #12]
    TIM3->SR = 0;                   // Очистить флаги
 80012f2:	4b06      	ldr	r3, [pc, #24]	; (800130c <TIM3_InputCapture_Init+0x114>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	611a      	str	r2, [r3, #16]
}
 80012f8:	bf00      	nop
 80012fa:	3720      	adds	r7, #32
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	40021000 	.word	0x40021000
 8001304:	40010000 	.word	0x40010000
 8001308:	40010c00 	.word	0x40010c00
 800130c:	40000400 	.word	0x40000400

08001310 <generate_pulse_and_measure>:
/**
  * @brief  КРИТИЧЕСКИ ВАЖНО: Таймер запускается ДО генерации импульса!
  *         Это позволяет захватить очень короткие задержки (2 мкс)
  */
void generate_pulse_and_measure(void)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
    /* Сброс флагов измерения */
    tof_measurement_done = 0;
 8001316:	4b15      	ldr	r3, [pc, #84]	; (800136c <generate_pulse_and_measure+0x5c>)
 8001318:	2200      	movs	r2, #0
 800131a:	701a      	strb	r2, [r3, #0]
    tof_timeout = 0;
 800131c:	4b14      	ldr	r3, [pc, #80]	; (8001370 <generate_pulse_and_measure+0x60>)
 800131e:	2200      	movs	r2, #0
 8001320:	701a      	strb	r2, [r3, #0]
    tof_capture_value = 0;
 8001322:	4b14      	ldr	r3, [pc, #80]	; (8001374 <generate_pulse_and_measure+0x64>)
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
    TIM3->SR = 0;
 8001328:	4b13      	ldr	r3, [pc, #76]	; (8001378 <generate_pulse_and_measure+0x68>)
 800132a:	2200      	movs	r2, #0
 800132c:	611a      	str	r2, [r3, #16]
    TIM3->CNT = 0;  // Сброс счётчика
 800132e:	4b12      	ldr	r3, [pc, #72]	; (8001378 <generate_pulse_and_measure+0x68>)
 8001330:	2200      	movs	r2, #0
 8001332:	625a      	str	r2, [r3, #36]	; 0x24

    /* КРИТИЧЕСКИ ВАЖНО: ЗАПУСК ТАЙМЕРА ДО ИМПУЛЬСА */
    TIM3->CR1 |= TIM_CR1_CEN;  // Запуск таймера (готов к захвату СРАЗУ!)
 8001334:	4b10      	ldr	r3, [pc, #64]	; (8001378 <generate_pulse_and_measure+0x68>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a0f      	ldr	r2, [pc, #60]	; (8001378 <generate_pulse_and_measure+0x68>)
 800133a:	f043 0301 	orr.w	r3, r3, #1
 800133e:	6013      	str	r3, [r2, #0]

    /* МИНИМАЛЬНАЯ ЗАДЕРЖКА ДЛЯ СТАБИЛИЗАЦИИ ТАЙМЕРА (ТОЛЬКО 1 НОП) */
    __NOP();
 8001340:	bf00      	nop

    /* Генерация импульса 10 мкс на PB5 (Gen_Impuls) - ПРЯМОЙ ДОСТУП К РЕГИСТРАМ */
    GPIOB->BSRR = GPIO_PIN_5;  // УСТАНОВИТЬ PB5 = HIGH (максимальная скорость)
 8001342:	4b0e      	ldr	r3, [pc, #56]	; (800137c <generate_pulse_and_measure+0x6c>)
 8001344:	2220      	movs	r2, #32
 8001346:	611a      	str	r2, [r3, #16]

    /* ТОЧНАЯ ЗАДЕРЖКА 10 МКС (54 итерации = 10.0 мкс при -O0) */
    for (volatile uint32_t i = 0; i < PULSE_DELAY_ITERATIONS; i++) {
 8001348:	2300      	movs	r3, #0
 800134a:	607b      	str	r3, [r7, #4]
 800134c:	e003      	b.n	8001356 <generate_pulse_and_measure+0x46>
        __NOP();
 800134e:	bf00      	nop
    for (volatile uint32_t i = 0; i < PULSE_DELAY_ITERATIONS; i++) {
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	3301      	adds	r3, #1
 8001354:	607b      	str	r3, [r7, #4]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2b35      	cmp	r3, #53	; 0x35
 800135a:	d9f8      	bls.n	800134e <generate_pulse_and_measure+0x3e>
    }

    GPIOB->BRR = GPIO_PIN_5;   // СБРОСИТЬ PB5 = LOW (максимальная скорость)
 800135c:	4b07      	ldr	r3, [pc, #28]	; (800137c <generate_pulse_and_measure+0x6c>)
 800135e:	2220      	movs	r2, #32
 8001360:	615a      	str	r2, [r3, #20]

    /* Таймер уже работает — ничего не делаем */
}
 8001362:	bf00      	nop
 8001364:	370c      	adds	r7, #12
 8001366:	46bd      	mov	sp, r7
 8001368:	bc80      	pop	{r7}
 800136a:	4770      	bx	lr
 800136c:	20000178 	.word	0x20000178
 8001370:	20000179 	.word	0x20000179
 8001374:	20000174 	.word	0x20000174
 8001378:	40000400 	.word	0x40000400
 800137c:	40010c00 	.word	0x40010c00

08001380 <measure_time_of_flight>:
/**
  * @brief  Измерение времени пролёта
  * @retval Значение таймера в тиках (0 при таймауте)
  */
uint32_t measure_time_of_flight(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
    /* Генерация импульса с предварительным запуском таймера */
    generate_pulse_and_measure();
 8001386:	f7ff ffc3 	bl	8001310 <generate_pulse_and_measure>

    /* Ожидание завершения измерения или таймаута */
    uint32_t start_wait = HAL_GetTick();
 800138a:	f002 fab7 	bl	80038fc <HAL_GetTick>
 800138e:	6078      	str	r0, [r7, #4]
    while (!tof_measurement_done && !tof_timeout) {
 8001390:	e011      	b.n	80013b6 <measure_time_of_flight+0x36>
        if ((HAL_GetTick() - start_wait) >= MEAS_TIMEOUT_MS) {
 8001392:	f002 fab3 	bl	80038fc <HAL_GetTick>
 8001396:	4602      	mov	r2, r0
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	1ad3      	subs	r3, r2, r3
 800139c:	2b09      	cmp	r3, #9
 800139e:	d909      	bls.n	80013b4 <measure_time_of_flight+0x34>
            tof_timeout = 1;
 80013a0:	4b11      	ldr	r3, [pc, #68]	; (80013e8 <measure_time_of_flight+0x68>)
 80013a2:	2201      	movs	r2, #1
 80013a4:	701a      	strb	r2, [r3, #0]
            TIM3->CR1 &= ~TIM_CR1_CEN;  // Остановить таймер
 80013a6:	4b11      	ldr	r3, [pc, #68]	; (80013ec <measure_time_of_flight+0x6c>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a10      	ldr	r2, [pc, #64]	; (80013ec <measure_time_of_flight+0x6c>)
 80013ac:	f023 0301 	bic.w	r3, r3, #1
 80013b0:	6013      	str	r3, [r2, #0]
            break;
 80013b2:	e00a      	b.n	80013ca <measure_time_of_flight+0x4a>
        }
        __NOP();  // Минимальная задержка для экономии энергии
 80013b4:	bf00      	nop
    while (!tof_measurement_done && !tof_timeout) {
 80013b6:	4b0e      	ldr	r3, [pc, #56]	; (80013f0 <measure_time_of_flight+0x70>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d104      	bne.n	80013ca <measure_time_of_flight+0x4a>
 80013c0:	4b09      	ldr	r3, [pc, #36]	; (80013e8 <measure_time_of_flight+0x68>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d0e3      	beq.n	8001392 <measure_time_of_flight+0x12>
    }

    /* Остановка таймера */
    TIM3->CR1 &= ~TIM_CR1_CEN;
 80013ca:	4b08      	ldr	r3, [pc, #32]	; (80013ec <measure_time_of_flight+0x6c>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a07      	ldr	r2, [pc, #28]	; (80013ec <measure_time_of_flight+0x6c>)
 80013d0:	f023 0301 	bic.w	r3, r3, #1
 80013d4:	6013      	str	r3, [r2, #0]
    TIM3->SR = 0;
 80013d6:	4b05      	ldr	r3, [pc, #20]	; (80013ec <measure_time_of_flight+0x6c>)
 80013d8:	2200      	movs	r2, #0
 80013da:	611a      	str	r2, [r3, #16]

    return tof_capture_value;
 80013dc:	4b05      	ldr	r3, [pc, #20]	; (80013f4 <measure_time_of_flight+0x74>)
 80013de:	681b      	ldr	r3, [r3, #0]
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	20000179 	.word	0x20000179
 80013ec:	40000400 	.word	0x40000400
 80013f0:	20000178 	.word	0x20000178
 80013f4:	20000174 	.word	0x20000174

080013f8 <print_tof_results>:

/**
  * @brief  Вывод результатов измерения времени пролёта
  */
void print_tof_results(uint32_t tof_ticks, float tof_us, float position_mm, uint8_t captured)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	60f8      	str	r0, [r7, #12]
 8001400:	60b9      	str	r1, [r7, #8]
 8001402:	607a      	str	r2, [r7, #4]
 8001404:	70fb      	strb	r3, [r7, #3]
    USART2_Print("Время пролёта: ");
 8001406:	4818      	ldr	r0, [pc, #96]	; (8001468 <print_tof_results+0x70>)
 8001408:	f001 fd46 	bl	8002e98 <USART2_Print>
    if (captured) {
 800140c:	78fb      	ldrb	r3, [r7, #3]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d011      	beq.n	8001436 <print_tof_results+0x3e>
        float_to_str(tof_us, float_buffer, 2);
 8001412:	2202      	movs	r2, #2
 8001414:	4915      	ldr	r1, [pc, #84]	; (800146c <print_tof_results+0x74>)
 8001416:	68b8      	ldr	r0, [r7, #8]
 8001418:	f002 f908 	bl	800362c <float_to_str>
        USART2_Print(float_buffer);
 800141c:	4813      	ldr	r0, [pc, #76]	; (800146c <print_tof_results+0x74>)
 800141e:	f001 fd3b 	bl	8002e98 <USART2_Print>
        USART2_Print(" мкс (");
 8001422:	4813      	ldr	r0, [pc, #76]	; (8001470 <print_tof_results+0x78>)
 8001424:	f001 fd38 	bl	8002e98 <USART2_Print>
        USART2_PrintNum(tof_ticks);
 8001428:	68f8      	ldr	r0, [r7, #12]
 800142a:	f001 fd4d 	bl	8002ec8 <USART2_PrintNum>
        USART2_Print(" тиков)\r\n");
 800142e:	4811      	ldr	r0, [pc, #68]	; (8001474 <print_tof_results+0x7c>)
 8001430:	f001 fd32 	bl	8002e98 <USART2_Print>
 8001434:	e002      	b.n	800143c <print_tof_results+0x44>
    } else {
        USART2_Print("НЕ ИЗМЕРЕНО (таймаут)\r\n");
 8001436:	4810      	ldr	r0, [pc, #64]	; (8001478 <print_tof_results+0x80>)
 8001438:	f001 fd2e 	bl	8002e98 <USART2_Print>
    }

    if (captured) {
 800143c:	78fb      	ldrb	r3, [r7, #3]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d00d      	beq.n	800145e <print_tof_results+0x66>
        USART2_Print("Положение магнита: ");
 8001442:	480e      	ldr	r0, [pc, #56]	; (800147c <print_tof_results+0x84>)
 8001444:	f001 fd28 	bl	8002e98 <USART2_Print>
        float_to_str(position_mm, float_buffer, 1);
 8001448:	2201      	movs	r2, #1
 800144a:	4908      	ldr	r1, [pc, #32]	; (800146c <print_tof_results+0x74>)
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f002 f8ed 	bl	800362c <float_to_str>
        USART2_Print(float_buffer);
 8001452:	4806      	ldr	r0, [pc, #24]	; (800146c <print_tof_results+0x74>)
 8001454:	f001 fd20 	bl	8002e98 <USART2_Print>
        USART2_Print(" мм от начала волновода\r\n");
 8001458:	4809      	ldr	r0, [pc, #36]	; (8001480 <print_tof_results+0x88>)
 800145a:	f001 fd1d 	bl	8002e98 <USART2_Print>
    }
}
 800145e:	bf00      	nop
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	080084c4 	.word	0x080084c4
 800146c:	20000188 	.word	0x20000188
 8001470:	080084e0 	.word	0x080084e0
 8001474:	080084ec 	.word	0x080084ec
 8001478:	080084fc 	.word	0x080084fc
 800147c:	08008528 	.word	0x08008528
 8001480:	0800854c 	.word	0x0800854c

08001484 <Read_Temperature>:
/* I2C2 / LM75B / AT24C02 */
/**
  * @brief  Чтение температуры с датчика LM75B
  */
void Read_Temperature(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
    if (!lm75b_initialized || !i2c_initialized) {
 8001488:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <Read_Temperature+0x38>)
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d003      	beq.n	8001498 <Read_Temperature+0x14>
 8001490:	4b0b      	ldr	r3, [pc, #44]	; (80014c0 <Read_Temperature+0x3c>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d103      	bne.n	80014a0 <Read_Temperature+0x1c>
        current_temperature = -127.0f;  // Специальное значение ошибки
 8001498:	4b0a      	ldr	r3, [pc, #40]	; (80014c4 <Read_Temperature+0x40>)
 800149a:	4a0b      	ldr	r2, [pc, #44]	; (80014c8 <Read_Temperature+0x44>)
 800149c:	601a      	str	r2, [r3, #0]
        return;
 800149e:	e00c      	b.n	80014ba <Read_Temperature+0x36>
    }

    if (LM75B_ReadTemperature(LM75B_ADDR, &current_temperature) != HAL_OK) {
 80014a0:	4908      	ldr	r1, [pc, #32]	; (80014c4 <Read_Temperature+0x40>)
 80014a2:	2090      	movs	r0, #144	; 0x90
 80014a4:	f7ff fac6 	bl	8000a34 <LM75B_ReadTemperature>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d005      	beq.n	80014ba <Read_Temperature+0x36>
        current_temperature = -127.0f;
 80014ae:	4b05      	ldr	r3, [pc, #20]	; (80014c4 <Read_Temperature+0x40>)
 80014b0:	4a05      	ldr	r2, [pc, #20]	; (80014c8 <Read_Temperature+0x44>)
 80014b2:	601a      	str	r2, [r3, #0]
        USART2_Print("[I2C] ОШИБКА: Не удалось прочитать температуру!\r\n");
 80014b4:	4805      	ldr	r0, [pc, #20]	; (80014cc <Read_Temperature+0x48>)
 80014b6:	f001 fcef 	bl	8002e98 <USART2_Print>
    }
}
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20000183 	.word	0x20000183
 80014c0:	20000182 	.word	0x20000182
 80014c4:	2000017c 	.word	0x2000017c
 80014c8:	c2fe0000 	.word	0xc2fe0000
 80014cc:	0800857c 	.word	0x0800857c

080014d0 <Read_Boot_Count>:

/**
  * @brief  Чтение счётчика загрузок из EEPROM
  */
void Read_Boot_Count(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
    if (!at24c02_initialized || !i2c_initialized) return;
 80014d6:	4b11      	ldr	r3, [pc, #68]	; (800151c <Read_Boot_Count+0x4c>)
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d019      	beq.n	8001512 <Read_Boot_Count+0x42>
 80014de:	4b10      	ldr	r3, [pc, #64]	; (8001520 <Read_Boot_Count+0x50>)
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d015      	beq.n	8001512 <Read_Boot_Count+0x42>

    uint8_t boot_count = 0;
 80014e6:	2300      	movs	r3, #0
 80014e8:	71fb      	strb	r3, [r7, #7]
    if (AT24C02_ReadByte(AT24C02_ADDR, EEPROM_BOOT_COUNT_ADDR, &boot_count) == HAL_OK) {
 80014ea:	1dfb      	adds	r3, r7, #7
 80014ec:	461a      	mov	r2, r3
 80014ee:	2100      	movs	r1, #0
 80014f0:	20a0      	movs	r0, #160	; 0xa0
 80014f2:	f7ff f949 	bl	8000788 <AT24C02_ReadByte>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d10b      	bne.n	8001514 <Read_Boot_Count+0x44>
        USART2_Print("[I2C] Устройство запущено ");
 80014fc:	4809      	ldr	r0, [pc, #36]	; (8001524 <Read_Boot_Count+0x54>)
 80014fe:	f001 fccb 	bl	8002e98 <USART2_Print>
        USART2_PrintNum(boot_count);
 8001502:	79fb      	ldrb	r3, [r7, #7]
 8001504:	4618      	mov	r0, r3
 8001506:	f001 fcdf 	bl	8002ec8 <USART2_PrintNum>
        USART2_Print(" раз(а)\r\n");
 800150a:	4807      	ldr	r0, [pc, #28]	; (8001528 <Read_Boot_Count+0x58>)
 800150c:	f001 fcc4 	bl	8002e98 <USART2_Print>
 8001510:	e000      	b.n	8001514 <Read_Boot_Count+0x44>
    if (!at24c02_initialized || !i2c_initialized) return;
 8001512:	bf00      	nop
    }
}
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	20000184 	.word	0x20000184
 8001520:	20000182 	.word	0x20000182
 8001524:	08008600 	.word	0x08008600
 8001528:	08008630 	.word	0x08008630

0800152c <Read_ADC_Single>:

/**
  * @brief  Чтение одного значения ADC
  */
uint32_t Read_ADC_Single(ADC_HandleTypeDef* hadc, uint32_t channel, uint32_t sampling_time)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b088      	sub	sp, #32
 8001530:	af00      	add	r7, sp, #0
 8001532:	60f8      	str	r0, [r7, #12]
 8001534:	60b9      	str	r1, [r7, #8]
 8001536:	607a      	str	r2, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 8001538:	f107 0310 	add.w	r3, r7, #16
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
    sConfig.Channel = channel;
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	613b      	str	r3, [r7, #16]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8001548:	2301      	movs	r3, #1
 800154a:	617b      	str	r3, [r7, #20]
    sConfig.SamplingTime = sampling_time;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	61bb      	str	r3, [r7, #24]

    if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK) {
 8001550:	f107 0310 	add.w	r3, r7, #16
 8001554:	4619      	mov	r1, r3
 8001556:	68f8      	ldr	r0, [r7, #12]
 8001558:	f002 fd98 	bl	800408c <HAL_ADC_ConfigChannel>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <Read_ADC_Single+0x3a>
        return 0;
 8001562:	2300      	movs	r3, #0
 8001564:	e016      	b.n	8001594 <Read_ADC_Single+0x68>
    }

    HAL_ADC_Start(hadc);
 8001566:	68f8      	ldr	r0, [r7, #12]
 8001568:	f002 face 	bl	8003b08 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(hadc, 10) != HAL_OK) {
 800156c:	210a      	movs	r1, #10
 800156e:	68f8      	ldr	r0, [r7, #12]
 8001570:	f002 fba4 	bl	8003cbc <HAL_ADC_PollForConversion>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d004      	beq.n	8001584 <Read_ADC_Single+0x58>
        HAL_ADC_Stop(hadc);
 800157a:	68f8      	ldr	r0, [r7, #12]
 800157c:	f002 fb72 	bl	8003c64 <HAL_ADC_Stop>
        return 0;
 8001580:	2300      	movs	r3, #0
 8001582:	e007      	b.n	8001594 <Read_ADC_Single+0x68>
    }

    uint32_t adc_value = HAL_ADC_GetValue(hadc);
 8001584:	68f8      	ldr	r0, [r7, #12]
 8001586:	f002 fc9f 	bl	8003ec8 <HAL_ADC_GetValue>
 800158a:	61f8      	str	r0, [r7, #28]
    HAL_ADC_Stop(hadc);
 800158c:	68f8      	ldr	r0, [r7, #12]
 800158e:	f002 fb69 	bl	8003c64 <HAL_ADC_Stop>
    return adc_value;
 8001592:	69fb      	ldr	r3, [r7, #28]
}
 8001594:	4618      	mov	r0, r3
 8001596:	3720      	adds	r7, #32
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}

0800159c <Read_ADC_Average>:

/**
  * @brief  Чтение среднего значения ADC
  */
uint32_t Read_ADC_Average(ADC_HandleTypeDef* hadc, uint32_t channel, uint32_t sampling_time, uint8_t samples)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b088      	sub	sp, #32
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	607a      	str	r2, [r7, #4]
 80015a8:	70fb      	strb	r3, [r7, #3]
    uint32_t sum = 0;
 80015aa:	2300      	movs	r3, #0
 80015ac:	61fb      	str	r3, [r7, #28]
    uint8_t valid_samples = 0;
 80015ae:	2300      	movs	r3, #0
 80015b0:	76fb      	strb	r3, [r7, #27]

    for (uint8_t i = 0; i < samples; i++) {
 80015b2:	2300      	movs	r3, #0
 80015b4:	76bb      	strb	r3, [r7, #26]
 80015b6:	e019      	b.n	80015ec <Read_ADC_Average+0x50>
        uint32_t value = Read_ADC_Single(hadc, channel, sampling_time);
 80015b8:	687a      	ldr	r2, [r7, #4]
 80015ba:	68b9      	ldr	r1, [r7, #8]
 80015bc:	68f8      	ldr	r0, [r7, #12]
 80015be:	f7ff ffb5 	bl	800152c <Read_ADC_Single>
 80015c2:	6178      	str	r0, [r7, #20]
        if (value > 100 && value < 4000) {
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	2b64      	cmp	r3, #100	; 0x64
 80015c8:	d90a      	bls.n	80015e0 <Read_ADC_Average+0x44>
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80015d0:	d206      	bcs.n	80015e0 <Read_ADC_Average+0x44>
            sum += value;
 80015d2:	69fa      	ldr	r2, [r7, #28]
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	4413      	add	r3, r2
 80015d8:	61fb      	str	r3, [r7, #28]
            valid_samples++;
 80015da:	7efb      	ldrb	r3, [r7, #27]
 80015dc:	3301      	adds	r3, #1
 80015de:	76fb      	strb	r3, [r7, #27]
        }
        HAL_Delay(1);
 80015e0:	2001      	movs	r0, #1
 80015e2:	f002 f995 	bl	8003910 <HAL_Delay>
    for (uint8_t i = 0; i < samples; i++) {
 80015e6:	7ebb      	ldrb	r3, [r7, #26]
 80015e8:	3301      	adds	r3, #1
 80015ea:	76bb      	strb	r3, [r7, #26]
 80015ec:	7eba      	ldrb	r2, [r7, #26]
 80015ee:	78fb      	ldrb	r3, [r7, #3]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d3e1      	bcc.n	80015b8 <Read_ADC_Average+0x1c>
    }

    if (valid_samples == 0) {
 80015f4:	7efb      	ldrb	r3, [r7, #27]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d101      	bne.n	80015fe <Read_ADC_Average+0x62>
        return 0;
 80015fa:	2300      	movs	r3, #0
 80015fc:	e003      	b.n	8001606 <Read_ADC_Average+0x6a>
    }

    return sum / valid_samples;
 80015fe:	7efb      	ldrb	r3, [r7, #27]
 8001600:	69fa      	ldr	r2, [r7, #28]
 8001602:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001606:	4618      	mov	r0, r3
 8001608:	3720      	adds	r7, #32
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
	...

08001610 <Read_All_Voltages>:

/**
  * @brief  Чтение всех напряжений
  */
void Read_All_Voltages(void)
{
 8001610:	b590      	push	{r4, r7, lr}
 8001612:	b089      	sub	sp, #36	; 0x24
 8001614:	af00      	add	r7, sp, #0
    if (!adc1_initialized || !adc2_initialized) {
 8001616:	4b6f      	ldr	r3, [pc, #444]	; (80017d4 <Read_All_Voltages+0x1c4>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d003      	beq.n	8001626 <Read_All_Voltages+0x16>
 800161e:	4b6e      	ldr	r3, [pc, #440]	; (80017d8 <Read_All_Voltages+0x1c8>)
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d103      	bne.n	800162e <Read_All_Voltages+0x1e>
        USART2_Print("[ADC] ОШИБКА: ADC не инициализирован!\r\n");
 8001626:	486d      	ldr	r0, [pc, #436]	; (80017dc <Read_All_Voltages+0x1cc>)
 8001628:	f001 fc36 	bl	8002e98 <USART2_Print>
        return;
 800162c:	e0cf      	b.n	80017ce <Read_All_Voltages+0x1be>
    }

    uint32_t adc_raw_vdda = 0;
 800162e:	2300      	movs	r3, #0
 8001630:	61fb      	str	r3, [r7, #28]
    uint32_t adc_raw_24v = 0;
 8001632:	2300      	movs	r3, #0
 8001634:	61bb      	str	r3, [r7, #24]
    uint32_t adc_raw_12v = 0;
 8001636:	2300      	movs	r3, #0
 8001638:	617b      	str	r3, [r7, #20]
    uint32_t adc_raw_5v = 0;
 800163a:	2300      	movs	r3, #0
 800163c:	613b      	str	r3, [r7, #16]

    /* --- Измерение VREFINT для калибровки VDDA --- */
    ADC1->CR2 |= ADC_CR2_TSVREFE;
 800163e:	4b68      	ldr	r3, [pc, #416]	; (80017e0 <Read_All_Voltages+0x1d0>)
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	4a67      	ldr	r2, [pc, #412]	; (80017e0 <Read_All_Voltages+0x1d0>)
 8001644:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001648:	6093      	str	r3, [r2, #8]
    HAL_Delay(10);
 800164a:	200a      	movs	r0, #10
 800164c:	f002 f960 	bl	8003910 <HAL_Delay>
    adc_raw_vdda = Read_ADC_Average(&hadc1, ADC_CHANNEL_VREFINT, ADC_SAMPLETIME_239CYCLES_5, ADC_SAMPLES);
 8001650:	2310      	movs	r3, #16
 8001652:	2207      	movs	r2, #7
 8001654:	2111      	movs	r1, #17
 8001656:	4863      	ldr	r0, [pc, #396]	; (80017e4 <Read_All_Voltages+0x1d4>)
 8001658:	f7ff ffa0 	bl	800159c <Read_ADC_Average>
 800165c:	61f8      	str	r0, [r7, #28]
    ADC1->CR2 &= ~ADC_CR2_TSVREFE;
 800165e:	4b60      	ldr	r3, [pc, #384]	; (80017e0 <Read_All_Voltages+0x1d0>)
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	4a5f      	ldr	r2, [pc, #380]	; (80017e0 <Read_All_Voltages+0x1d0>)
 8001664:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001668:	6093      	str	r3, [r2, #8]
    HAL_Delay(1);
 800166a:	2001      	movs	r0, #1
 800166c:	f002 f950 	bl	8003910 <HAL_Delay>

    /* Расчёт VDDA */
    if (adc_raw_vdda > 1000 && adc_raw_vdda < 2000 && VREFINT_CAL_VALUE > 1000 && VREFINT_CAL_VALUE < 2000) {
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001676:	d926      	bls.n	80016c6 <Read_All_Voltages+0xb6>
 8001678:	69fb      	ldr	r3, [r7, #28]
 800167a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800167e:	d222      	bcs.n	80016c6 <Read_All_Voltages+0xb6>
 8001680:	4b59      	ldr	r3, [pc, #356]	; (80017e8 <Read_All_Voltages+0x1d8>)
 8001682:	881b      	ldrh	r3, [r3, #0]
 8001684:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001688:	d91d      	bls.n	80016c6 <Read_All_Voltages+0xb6>
 800168a:	4b57      	ldr	r3, [pc, #348]	; (80017e8 <Read_All_Voltages+0x1d8>)
 800168c:	881b      	ldrh	r3, [r3, #0]
 800168e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001692:	d218      	bcs.n	80016c6 <Read_All_Voltages+0xb6>
        current_vdda = 3.3f * (float)VREFINT_CAL_VALUE / (float)adc_raw_vdda;
 8001694:	4b54      	ldr	r3, [pc, #336]	; (80017e8 <Read_All_Voltages+0x1d8>)
 8001696:	881b      	ldrh	r3, [r3, #0]
 8001698:	4618      	mov	r0, r3
 800169a:	f7fe fe15 	bl	80002c8 <__aeabi_ui2f>
 800169e:	4603      	mov	r3, r0
 80016a0:	4952      	ldr	r1, [pc, #328]	; (80017ec <Read_All_Voltages+0x1dc>)
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7fe fe68 	bl	8000378 <__aeabi_fmul>
 80016a8:	4603      	mov	r3, r0
 80016aa:	461c      	mov	r4, r3
 80016ac:	69f8      	ldr	r0, [r7, #28]
 80016ae:	f7fe fe0b 	bl	80002c8 <__aeabi_ui2f>
 80016b2:	4603      	mov	r3, r0
 80016b4:	4619      	mov	r1, r3
 80016b6:	4620      	mov	r0, r4
 80016b8:	f7fe ff12 	bl	80004e0 <__aeabi_fdiv>
 80016bc:	4603      	mov	r3, r0
 80016be:	461a      	mov	r2, r3
 80016c0:	4b4b      	ldr	r3, [pc, #300]	; (80017f0 <Read_All_Voltages+0x1e0>)
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	e002      	b.n	80016cc <Read_All_Voltages+0xbc>
    } else {
        current_vdda = 3.3f;
 80016c6:	4b4a      	ldr	r3, [pc, #296]	; (80017f0 <Read_All_Voltages+0x1e0>)
 80016c8:	4a48      	ldr	r2, [pc, #288]	; (80017ec <Read_All_Voltages+0x1dc>)
 80016ca:	601a      	str	r2, [r3, #0]
    }

    /* --- 24В (PA0, ADC1) --- */
    adc_raw_24v = Read_ADC_Average(&hadc1, ADC_CHANNEL_0, ADC_SAMPLETIME_239CYCLES_5, ADC_SAMPLES);
 80016cc:	2310      	movs	r3, #16
 80016ce:	2207      	movs	r2, #7
 80016d0:	2100      	movs	r1, #0
 80016d2:	4844      	ldr	r0, [pc, #272]	; (80017e4 <Read_All_Voltages+0x1d4>)
 80016d4:	f7ff ff62 	bl	800159c <Read_ADC_Average>
 80016d8:	61b8      	str	r0, [r7, #24]
    if (adc_raw_24v > 100 && adc_raw_24v < 4000) {
 80016da:	69bb      	ldr	r3, [r7, #24]
 80016dc:	2b64      	cmp	r3, #100	; 0x64
 80016de:	d91d      	bls.n	800171c <Read_All_Voltages+0x10c>
 80016e0:	69bb      	ldr	r3, [r7, #24]
 80016e2:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80016e6:	d219      	bcs.n	800171c <Read_All_Voltages+0x10c>
        float adc_voltage = (float)adc_raw_24v * current_vdda / 4095.0f;
 80016e8:	69b8      	ldr	r0, [r7, #24]
 80016ea:	f7fe fded 	bl	80002c8 <__aeabi_ui2f>
 80016ee:	4602      	mov	r2, r0
 80016f0:	4b3f      	ldr	r3, [pc, #252]	; (80017f0 <Read_All_Voltages+0x1e0>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4619      	mov	r1, r3
 80016f6:	4610      	mov	r0, r2
 80016f8:	f7fe fe3e 	bl	8000378 <__aeabi_fmul>
 80016fc:	4603      	mov	r3, r0
 80016fe:	493d      	ldr	r1, [pc, #244]	; (80017f4 <Read_All_Voltages+0x1e4>)
 8001700:	4618      	mov	r0, r3
 8001702:	f7fe feed 	bl	80004e0 <__aeabi_fdiv>
 8001706:	4603      	mov	r3, r0
 8001708:	60fb      	str	r3, [r7, #12]
        current_24v = adc_voltage * DIV_24V_FACTOR;
 800170a:	493b      	ldr	r1, [pc, #236]	; (80017f8 <Read_All_Voltages+0x1e8>)
 800170c:	68f8      	ldr	r0, [r7, #12]
 800170e:	f7fe fe33 	bl	8000378 <__aeabi_fmul>
 8001712:	4603      	mov	r3, r0
 8001714:	461a      	mov	r2, r3
 8001716:	4b39      	ldr	r3, [pc, #228]	; (80017fc <Read_All_Voltages+0x1ec>)
 8001718:	601a      	str	r2, [r3, #0]
    if (adc_raw_24v > 100 && adc_raw_24v < 4000) {
 800171a:	e002      	b.n	8001722 <Read_All_Voltages+0x112>
    } else {
        current_24v = 24.0f;
 800171c:	4b37      	ldr	r3, [pc, #220]	; (80017fc <Read_All_Voltages+0x1ec>)
 800171e:	4a38      	ldr	r2, [pc, #224]	; (8001800 <Read_All_Voltages+0x1f0>)
 8001720:	601a      	str	r2, [r3, #0]
    }

    /* --- 12В (PA1, ADC2) --- */
    adc_raw_12v = Read_ADC_Average(&hadc2, ADC_CHANNEL_1, ADC_SAMPLETIME_239CYCLES_5, ADC_SAMPLES);
 8001722:	2310      	movs	r3, #16
 8001724:	2207      	movs	r2, #7
 8001726:	2101      	movs	r1, #1
 8001728:	4836      	ldr	r0, [pc, #216]	; (8001804 <Read_All_Voltages+0x1f4>)
 800172a:	f7ff ff37 	bl	800159c <Read_ADC_Average>
 800172e:	6178      	str	r0, [r7, #20]
    if (adc_raw_12v > 100 && adc_raw_12v < 4000) {
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	2b64      	cmp	r3, #100	; 0x64
 8001734:	d91d      	bls.n	8001772 <Read_All_Voltages+0x162>
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800173c:	d219      	bcs.n	8001772 <Read_All_Voltages+0x162>
        float adc_voltage = (float)adc_raw_12v * current_vdda / 4095.0f;
 800173e:	6978      	ldr	r0, [r7, #20]
 8001740:	f7fe fdc2 	bl	80002c8 <__aeabi_ui2f>
 8001744:	4602      	mov	r2, r0
 8001746:	4b2a      	ldr	r3, [pc, #168]	; (80017f0 <Read_All_Voltages+0x1e0>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4619      	mov	r1, r3
 800174c:	4610      	mov	r0, r2
 800174e:	f7fe fe13 	bl	8000378 <__aeabi_fmul>
 8001752:	4603      	mov	r3, r0
 8001754:	4927      	ldr	r1, [pc, #156]	; (80017f4 <Read_All_Voltages+0x1e4>)
 8001756:	4618      	mov	r0, r3
 8001758:	f7fe fec2 	bl	80004e0 <__aeabi_fdiv>
 800175c:	4603      	mov	r3, r0
 800175e:	60bb      	str	r3, [r7, #8]
        current_12v = adc_voltage * DIV_12V_FACTOR;
 8001760:	4929      	ldr	r1, [pc, #164]	; (8001808 <Read_All_Voltages+0x1f8>)
 8001762:	68b8      	ldr	r0, [r7, #8]
 8001764:	f7fe fe08 	bl	8000378 <__aeabi_fmul>
 8001768:	4603      	mov	r3, r0
 800176a:	461a      	mov	r2, r3
 800176c:	4b27      	ldr	r3, [pc, #156]	; (800180c <Read_All_Voltages+0x1fc>)
 800176e:	601a      	str	r2, [r3, #0]
    if (adc_raw_12v > 100 && adc_raw_12v < 4000) {
 8001770:	e002      	b.n	8001778 <Read_All_Voltages+0x168>
    } else {
        current_12v = 12.0f;
 8001772:	4b26      	ldr	r3, [pc, #152]	; (800180c <Read_All_Voltages+0x1fc>)
 8001774:	4a26      	ldr	r2, [pc, #152]	; (8001810 <Read_All_Voltages+0x200>)
 8001776:	601a      	str	r2, [r3, #0]
    }

    /* --- 5В (PA5, ADC2) --- */
    adc_raw_5v = Read_ADC_Average(&hadc2, ADC_CHANNEL_5, ADC_SAMPLETIME_239CYCLES_5, ADC_SAMPLES);
 8001778:	2310      	movs	r3, #16
 800177a:	2207      	movs	r2, #7
 800177c:	2105      	movs	r1, #5
 800177e:	4821      	ldr	r0, [pc, #132]	; (8001804 <Read_All_Voltages+0x1f4>)
 8001780:	f7ff ff0c 	bl	800159c <Read_ADC_Average>
 8001784:	6138      	str	r0, [r7, #16]
    if (adc_raw_5v > 100 && adc_raw_5v < 4000) {
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	2b64      	cmp	r3, #100	; 0x64
 800178a:	d91d      	bls.n	80017c8 <Read_All_Voltages+0x1b8>
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8001792:	d219      	bcs.n	80017c8 <Read_All_Voltages+0x1b8>
        float adc_voltage = (float)adc_raw_5v * current_vdda / 4095.0f;
 8001794:	6938      	ldr	r0, [r7, #16]
 8001796:	f7fe fd97 	bl	80002c8 <__aeabi_ui2f>
 800179a:	4602      	mov	r2, r0
 800179c:	4b14      	ldr	r3, [pc, #80]	; (80017f0 <Read_All_Voltages+0x1e0>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4619      	mov	r1, r3
 80017a2:	4610      	mov	r0, r2
 80017a4:	f7fe fde8 	bl	8000378 <__aeabi_fmul>
 80017a8:	4603      	mov	r3, r0
 80017aa:	4912      	ldr	r1, [pc, #72]	; (80017f4 <Read_All_Voltages+0x1e4>)
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7fe fe97 	bl	80004e0 <__aeabi_fdiv>
 80017b2:	4603      	mov	r3, r0
 80017b4:	607b      	str	r3, [r7, #4]
        current_5v = adc_voltage * DIV_5V_FACTOR;
 80017b6:	4917      	ldr	r1, [pc, #92]	; (8001814 <Read_All_Voltages+0x204>)
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f7fe fddd 	bl	8000378 <__aeabi_fmul>
 80017be:	4603      	mov	r3, r0
 80017c0:	461a      	mov	r2, r3
 80017c2:	4b15      	ldr	r3, [pc, #84]	; (8001818 <Read_All_Voltages+0x208>)
 80017c4:	601a      	str	r2, [r3, #0]
    if (adc_raw_5v > 100 && adc_raw_5v < 4000) {
 80017c6:	e002      	b.n	80017ce <Read_All_Voltages+0x1be>
    } else {
        current_5v = 5.0f;
 80017c8:	4b13      	ldr	r3, [pc, #76]	; (8001818 <Read_All_Voltages+0x208>)
 80017ca:	4a14      	ldr	r2, [pc, #80]	; (800181c <Read_All_Voltages+0x20c>)
 80017cc:	601a      	str	r2, [r3, #0]
    }
}
 80017ce:	3724      	adds	r7, #36	; 0x24
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd90      	pop	{r4, r7, pc}
 80017d4:	20000180 	.word	0x20000180
 80017d8:	20000181 	.word	0x20000181
 80017dc:	08008640 	.word	0x08008640
 80017e0:	40012400 	.word	0x40012400
 80017e4:	20000114 	.word	0x20000114
 80017e8:	1ffff7ba 	.word	0x1ffff7ba
 80017ec:	40533333 	.word	0x40533333
 80017f0:	20000000 	.word	0x20000000
 80017f4:	457ff000 	.word	0x457ff000
 80017f8:	41133333 	.word	0x41133333
 80017fc:	20000004 	.word	0x20000004
 8001800:	41c00000 	.word	0x41c00000
 8001804:	20000144 	.word	0x20000144
 8001808:	40933333 	.word	0x40933333
 800180c:	20000008 	.word	0x20000008
 8001810:	41400000 	.word	0x41400000
 8001814:	403ae148 	.word	0x403ae148
 8001818:	2000000c 	.word	0x2000000c
 800181c:	40a00000 	.word	0x40a00000

08001820 <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  */
void SystemClock_Config(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b094      	sub	sp, #80	; 0x50
 8001824:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001826:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800182a:	2228      	movs	r2, #40	; 0x28
 800182c:	2100      	movs	r1, #0
 800182e:	4618      	mov	r0, r3
 8001830:	f005 fe04 	bl	800743c <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001834:	f107 0314 	add.w	r3, r7, #20
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	605a      	str	r2, [r3, #4]
 800183e:	609a      	str	r2, [r3, #8]
 8001840:	60da      	str	r2, [r3, #12]
 8001842:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001844:	1d3b      	adds	r3, r7, #4
 8001846:	2200      	movs	r2, #0
 8001848:	601a      	str	r2, [r3, #0]
 800184a:	605a      	str	r2, [r3, #4]
 800184c:	609a      	str	r2, [r3, #8]
 800184e:	60da      	str	r2, [r3, #12]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001850:	2301      	movs	r3, #1
 8001852:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001854:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001858:	62fb      	str	r3, [r7, #44]	; 0x2c
    RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800185a:	2300      	movs	r3, #0
 800185c:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800185e:	2301      	movs	r3, #1
 8001860:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001862:	2302      	movs	r3, #2
 8001864:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001866:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800186a:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800186c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001870:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001872:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001876:	4618      	mov	r0, r3
 8001878:	f004 faf4 	bl	8005e64 <HAL_RCC_OscConfig>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <SystemClock_Config+0x66>
    {
        Error_Handler();
 8001882:	f000 f9ff 	bl	8001c84 <Error_Handler>
    }

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001886:	230f      	movs	r3, #15
 8001888:	617b      	str	r3, [r7, #20]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800188a:	2302      	movs	r3, #2
 800188c:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800188e:	2300      	movs	r3, #0
 8001890:	61fb      	str	r3, [r7, #28]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001892:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001896:	623b      	str	r3, [r7, #32]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001898:	2300      	movs	r3, #0
 800189a:	627b      	str	r3, [r7, #36]	; 0x24

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800189c:	f107 0314 	add.w	r3, r7, #20
 80018a0:	2102      	movs	r1, #2
 80018a2:	4618      	mov	r0, r3
 80018a4:	f004 fd60 	bl	8006368 <HAL_RCC_ClockConfig>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <SystemClock_Config+0x92>
    {
        Error_Handler();
 80018ae:	f000 f9e9 	bl	8001c84 <Error_Handler>
    }

    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80018b2:	2302      	movs	r3, #2
 80018b4:	607b      	str	r3, [r7, #4]
    PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80018b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80018ba:	60fb      	str	r3, [r7, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018bc:	1d3b      	adds	r3, r7, #4
 80018be:	4618      	mov	r0, r3
 80018c0:	f004 feea 	bl	8006698 <HAL_RCCEx_PeriphCLKConfig>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <SystemClock_Config+0xae>
    {
        Error_Handler();
 80018ca:	f000 f9db 	bl	8001c84 <Error_Handler>
    }
}
 80018ce:	bf00      	nop
 80018d0:	3750      	adds	r7, #80	; 0x50
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
	...

080018d8 <MX_GPIO_Init>:

/**
  * @brief GPIO Initialization Function
  */
static void MX_GPIO_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b08a      	sub	sp, #40	; 0x28
 80018dc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018de:	f107 0318 	add.w	r3, r7, #24
 80018e2:	2200      	movs	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]
 80018e6:	605a      	str	r2, [r3, #4]
 80018e8:	609a      	str	r2, [r3, #8]
 80018ea:	60da      	str	r2, [r3, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ec:	4b79      	ldr	r3, [pc, #484]	; (8001ad4 <MX_GPIO_Init+0x1fc>)
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	4a78      	ldr	r2, [pc, #480]	; (8001ad4 <MX_GPIO_Init+0x1fc>)
 80018f2:	f043 0310 	orr.w	r3, r3, #16
 80018f6:	6193      	str	r3, [r2, #24]
 80018f8:	4b76      	ldr	r3, [pc, #472]	; (8001ad4 <MX_GPIO_Init+0x1fc>)
 80018fa:	699b      	ldr	r3, [r3, #24]
 80018fc:	f003 0310 	and.w	r3, r3, #16
 8001900:	617b      	str	r3, [r7, #20]
 8001902:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001904:	4b73      	ldr	r3, [pc, #460]	; (8001ad4 <MX_GPIO_Init+0x1fc>)
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	4a72      	ldr	r2, [pc, #456]	; (8001ad4 <MX_GPIO_Init+0x1fc>)
 800190a:	f043 0320 	orr.w	r3, r3, #32
 800190e:	6193      	str	r3, [r2, #24]
 8001910:	4b70      	ldr	r3, [pc, #448]	; (8001ad4 <MX_GPIO_Init+0x1fc>)
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	f003 0320 	and.w	r3, r3, #32
 8001918:	613b      	str	r3, [r7, #16]
 800191a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800191c:	4b6d      	ldr	r3, [pc, #436]	; (8001ad4 <MX_GPIO_Init+0x1fc>)
 800191e:	699b      	ldr	r3, [r3, #24]
 8001920:	4a6c      	ldr	r2, [pc, #432]	; (8001ad4 <MX_GPIO_Init+0x1fc>)
 8001922:	f043 0304 	orr.w	r3, r3, #4
 8001926:	6193      	str	r3, [r2, #24]
 8001928:	4b6a      	ldr	r3, [pc, #424]	; (8001ad4 <MX_GPIO_Init+0x1fc>)
 800192a:	699b      	ldr	r3, [r3, #24]
 800192c:	f003 0304 	and.w	r3, r3, #4
 8001930:	60fb      	str	r3, [r7, #12]
 8001932:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001934:	4b67      	ldr	r3, [pc, #412]	; (8001ad4 <MX_GPIO_Init+0x1fc>)
 8001936:	699b      	ldr	r3, [r3, #24]
 8001938:	4a66      	ldr	r2, [pc, #408]	; (8001ad4 <MX_GPIO_Init+0x1fc>)
 800193a:	f043 0308 	orr.w	r3, r3, #8
 800193e:	6193      	str	r3, [r2, #24]
 8001940:	4b64      	ldr	r3, [pc, #400]	; (8001ad4 <MX_GPIO_Init+0x1fc>)
 8001942:	699b      	ldr	r3, [r3, #24]
 8001944:	f003 0308 	and.w	r3, r3, #8
 8001948:	60bb      	str	r3, [r7, #8]
 800194a:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_AFIO_CLK_ENABLE();
 800194c:	4b61      	ldr	r3, [pc, #388]	; (8001ad4 <MX_GPIO_Init+0x1fc>)
 800194e:	699b      	ldr	r3, [r3, #24]
 8001950:	4a60      	ldr	r2, [pc, #384]	; (8001ad4 <MX_GPIO_Init+0x1fc>)
 8001952:	f043 0301 	orr.w	r3, r3, #1
 8001956:	6193      	str	r3, [r2, #24]
 8001958:	4b5e      	ldr	r3, [pc, #376]	; (8001ad4 <MX_GPIO_Init+0x1fc>)
 800195a:	699b      	ldr	r3, [r3, #24]
 800195c:	f003 0301 	and.w	r3, r3, #1
 8001960:	607b      	str	r3, [r7, #4]
 8001962:	687b      	ldr	r3, [r7, #4]

    /* Настройка кварца 32768 Гц на PC14/PC15 */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001964:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001968:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196a:	2302      	movs	r3, #2
 800196c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001972:	2303      	movs	r3, #3
 8001974:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001976:	f107 0318 	add.w	r3, r7, #24
 800197a:	4619      	mov	r1, r3
 800197c:	4856      	ldr	r0, [pc, #344]	; (8001ad8 <MX_GPIO_Init+0x200>)
 800197e:	f002 ff8d 	bl	800489c <HAL_GPIO_Init>

    /* Настройка аналоговых входов */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5;
 8001982:	2323      	movs	r3, #35	; 0x23
 8001984:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001986:	2303      	movs	r3, #3
 8001988:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198a:	2300      	movs	r3, #0
 800198c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800198e:	f107 0318 	add.w	r3, r7, #24
 8001992:	4619      	mov	r1, r3
 8001994:	4851      	ldr	r0, [pc, #324]	; (8001adc <MX_GPIO_Init+0x204>)
 8001996:	f002 ff81 	bl	800489c <HAL_GPIO_Init>

    /* Настройка PB1 для захвата времени пролёта (CLIK - TIM3_CH4) */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800199a:	2302      	movs	r3, #2
 800199c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800199e:	2300      	movs	r3, #0
 80019a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a2:	2300      	movs	r3, #0
 80019a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019a6:	2303      	movs	r3, #3
 80019a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019aa:	f107 0318 	add.w	r3, r7, #24
 80019ae:	4619      	mov	r1, r3
 80019b0:	484b      	ldr	r0, [pc, #300]	; (8001ae0 <MX_GPIO_Init+0x208>)
 80019b2:	f002 ff73 	bl	800489c <HAL_GPIO_Init>

    /* Настройка PB5 как цифрового выхода для генерации импульсов (Gen_Impuls) */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80019b6:	2320      	movs	r3, #32
 80019b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ba:	2301      	movs	r3, #1
 80019bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019be:	2300      	movs	r3, #0
 80019c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019c2:	2303      	movs	r3, #3
 80019c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c6:	f107 0318 	add.w	r3, r7, #24
 80019ca:	4619      	mov	r1, r3
 80019cc:	4844      	ldr	r0, [pc, #272]	; (8001ae0 <MX_GPIO_Init+0x208>)
 80019ce:	f002 ff65 	bl	800489c <HAL_GPIO_Init>

    /* Настройка PB6 как выхода управления питанием 5В (активный низкий уровень) */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80019d2:	2340      	movs	r3, #64	; 0x40
 80019d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d6:	2301      	movs	r3, #1
 80019d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019da:	2300      	movs	r3, #0
 80019dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019de:	2303      	movs	r3, #3
 80019e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019e2:	f107 0318 	add.w	r3, r7, #24
 80019e6:	4619      	mov	r1, r3
 80019e8:	483d      	ldr	r0, [pc, #244]	; (8001ae0 <MX_GPIO_Init+0x208>)
 80019ea:	f002 ff57 	bl	800489c <HAL_GPIO_Init>

    /* I2C2 / LM75B / AT24C02 */
    /* Настройка PB10 (SCL) и PB11 (SDA) для I2C2 - КРИТИЧЕСКИ ВАЖНО: AF_OD! */
    GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11;
 80019ee:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80019f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;  // Alternate Function Open Drain (ОБЯЗАТЕЛЬНО!)
 80019f4:	2312      	movs	r3, #18
 80019f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019f8:	2303      	movs	r3, #3
 80019fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019fc:	f107 0318 	add.w	r3, r7, #24
 8001a00:	4619      	mov	r1, r3
 8001a02:	4837      	ldr	r0, [pc, #220]	; (8001ae0 <MX_GPIO_Init+0x208>)
 8001a04:	f002 ff4a 	bl	800489c <HAL_GPIO_Init>
    /* I2C2 / LM75B / AT24C02 */

    /* Настройка красного светодиода на PB13 (загорается на 1 сек при захвате сигнала) */
    GPIO_InitStruct.Pin = LED_RED_PIN;
 8001a08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a16:	2302      	movs	r3, #2
 8001a18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a1a:	f107 0318 	add.w	r3, r7, #24
 8001a1e:	4619      	mov	r1, r3
 8001a20:	482f      	ldr	r0, [pc, #188]	; (8001ae0 <MX_GPIO_Init+0x208>)
 8001a22:	f002 ff3b 	bl	800489c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, LED_RED_PIN, LED_RED_OFF);  // Изначально ВЫКЛ
 8001a26:	2200      	movs	r2, #0
 8001a28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a2c:	482c      	ldr	r0, [pc, #176]	; (8001ae0 <MX_GPIO_Init+0x208>)
 8001a2e:	f003 f8b9 	bl	8004ba4 <HAL_GPIO_WritePin>

    /* Настройка синего светодиода на PB12 (мигает для индикации работы) */
    GPIO_InitStruct.Pin = LED_BLUE_PIN;
 8001a32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a40:	2302      	movs	r3, #2
 8001a42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a44:	f107 0318 	add.w	r3, r7, #24
 8001a48:	4619      	mov	r1, r3
 8001a4a:	4825      	ldr	r0, [pc, #148]	; (8001ae0 <MX_GPIO_Init+0x208>)
 8001a4c:	f002 ff26 	bl	800489c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, LED_BLUE_PIN, LED_BLUE_OFF);  // Изначально ВЫКЛ
 8001a50:	2200      	movs	r2, #0
 8001a52:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a56:	4822      	ldr	r0, [pc, #136]	; (8001ae0 <MX_GPIO_Init+0x208>)
 8001a58:	f003 f8a4 	bl	8004ba4 <HAL_GPIO_WritePin>

    /* ВАЖНО: Питание 5В постоянно ВКЛЮЧЕНО (низкий уровень на PB6) */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, POWER_5V_ON);  // LOW = питание ВКЛ
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	2140      	movs	r1, #64	; 0x40
 8001a60:	481f      	ldr	r0, [pc, #124]	; (8001ae0 <MX_GPIO_Init+0x208>)
 8001a62:	f003 f89f 	bl	8004ba4 <HAL_GPIO_WritePin>

    /* Настройка USART1 (PA9-TX, PA10-RX) */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001a66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a70:	2303      	movs	r3, #3
 8001a72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a74:	f107 0318 	add.w	r3, r7, #24
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4818      	ldr	r0, [pc, #96]	; (8001adc <MX_GPIO_Init+0x204>)
 8001a7c:	f002 ff0e 	bl	800489c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a86:	2300      	movs	r3, #0
 8001a88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a8e:	f107 0318 	add.w	r3, r7, #24
 8001a92:	4619      	mov	r1, r3
 8001a94:	4811      	ldr	r0, [pc, #68]	; (8001adc <MX_GPIO_Init+0x204>)
 8001a96:	f002 ff01 	bl	800489c <HAL_GPIO_Init>

    /* Настройка USART2 (PA2-TX, PA3-RX) */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a9a:	2304      	movs	r3, #4
 8001a9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa6:	f107 0318 	add.w	r3, r7, #24
 8001aaa:	4619      	mov	r1, r3
 8001aac:	480b      	ldr	r0, [pc, #44]	; (8001adc <MX_GPIO_Init+0x204>)
 8001aae:	f002 fef5 	bl	800489c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ab2:	2308      	movs	r3, #8
 8001ab4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aba:	2301      	movs	r3, #1
 8001abc:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001abe:	f107 0318 	add.w	r3, r7, #24
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	4805      	ldr	r0, [pc, #20]	; (8001adc <MX_GPIO_Init+0x204>)
 8001ac6:	f002 fee9 	bl	800489c <HAL_GPIO_Init>
}
 8001aca:	bf00      	nop
 8001acc:	3728      	adds	r7, #40	; 0x28
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	40011000 	.word	0x40011000
 8001adc:	40010800 	.word	0x40010800
 8001ae0:	40010c00 	.word	0x40010c00

08001ae4 <MX_USART1_UART_Init>:

/**
  * @brief USART1 Initialization Function (ModBus)
  */
static void MX_USART1_UART_Init(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
    huart1.Instance = USART1;
 8001ae8:	4b11      	ldr	r3, [pc, #68]	; (8001b30 <MX_USART1_UART_Init+0x4c>)
 8001aea:	4a12      	ldr	r2, [pc, #72]	; (8001b34 <MX_USART1_UART_Init+0x50>)
 8001aec:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 9600;
 8001aee:	4b10      	ldr	r3, [pc, #64]	; (8001b30 <MX_USART1_UART_Init+0x4c>)
 8001af0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001af4:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001af6:	4b0e      	ldr	r3, [pc, #56]	; (8001b30 <MX_USART1_UART_Init+0x4c>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 8001afc:	4b0c      	ldr	r3, [pc, #48]	; (8001b30 <MX_USART1_UART_Init+0x4c>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 8001b02:	4b0b      	ldr	r3, [pc, #44]	; (8001b30 <MX_USART1_UART_Init+0x4c>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 8001b08:	4b09      	ldr	r3, [pc, #36]	; (8001b30 <MX_USART1_UART_Init+0x4c>)
 8001b0a:	220c      	movs	r2, #12
 8001b0c:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b0e:	4b08      	ldr	r3, [pc, #32]	; (8001b30 <MX_USART1_UART_Init+0x4c>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b14:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <MX_USART1_UART_Init+0x4c>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b1a:	4805      	ldr	r0, [pc, #20]	; (8001b30 <MX_USART1_UART_Init+0x4c>)
 8001b1c:	f004 ff32 	bl	8006984 <HAL_UART_Init>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_USART1_UART_Init+0x46>
    {
        Error_Handler();
 8001b26:	f000 f8ad 	bl	8001c84 <Error_Handler>
    }
}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	2000008c 	.word	0x2000008c
 8001b34:	40013800 	.word	0x40013800

08001b38 <MX_USART2_UART_Init>:

/**
  * @brief USART2 Initialization Function (Debug)
  */
static void MX_USART2_UART_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 8001b3c:	4b11      	ldr	r3, [pc, #68]	; (8001b84 <MX_USART2_UART_Init+0x4c>)
 8001b3e:	4a12      	ldr	r2, [pc, #72]	; (8001b88 <MX_USART2_UART_Init+0x50>)
 8001b40:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 8001b42:	4b10      	ldr	r3, [pc, #64]	; (8001b84 <MX_USART2_UART_Init+0x4c>)
 8001b44:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b48:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b4a:	4b0e      	ldr	r3, [pc, #56]	; (8001b84 <MX_USART2_UART_Init+0x4c>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8001b50:	4b0c      	ldr	r3, [pc, #48]	; (8001b84 <MX_USART2_UART_Init+0x4c>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8001b56:	4b0b      	ldr	r3, [pc, #44]	; (8001b84 <MX_USART2_UART_Init+0x4c>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8001b5c:	4b09      	ldr	r3, [pc, #36]	; (8001b84 <MX_USART2_UART_Init+0x4c>)
 8001b5e:	220c      	movs	r2, #12
 8001b60:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b62:	4b08      	ldr	r3, [pc, #32]	; (8001b84 <MX_USART2_UART_Init+0x4c>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b68:	4b06      	ldr	r3, [pc, #24]	; (8001b84 <MX_USART2_UART_Init+0x4c>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b6e:	4805      	ldr	r0, [pc, #20]	; (8001b84 <MX_USART2_UART_Init+0x4c>)
 8001b70:	f004 ff08 	bl	8006984 <HAL_UART_Init>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <MX_USART2_UART_Init+0x46>
    {
        Error_Handler();
 8001b7a:	f000 f883 	bl	8001c84 <Error_Handler>
    }
}
 8001b7e:	bf00      	nop
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	200000d0 	.word	0x200000d0
 8001b88:	40004400 	.word	0x40004400

08001b8c <MX_ADC1_Init>:

/**
  * @brief ADC1 Initialization Function
  */
static void MX_ADC1_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 8001b92:	1d3b      	adds	r3, r7, #4
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	605a      	str	r2, [r3, #4]
 8001b9a:	609a      	str	r2, [r3, #8]

    hadc1.Instance = ADC1;
 8001b9c:	4b18      	ldr	r3, [pc, #96]	; (8001c00 <MX_ADC1_Init+0x74>)
 8001b9e:	4a19      	ldr	r2, [pc, #100]	; (8001c04 <MX_ADC1_Init+0x78>)
 8001ba0:	601a      	str	r2, [r3, #0]
    hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001ba2:	4b17      	ldr	r3, [pc, #92]	; (8001c00 <MX_ADC1_Init+0x74>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	609a      	str	r2, [r3, #8]
    hadc1.Init.ContinuousConvMode = DISABLE;
 8001ba8:	4b15      	ldr	r3, [pc, #84]	; (8001c00 <MX_ADC1_Init+0x74>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	731a      	strb	r2, [r3, #12]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001bae:	4b14      	ldr	r3, [pc, #80]	; (8001c00 <MX_ADC1_Init+0x74>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	751a      	strb	r2, [r3, #20]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001bb4:	4b12      	ldr	r3, [pc, #72]	; (8001c00 <MX_ADC1_Init+0x74>)
 8001bb6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001bba:	61da      	str	r2, [r3, #28]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001bbc:	4b10      	ldr	r3, [pc, #64]	; (8001c00 <MX_ADC1_Init+0x74>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	605a      	str	r2, [r3, #4]
    hadc1.Init.NbrOfConversion = 1;
 8001bc2:	4b0f      	ldr	r3, [pc, #60]	; (8001c00 <MX_ADC1_Init+0x74>)
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	611a      	str	r2, [r3, #16]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001bc8:	480d      	ldr	r0, [pc, #52]	; (8001c00 <MX_ADC1_Init+0x74>)
 8001bca:	f001 fec5 	bl	8003958 <HAL_ADC_Init>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <MX_ADC1_Init+0x4c>
    {
        Error_Handler();
 8001bd4:	f000 f856 	bl	8001c84 <Error_Handler>
    }

    sConfig.Channel = ADC_CHANNEL_0;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	607b      	str	r3, [r7, #4]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001be0:	2307      	movs	r3, #7
 8001be2:	60fb      	str	r3, [r7, #12]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001be4:	1d3b      	adds	r3, r7, #4
 8001be6:	4619      	mov	r1, r3
 8001be8:	4805      	ldr	r0, [pc, #20]	; (8001c00 <MX_ADC1_Init+0x74>)
 8001bea:	f002 fa4f 	bl	800408c <HAL_ADC_ConfigChannel>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_ADC1_Init+0x6c>
    {
        Error_Handler();
 8001bf4:	f000 f846 	bl	8001c84 <Error_Handler>
    }
}
 8001bf8:	bf00      	nop
 8001bfa:	3710      	adds	r7, #16
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	20000114 	.word	0x20000114
 8001c04:	40012400 	.word	0x40012400

08001c08 <MX_ADC2_Init>:

/**
  * @brief ADC2 Initialization Function
  */
static void MX_ADC2_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 8001c0e:	1d3b      	adds	r3, r7, #4
 8001c10:	2200      	movs	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]
 8001c14:	605a      	str	r2, [r3, #4]
 8001c16:	609a      	str	r2, [r3, #8]

    hadc2.Instance = ADC2;
 8001c18:	4b18      	ldr	r3, [pc, #96]	; (8001c7c <MX_ADC2_Init+0x74>)
 8001c1a:	4a19      	ldr	r2, [pc, #100]	; (8001c80 <MX_ADC2_Init+0x78>)
 8001c1c:	601a      	str	r2, [r3, #0]
    hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c1e:	4b17      	ldr	r3, [pc, #92]	; (8001c7c <MX_ADC2_Init+0x74>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	609a      	str	r2, [r3, #8]
    hadc2.Init.ContinuousConvMode = DISABLE;
 8001c24:	4b15      	ldr	r3, [pc, #84]	; (8001c7c <MX_ADC2_Init+0x74>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	731a      	strb	r2, [r3, #12]
    hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001c2a:	4b14      	ldr	r3, [pc, #80]	; (8001c7c <MX_ADC2_Init+0x74>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	751a      	strb	r2, [r3, #20]
    hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c30:	4b12      	ldr	r3, [pc, #72]	; (8001c7c <MX_ADC2_Init+0x74>)
 8001c32:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001c36:	61da      	str	r2, [r3, #28]
    hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c38:	4b10      	ldr	r3, [pc, #64]	; (8001c7c <MX_ADC2_Init+0x74>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	605a      	str	r2, [r3, #4]
    hadc2.Init.NbrOfConversion = 1;
 8001c3e:	4b0f      	ldr	r3, [pc, #60]	; (8001c7c <MX_ADC2_Init+0x74>)
 8001c40:	2201      	movs	r2, #1
 8001c42:	611a      	str	r2, [r3, #16]
    if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001c44:	480d      	ldr	r0, [pc, #52]	; (8001c7c <MX_ADC2_Init+0x74>)
 8001c46:	f001 fe87 	bl	8003958 <HAL_ADC_Init>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <MX_ADC2_Init+0x4c>
    {
        Error_Handler();
 8001c50:	f000 f818 	bl	8001c84 <Error_Handler>
    }

    sConfig.Channel = ADC_CHANNEL_1;
 8001c54:	2301      	movs	r3, #1
 8001c56:	607b      	str	r3, [r7, #4]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001c5c:	2307      	movs	r3, #7
 8001c5e:	60fb      	str	r3, [r7, #12]
    if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001c60:	1d3b      	adds	r3, r7, #4
 8001c62:	4619      	mov	r1, r3
 8001c64:	4805      	ldr	r0, [pc, #20]	; (8001c7c <MX_ADC2_Init+0x74>)
 8001c66:	f002 fa11 	bl	800408c <HAL_ADC_ConfigChannel>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <MX_ADC2_Init+0x6c>
    {
        Error_Handler();
 8001c70:	f000 f808 	bl	8001c84 <Error_Handler>
    }
}
 8001c74:	bf00      	nop
 8001c76:	3710      	adds	r7, #16
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	20000144 	.word	0x20000144
 8001c80:	40012800 	.word	0x40012800

08001c84 <Error_Handler>:

/**
  * @brief  This function is executed in case of error occurrence.
  */
void Error_Handler(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c88:	b672      	cpsid	i
}
 8001c8a:	bf00      	nop
    __disable_irq();
    while (1)
    {
        /* Мигание красным светодиодом при критической ошибке */
        HAL_GPIO_TogglePin(GPIOB, LED_RED_PIN);
 8001c8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c90:	4803      	ldr	r0, [pc, #12]	; (8001ca0 <Error_Handler+0x1c>)
 8001c92:	f002 ff9f 	bl	8004bd4 <HAL_GPIO_TogglePin>
        HAL_Delay(200);
 8001c96:	20c8      	movs	r0, #200	; 0xc8
 8001c98:	f001 fe3a 	bl	8003910 <HAL_Delay>
        HAL_GPIO_TogglePin(GPIOB, LED_RED_PIN);
 8001c9c:	e7f6      	b.n	8001c8c <Error_Handler+0x8>
 8001c9e:	bf00      	nop
 8001ca0:	40010c00 	.word	0x40010c00

08001ca4 <modbus_uint32_to_str>:
/* Внешние переменные -----------------------------------------------------*/
extern UART_HandleTypeDef huart1;

/* Вспомогательная функция для преобразования числа в строку в modbus.c */
static void modbus_uint32_to_str(uint32_t value, char* buffer)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b089      	sub	sp, #36	; 0x24
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	6039      	str	r1, [r7, #0]
    if (value == 0) {
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d107      	bne.n	8001cc4 <modbus_uint32_to_str+0x20>
        buffer[0] = '0';
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	2230      	movs	r2, #48	; 0x30
 8001cb8:	701a      	strb	r2, [r3, #0]
        buffer[1] = '\0';
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	701a      	strb	r2, [r3, #0]
 8001cc2:	e03d      	b.n	8001d40 <modbus_uint32_to_str+0x9c>
        return;
    }

    char temp[16];
    int i = 0;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	61fb      	str	r3, [r7, #28]

    while (value > 0 && i < 15) {
 8001cc8:	e019      	b.n	8001cfe <modbus_uint32_to_str+0x5a>
        temp[i++] = (value % 10) + '0';
 8001cca:	6879      	ldr	r1, [r7, #4]
 8001ccc:	4b1e      	ldr	r3, [pc, #120]	; (8001d48 <modbus_uint32_to_str+0xa4>)
 8001cce:	fba3 2301 	umull	r2, r3, r3, r1
 8001cd2:	08da      	lsrs	r2, r3, #3
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	4413      	add	r3, r2
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	1aca      	subs	r2, r1, r3
 8001cde:	b2d2      	uxtb	r2, r2
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	1c59      	adds	r1, r3, #1
 8001ce4:	61f9      	str	r1, [r7, #28]
 8001ce6:	3230      	adds	r2, #48	; 0x30
 8001ce8:	b2d2      	uxtb	r2, r2
 8001cea:	3320      	adds	r3, #32
 8001cec:	443b      	add	r3, r7
 8001cee:	f803 2c18 	strb.w	r2, [r3, #-24]
        value /= 10;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a14      	ldr	r2, [pc, #80]	; (8001d48 <modbus_uint32_to_str+0xa4>)
 8001cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cfa:	08db      	lsrs	r3, r3, #3
 8001cfc:	607b      	str	r3, [r7, #4]
    while (value > 0 && i < 15) {
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d002      	beq.n	8001d0a <modbus_uint32_to_str+0x66>
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	2b0e      	cmp	r3, #14
 8001d08:	dddf      	ble.n	8001cca <modbus_uint32_to_str+0x26>
    }

    for (int j = 0; j < i; j++) {
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	61bb      	str	r3, [r7, #24]
 8001d0e:	e00e      	b.n	8001d2e <modbus_uint32_to_str+0x8a>
        buffer[j] = temp[i - j - 1];
 8001d10:	69fa      	ldr	r2, [r7, #28]
 8001d12:	69bb      	ldr	r3, [r7, #24]
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	1e5a      	subs	r2, r3, #1
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	6839      	ldr	r1, [r7, #0]
 8001d1c:	440b      	add	r3, r1
 8001d1e:	3220      	adds	r2, #32
 8001d20:	443a      	add	r2, r7
 8001d22:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8001d26:	701a      	strb	r2, [r3, #0]
    for (int j = 0; j < i; j++) {
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	61bb      	str	r3, [r7, #24]
 8001d2e:	69ba      	ldr	r2, [r7, #24]
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	dbec      	blt.n	8001d10 <modbus_uint32_to_str+0x6c>
    }
    buffer[i] = '\0';
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	683a      	ldr	r2, [r7, #0]
 8001d3a:	4413      	add	r3, r2
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	701a      	strb	r2, [r3, #0]
}
 8001d40:	3724      	adds	r7, #36	; 0x24
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr
 8001d48:	cccccccd 	.word	0xcccccccd

08001d4c <ModBus_CRC16>:

/* Функции для работы с CRC16 ---------------------------------------------*/
uint16_t ModBus_CRC16(const uint8_t *data, uint16_t length)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	460b      	mov	r3, r1
 8001d56:	807b      	strh	r3, [r7, #2]
    uint16_t crc = MODBUS_CRC_INIT;
 8001d58:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d5c:	81fb      	strh	r3, [r7, #14]
    uint8_t bit;

    while(length--) {
 8001d5e:	e01f      	b.n	8001da0 <ModBus_CRC16+0x54>
        crc ^= *data++;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	1c5a      	adds	r2, r3, #1
 8001d64:	607a      	str	r2, [r7, #4]
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	b29a      	uxth	r2, r3
 8001d6a:	89fb      	ldrh	r3, [r7, #14]
 8001d6c:	4053      	eors	r3, r2
 8001d6e:	81fb      	strh	r3, [r7, #14]

        for(bit = 0; bit < 8; bit++) {
 8001d70:	2300      	movs	r3, #0
 8001d72:	737b      	strb	r3, [r7, #13]
 8001d74:	e011      	b.n	8001d9a <ModBus_CRC16+0x4e>
            if(crc & 0x0001) {
 8001d76:	89fb      	ldrh	r3, [r7, #14]
 8001d78:	f003 0301 	and.w	r3, r3, #1
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d006      	beq.n	8001d8e <ModBus_CRC16+0x42>
                crc = (crc >> 1) ^ 0xA001;
 8001d80:	89fb      	ldrh	r3, [r7, #14]
 8001d82:	085b      	lsrs	r3, r3, #1
 8001d84:	b29a      	uxth	r2, r3
 8001d86:	4b0c      	ldr	r3, [pc, #48]	; (8001db8 <ModBus_CRC16+0x6c>)
 8001d88:	4053      	eors	r3, r2
 8001d8a:	81fb      	strh	r3, [r7, #14]
 8001d8c:	e002      	b.n	8001d94 <ModBus_CRC16+0x48>
            } else {
                crc >>= 1;
 8001d8e:	89fb      	ldrh	r3, [r7, #14]
 8001d90:	085b      	lsrs	r3, r3, #1
 8001d92:	81fb      	strh	r3, [r7, #14]
        for(bit = 0; bit < 8; bit++) {
 8001d94:	7b7b      	ldrb	r3, [r7, #13]
 8001d96:	3301      	adds	r3, #1
 8001d98:	737b      	strb	r3, [r7, #13]
 8001d9a:	7b7b      	ldrb	r3, [r7, #13]
 8001d9c:	2b07      	cmp	r3, #7
 8001d9e:	d9ea      	bls.n	8001d76 <ModBus_CRC16+0x2a>
    while(length--) {
 8001da0:	887b      	ldrh	r3, [r7, #2]
 8001da2:	1e5a      	subs	r2, r3, #1
 8001da4:	807a      	strh	r2, [r7, #2]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d1da      	bne.n	8001d60 <ModBus_CRC16+0x14>
            }
        }
    }

    return crc;
 8001daa:	89fb      	ldrh	r3, [r7, #14]
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3714      	adds	r7, #20
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bc80      	pop	{r7}
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	ffffa001 	.word	0xffffa001

08001dbc <ModBus_SendException>:

/* Отправка исключения ----------------------------------------------------*/
static void ModBus_SendException(uint8_t function, uint8_t exception_code)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	460a      	mov	r2, r1
 8001dc6:	71fb      	strb	r3, [r7, #7]
 8001dc8:	4613      	mov	r3, r2
 8001dca:	71bb      	strb	r3, [r7, #6]
    uint8_t response[5];
    uint16_t crc;

    response[0] = modbus.device_address;
 8001dcc:	4b15      	ldr	r3, [pc, #84]	; (8001e24 <ModBus_SendException+0x68>)
 8001dce:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8001dd2:	723b      	strb	r3, [r7, #8]
    response[1] = function | 0x80;
 8001dd4:	79fb      	ldrb	r3, [r7, #7]
 8001dd6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	727b      	strb	r3, [r7, #9]
    response[2] = exception_code;
 8001dde:	79bb      	ldrb	r3, [r7, #6]
 8001de0:	72bb      	strb	r3, [r7, #10]

    crc = ModBus_CRC16(response, 3);
 8001de2:	f107 0308 	add.w	r3, r7, #8
 8001de6:	2103      	movs	r1, #3
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff ffaf 	bl	8001d4c <ModBus_CRC16>
 8001dee:	4603      	mov	r3, r0
 8001df0:	81fb      	strh	r3, [r7, #14]
    response[3] = crc & 0xFF;
 8001df2:	89fb      	ldrh	r3, [r7, #14]
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	72fb      	strb	r3, [r7, #11]
    response[4] = (crc >> 8) & 0xFF;
 8001df8:	89fb      	ldrh	r3, [r7, #14]
 8001dfa:	0a1b      	lsrs	r3, r3, #8
 8001dfc:	b29b      	uxth	r3, r3
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	733b      	strb	r3, [r7, #12]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, 5);
 8001e02:	f107 0308 	add.w	r3, r7, #8
 8001e06:	2105      	movs	r1, #5
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f001 f98f 	bl	800312c <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, 5, 200);
 8001e0e:	f107 0108 	add.w	r1, r7, #8
 8001e12:	23c8      	movs	r3, #200	; 0xc8
 8001e14:	2205      	movs	r2, #5
 8001e16:	4804      	ldr	r0, [pc, #16]	; (8001e28 <ModBus_SendException+0x6c>)
 8001e18:	f004 fe01 	bl	8006a1e <HAL_UART_Transmit>
}
 8001e1c:	bf00      	nop
 8001e1e:	3710      	adds	r7, #16
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	200001a8 	.word	0x200001a8
 8001e28:	2000008c 	.word	0x2000008c

08001e2c <FloatToRegisters>:

/* Преобразование float в два регистра ------------------------------------*/
static void FloatToRegisters(float value, uint16_t *reg_high, uint16_t *reg_low)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b087      	sub	sp, #28
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	60f8      	str	r0, [r7, #12]
 8001e34:	60b9      	str	r1, [r7, #8]
 8001e36:	607a      	str	r2, [r7, #4]
    union {
        float f;
        uint32_t u32;
    } converter;

    converter.f = value;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	617b      	str	r3, [r7, #20]
    *reg_high = (converter.u32 >> 16) & 0xFFFF;
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	0c1b      	lsrs	r3, r3, #16
 8001e40:	b29a      	uxth	r2, r3
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	801a      	strh	r2, [r3, #0]
    *reg_low = converter.u32 & 0xFFFF;
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	801a      	strh	r2, [r3, #0]
}
 8001e4e:	bf00      	nop
 8001e50:	371c      	adds	r7, #28
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bc80      	pop	{r7}
 8001e56:	4770      	bx	lr

08001e58 <ModBus_ReadHoldingRegisters>:

/* Чтение holding регистров (функция 0x03) --------------------------------*/
static void ModBus_ReadHoldingRegisters(uint16_t start_addr, uint16_t reg_count)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b0c6      	sub	sp, #280	; 0x118
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	4602      	mov	r2, r0
 8001e60:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e64:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001e68:	801a      	strh	r2, [r3, #0]
 8001e6a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e6e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001e72:	460a      	mov	r2, r1
 8001e74:	801a      	strh	r2, [r3, #0]
    if (start_addr >= HOLD_HOLDING_REG_COUNT) {
 8001e76:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e7a:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001e7e:	881b      	ldrh	r3, [r3, #0]
 8001e80:	2b1f      	cmp	r3, #31
 8001e82:	d904      	bls.n	8001e8e <ModBus_ReadHoldingRegisters+0x36>
        ModBus_SendException(0x03, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8001e84:	2102      	movs	r1, #2
 8001e86:	2003      	movs	r0, #3
 8001e88:	f7ff ff98 	bl	8001dbc <ModBus_SendException>
        return;
 8001e8c:	e0cd      	b.n	800202a <ModBus_ReadHoldingRegisters+0x1d2>
    }

    if (reg_count == 0 || reg_count > 125) {
 8001e8e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e92:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001e96:	881b      	ldrh	r3, [r3, #0]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d006      	beq.n	8001eaa <ModBus_ReadHoldingRegisters+0x52>
 8001e9c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001ea0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001ea4:	881b      	ldrh	r3, [r3, #0]
 8001ea6:	2b7d      	cmp	r3, #125	; 0x7d
 8001ea8:	d904      	bls.n	8001eb4 <ModBus_ReadHoldingRegisters+0x5c>
        ModBus_SendException(0x03, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001eaa:	2103      	movs	r1, #3
 8001eac:	2003      	movs	r0, #3
 8001eae:	f7ff ff85 	bl	8001dbc <ModBus_SendException>
        return;
 8001eb2:	e0ba      	b.n	800202a <ModBus_ReadHoldingRegisters+0x1d2>
    }

    if (start_addr + reg_count > HOLD_HOLDING_REG_COUNT) {
 8001eb4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001eb8:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001ebc:	881a      	ldrh	r2, [r3, #0]
 8001ebe:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001ec2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001ec6:	881b      	ldrh	r3, [r3, #0]
 8001ec8:	4413      	add	r3, r2
 8001eca:	2b20      	cmp	r3, #32
 8001ecc:	dd04      	ble.n	8001ed8 <ModBus_ReadHoldingRegisters+0x80>
        ModBus_SendException(0x03, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8001ece:	2102      	movs	r1, #2
 8001ed0:	2003      	movs	r0, #3
 8001ed2:	f7ff ff73 	bl	8001dbc <ModBus_SendException>
        return;
 8001ed6:	e0a8      	b.n	800202a <ModBus_ReadHoldingRegisters+0x1d2>
    }

    uint8_t response[256];
    uint16_t index = 0;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
    uint16_t bytes_to_send = reg_count * 2;
 8001ede:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001ee2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001ee6:	881b      	ldrh	r3, [r3, #0]
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112

    response[index++] = modbus.device_address;
 8001eee:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001ef2:	1c5a      	adds	r2, r3, #1
 8001ef4:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001ef8:	461a      	mov	r2, r3
 8001efa:	4b4e      	ldr	r3, [pc, #312]	; (8002034 <ModBus_ReadHoldingRegisters+0x1dc>)
 8001efc:	f893 1064 	ldrb.w	r1, [r3, #100]	; 0x64
 8001f00:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001f04:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001f08:	5499      	strb	r1, [r3, r2]
    response[index++] = MODBUS_READ_HOLDING_REGISTERS;
 8001f0a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001f0e:	1c5a      	adds	r2, r3, #1
 8001f10:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001f14:	461a      	mov	r2, r3
 8001f16:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001f1a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001f1e:	2103      	movs	r1, #3
 8001f20:	5499      	strb	r1, [r3, r2]
    response[index++] = bytes_to_send;
 8001f22:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001f26:	1c5a      	adds	r2, r3, #1
 8001f28:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 8001f32:	b2d9      	uxtb	r1, r3
 8001f34:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001f38:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001f3c:	5499      	strb	r1, [r3, r2]

    for(uint16_t i = 0; i < reg_count; i++) {
 8001f3e:	2300      	movs	r3, #0
 8001f40:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 8001f44:	e02f      	b.n	8001fa6 <ModBus_ReadHoldingRegisters+0x14e>
        uint16_t reg_value = modbus.holding_regs[start_addr + i];
 8001f46:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001f4a:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001f4e:	881a      	ldrh	r2, [r3, #0]
 8001f50:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8001f54:	4413      	add	r3, r2
 8001f56:	4a37      	ldr	r2, [pc, #220]	; (8002034 <ModBus_ReadHoldingRegisters+0x1dc>)
 8001f58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f5c:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
        response[index++] = (reg_value >> 8) & 0xFF;
 8001f60:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8001f64:	0a1b      	lsrs	r3, r3, #8
 8001f66:	b299      	uxth	r1, r3
 8001f68:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001f6c:	1c5a      	adds	r2, r3, #1
 8001f6e:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001f72:	461a      	mov	r2, r3
 8001f74:	b2c9      	uxtb	r1, r1
 8001f76:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001f7a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001f7e:	5499      	strb	r1, [r3, r2]
        response[index++] = reg_value & 0xFF;
 8001f80:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001f84:	1c5a      	adds	r2, r3, #1
 8001f86:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001f8a:	461a      	mov	r2, r3
 8001f8c:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8001f90:	b2d9      	uxtb	r1, r3
 8001f92:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001f96:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001f9a:	5499      	strb	r1, [r3, r2]
    for(uint16_t i = 0; i < reg_count; i++) {
 8001f9c:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 8001fa6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001faa:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001fae:	f8b7 2114 	ldrh.w	r2, [r7, #276]	; 0x114
 8001fb2:	881b      	ldrh	r3, [r3, #0]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d3c6      	bcc.n	8001f46 <ModBus_ReadHoldingRegisters+0xee>
    }

    uint16_t crc = ModBus_CRC16(response, index);
 8001fb8:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8001fbc:	f107 030c 	add.w	r3, r7, #12
 8001fc0:	4611      	mov	r1, r2
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7ff fec2 	bl	8001d4c <ModBus_CRC16>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
    response[index++] = crc & 0xFF;
 8001fce:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001fd2:	1c5a      	adds	r2, r3, #1
 8001fd4:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001fd8:	461a      	mov	r2, r3
 8001fda:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 8001fde:	b2d9      	uxtb	r1, r3
 8001fe0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001fe4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001fe8:	5499      	strb	r1, [r3, r2]
    response[index++] = (crc >> 8) & 0xFF;
 8001fea:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 8001fee:	0a1b      	lsrs	r3, r3, #8
 8001ff0:	b299      	uxth	r1, r3
 8001ff2:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001ff6:	1c5a      	adds	r2, r3, #1
 8001ff8:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	b2c9      	uxtb	r1, r1
 8002000:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002004:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002008:	5499      	strb	r1, [r3, r2]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, index);
 800200a:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 800200e:	f107 030c 	add.w	r3, r7, #12
 8002012:	4611      	mov	r1, r2
 8002014:	4618      	mov	r0, r3
 8002016:	f001 f889 	bl	800312c <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, index, 200);
 800201a:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 800201e:	f107 010c 	add.w	r1, r7, #12
 8002022:	23c8      	movs	r3, #200	; 0xc8
 8002024:	4804      	ldr	r0, [pc, #16]	; (8002038 <ModBus_ReadHoldingRegisters+0x1e0>)
 8002026:	f004 fcfa 	bl	8006a1e <HAL_UART_Transmit>
}
 800202a:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	200001a8 	.word	0x200001a8
 8002038:	2000008c 	.word	0x2000008c

0800203c <ModBus_ReadInputRegisters>:

/* Чтение input регистров (функция 0x04) ---------------------------------*/
static void ModBus_ReadInputRegisters(uint16_t start_addr, uint16_t reg_count)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b0c6      	sub	sp, #280	; 0x118
 8002040:	af00      	add	r7, sp, #0
 8002042:	4602      	mov	r2, r0
 8002044:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002048:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 800204c:	801a      	strh	r2, [r3, #0]
 800204e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002052:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002056:	460a      	mov	r2, r1
 8002058:	801a      	strh	r2, [r3, #0]
    if (start_addr >= REG_INPUT_REG_COUNT) {
 800205a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800205e:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8002062:	881b      	ldrh	r3, [r3, #0]
 8002064:	2b11      	cmp	r3, #17
 8002066:	d904      	bls.n	8002072 <ModBus_ReadInputRegisters+0x36>
        ModBus_SendException(0x04, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8002068:	2102      	movs	r1, #2
 800206a:	2004      	movs	r0, #4
 800206c:	f7ff fea6 	bl	8001dbc <ModBus_SendException>
        return;
 8002070:	e0ce      	b.n	8002210 <ModBus_ReadInputRegisters+0x1d4>
    }

    if (reg_count == 0 || reg_count > 125) {
 8002072:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002076:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800207a:	881b      	ldrh	r3, [r3, #0]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d006      	beq.n	800208e <ModBus_ReadInputRegisters+0x52>
 8002080:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002084:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002088:	881b      	ldrh	r3, [r3, #0]
 800208a:	2b7d      	cmp	r3, #125	; 0x7d
 800208c:	d904      	bls.n	8002098 <ModBus_ReadInputRegisters+0x5c>
        ModBus_SendException(0x04, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800208e:	2103      	movs	r1, #3
 8002090:	2004      	movs	r0, #4
 8002092:	f7ff fe93 	bl	8001dbc <ModBus_SendException>
        return;
 8002096:	e0bb      	b.n	8002210 <ModBus_ReadInputRegisters+0x1d4>
    }

    if (start_addr + reg_count > REG_INPUT_REG_COUNT) {
 8002098:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800209c:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 80020a0:	881a      	ldrh	r2, [r3, #0]
 80020a2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80020a6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80020aa:	881b      	ldrh	r3, [r3, #0]
 80020ac:	4413      	add	r3, r2
 80020ae:	2b12      	cmp	r3, #18
 80020b0:	dd04      	ble.n	80020bc <ModBus_ReadInputRegisters+0x80>
        ModBus_SendException(0x04, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 80020b2:	2102      	movs	r1, #2
 80020b4:	2004      	movs	r0, #4
 80020b6:	f7ff fe81 	bl	8001dbc <ModBus_SendException>
        return;
 80020ba:	e0a9      	b.n	8002210 <ModBus_ReadInputRegisters+0x1d4>
    }

    uint8_t response[256];
    uint16_t index = 0;
 80020bc:	2300      	movs	r3, #0
 80020be:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
    uint16_t bytes_to_send = reg_count * 2;
 80020c2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80020c6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80020ca:	881b      	ldrh	r3, [r3, #0]
 80020cc:	005b      	lsls	r3, r3, #1
 80020ce:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112

    response[index++] = modbus.device_address;
 80020d2:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 80020d6:	1c5a      	adds	r2, r3, #1
 80020d8:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 80020dc:	461a      	mov	r2, r3
 80020de:	4b4e      	ldr	r3, [pc, #312]	; (8002218 <ModBus_ReadInputRegisters+0x1dc>)
 80020e0:	f893 1064 	ldrb.w	r1, [r3, #100]	; 0x64
 80020e4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80020e8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80020ec:	5499      	strb	r1, [r3, r2]
    response[index++] = MODBUS_READ_INPUT_REGISTERS;
 80020ee:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 80020f2:	1c5a      	adds	r2, r3, #1
 80020f4:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 80020f8:	461a      	mov	r2, r3
 80020fa:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80020fe:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002102:	2104      	movs	r1, #4
 8002104:	5499      	strb	r1, [r3, r2]
    response[index++] = bytes_to_send;
 8002106:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 800210a:	1c5a      	adds	r2, r3, #1
 800210c:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8002110:	461a      	mov	r2, r3
 8002112:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 8002116:	b2d9      	uxtb	r1, r3
 8002118:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800211c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002120:	5499      	strb	r1, [r3, r2]

    for(uint16_t i = 0; i < reg_count; i++) {
 8002122:	2300      	movs	r3, #0
 8002124:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 8002128:	e030      	b.n	800218c <ModBus_ReadInputRegisters+0x150>
        uint16_t reg_value = modbus.input_regs[start_addr + i];
 800212a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800212e:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8002132:	881a      	ldrh	r2, [r3, #0]
 8002134:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8002138:	4413      	add	r3, r2
 800213a:	4a37      	ldr	r2, [pc, #220]	; (8002218 <ModBus_ReadInputRegisters+0x1dc>)
 800213c:	3320      	adds	r3, #32
 800213e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002142:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
        response[index++] = (reg_value >> 8) & 0xFF;
 8002146:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 800214a:	0a1b      	lsrs	r3, r3, #8
 800214c:	b299      	uxth	r1, r3
 800214e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8002152:	1c5a      	adds	r2, r3, #1
 8002154:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8002158:	461a      	mov	r2, r3
 800215a:	b2c9      	uxtb	r1, r1
 800215c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002160:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002164:	5499      	strb	r1, [r3, r2]
        response[index++] = reg_value & 0xFF;
 8002166:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 800216a:	1c5a      	adds	r2, r3, #1
 800216c:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8002170:	461a      	mov	r2, r3
 8002172:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8002176:	b2d9      	uxtb	r1, r3
 8002178:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800217c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002180:	5499      	strb	r1, [r3, r2]
    for(uint16_t i = 0; i < reg_count; i++) {
 8002182:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8002186:	3301      	adds	r3, #1
 8002188:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 800218c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002190:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002194:	f8b7 2114 	ldrh.w	r2, [r7, #276]	; 0x114
 8002198:	881b      	ldrh	r3, [r3, #0]
 800219a:	429a      	cmp	r2, r3
 800219c:	d3c5      	bcc.n	800212a <ModBus_ReadInputRegisters+0xee>
    }

    uint16_t crc = ModBus_CRC16(response, index);
 800219e:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 80021a2:	f107 030c 	add.w	r3, r7, #12
 80021a6:	4611      	mov	r1, r2
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7ff fdcf 	bl	8001d4c <ModBus_CRC16>
 80021ae:	4603      	mov	r3, r0
 80021b0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
    response[index++] = crc & 0xFF;
 80021b4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 80021b8:	1c5a      	adds	r2, r3, #1
 80021ba:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 80021be:	461a      	mov	r2, r3
 80021c0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 80021c4:	b2d9      	uxtb	r1, r3
 80021c6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80021ca:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80021ce:	5499      	strb	r1, [r3, r2]
    response[index++] = (crc >> 8) & 0xFF;
 80021d0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 80021d4:	0a1b      	lsrs	r3, r3, #8
 80021d6:	b299      	uxth	r1, r3
 80021d8:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 80021dc:	1c5a      	adds	r2, r3, #1
 80021de:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 80021e2:	461a      	mov	r2, r3
 80021e4:	b2c9      	uxtb	r1, r1
 80021e6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80021ea:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80021ee:	5499      	strb	r1, [r3, r2]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, index);
 80021f0:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 80021f4:	f107 030c 	add.w	r3, r7, #12
 80021f8:	4611      	mov	r1, r2
 80021fa:	4618      	mov	r0, r3
 80021fc:	f000 ff96 	bl	800312c <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, index, 200);
 8002200:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8002204:	f107 010c 	add.w	r1, r7, #12
 8002208:	23c8      	movs	r3, #200	; 0xc8
 800220a:	4804      	ldr	r0, [pc, #16]	; (800221c <ModBus_ReadInputRegisters+0x1e0>)
 800220c:	f004 fc07 	bl	8006a1e <HAL_UART_Transmit>
}
 8002210:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	200001a8 	.word	0x200001a8
 800221c:	2000008c 	.word	0x2000008c

08002220 <ModBus_WriteSingleRegister>:

/* Запись одного регистра (функция 0x06) ----------------------------------*/
static void ModBus_WriteSingleRegister(uint16_t reg_addr, uint16_t value)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b08a      	sub	sp, #40	; 0x28
 8002224:	af00      	add	r7, sp, #0
 8002226:	4603      	mov	r3, r0
 8002228:	460a      	mov	r2, r1
 800222a:	80fb      	strh	r3, [r7, #6]
 800222c:	4613      	mov	r3, r2
 800222e:	80bb      	strh	r3, [r7, #4]
    if (reg_addr >= HOLD_HOLDING_REG_COUNT) {
 8002230:	88fb      	ldrh	r3, [r7, #6]
 8002232:	2b1f      	cmp	r3, #31
 8002234:	d904      	bls.n	8002240 <ModBus_WriteSingleRegister+0x20>
        ModBus_SendException(0x06, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8002236:	2102      	movs	r1, #2
 8002238:	2006      	movs	r0, #6
 800223a:	f7ff fdbf 	bl	8001dbc <ModBus_SendException>
 800223e:	e093      	b.n	8002368 <ModBus_WriteSingleRegister+0x148>
        return;
    }

    // Записываем значение в регистр
    modbus.holding_regs[reg_addr] = value;
 8002240:	88fb      	ldrh	r3, [r7, #6]
 8002242:	494b      	ldr	r1, [pc, #300]	; (8002370 <ModBus_WriteSingleRegister+0x150>)
 8002244:	88ba      	ldrh	r2, [r7, #4]
 8002246:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

    // Если изменился адрес устройства, обновляем его
    if (reg_addr == HOLD_DEVICE_ADDR) {
 800224a:	88fb      	ldrh	r3, [r7, #6]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d122      	bne.n	8002296 <ModBus_WriteSingleRegister+0x76>
        uint8_t new_addr = (uint8_t)(value & 0xFF);
 8002250:	88bb      	ldrh	r3, [r7, #4]
 8002252:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (new_addr >= 1 && new_addr <= 247) {
 8002256:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800225a:	2b00      	cmp	r3, #0
 800225c:	d01b      	beq.n	8002296 <ModBus_WriteSingleRegister+0x76>
 800225e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002262:	2bf7      	cmp	r3, #247	; 0xf7
 8002264:	d817      	bhi.n	8002296 <ModBus_WriteSingleRegister+0x76>
            modbus.device_address = new_addr;
 8002266:	4a42      	ldr	r2, [pc, #264]	; (8002370 <ModBus_WriteSingleRegister+0x150>)
 8002268:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800226c:	f882 3064 	strb.w	r3, [r2, #100]	; 0x64
            char num_str[10];
            USART2_Print("[MODBUS] Device address changed to ");
 8002270:	4840      	ldr	r0, [pc, #256]	; (8002374 <ModBus_WriteSingleRegister+0x154>)
 8002272:	f000 fe11 	bl	8002e98 <USART2_Print>
            modbus_uint32_to_str(new_addr, num_str);
 8002276:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800227a:	f107 020c 	add.w	r2, r7, #12
 800227e:	4611      	mov	r1, r2
 8002280:	4618      	mov	r0, r3
 8002282:	f7ff fd0f 	bl	8001ca4 <modbus_uint32_to_str>
            USART2_Print(num_str);
 8002286:	f107 030c 	add.w	r3, r7, #12
 800228a:	4618      	mov	r0, r3
 800228c:	f000 fe04 	bl	8002e98 <USART2_Print>
            USART2_Print("\r\n");
 8002290:	4839      	ldr	r0, [pc, #228]	; (8002378 <ModBus_WriteSingleRegister+0x158>)
 8002292:	f000 fe01 	bl	8002e98 <USART2_Print>
        }
    }
    
    // Отправляем ответ (эхо запроса)
    uint8_t response[8];
    uint16_t index = 0;
 8002296:	2300      	movs	r3, #0
 8002298:	84bb      	strh	r3, [r7, #36]	; 0x24

    response[index++] = modbus.device_address;
 800229a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800229c:	1c5a      	adds	r2, r3, #1
 800229e:	84ba      	strh	r2, [r7, #36]	; 0x24
 80022a0:	4619      	mov	r1, r3
 80022a2:	4b33      	ldr	r3, [pc, #204]	; (8002370 <ModBus_WriteSingleRegister+0x150>)
 80022a4:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
 80022a8:	f101 0328 	add.w	r3, r1, #40	; 0x28
 80022ac:	443b      	add	r3, r7
 80022ae:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = MODBUS_WRITE_SINGLE_REGISTER;
 80022b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80022b4:	1c5a      	adds	r2, r3, #1
 80022b6:	84ba      	strh	r2, [r7, #36]	; 0x24
 80022b8:	3328      	adds	r3, #40	; 0x28
 80022ba:	443b      	add	r3, r7
 80022bc:	2206      	movs	r2, #6
 80022be:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = (reg_addr >> 8) & 0xFF;
 80022c2:	88fb      	ldrh	r3, [r7, #6]
 80022c4:	0a1b      	lsrs	r3, r3, #8
 80022c6:	b29a      	uxth	r2, r3
 80022c8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80022ca:	1c59      	adds	r1, r3, #1
 80022cc:	84b9      	strh	r1, [r7, #36]	; 0x24
 80022ce:	b2d2      	uxtb	r2, r2
 80022d0:	3328      	adds	r3, #40	; 0x28
 80022d2:	443b      	add	r3, r7
 80022d4:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = reg_addr & 0xFF;
 80022d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80022da:	1c5a      	adds	r2, r3, #1
 80022dc:	84ba      	strh	r2, [r7, #36]	; 0x24
 80022de:	88fa      	ldrh	r2, [r7, #6]
 80022e0:	b2d2      	uxtb	r2, r2
 80022e2:	3328      	adds	r3, #40	; 0x28
 80022e4:	443b      	add	r3, r7
 80022e6:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = (value >> 8) & 0xFF;
 80022ea:	88bb      	ldrh	r3, [r7, #4]
 80022ec:	0a1b      	lsrs	r3, r3, #8
 80022ee:	b29a      	uxth	r2, r3
 80022f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80022f2:	1c59      	adds	r1, r3, #1
 80022f4:	84b9      	strh	r1, [r7, #36]	; 0x24
 80022f6:	b2d2      	uxtb	r2, r2
 80022f8:	3328      	adds	r3, #40	; 0x28
 80022fa:	443b      	add	r3, r7
 80022fc:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = value & 0xFF;
 8002300:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002302:	1c5a      	adds	r2, r3, #1
 8002304:	84ba      	strh	r2, [r7, #36]	; 0x24
 8002306:	88ba      	ldrh	r2, [r7, #4]
 8002308:	b2d2      	uxtb	r2, r2
 800230a:	3328      	adds	r3, #40	; 0x28
 800230c:	443b      	add	r3, r7
 800230e:	f803 2c10 	strb.w	r2, [r3, #-16]

    uint16_t crc = ModBus_CRC16(response, index);
 8002312:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002314:	f107 0318 	add.w	r3, r7, #24
 8002318:	4611      	mov	r1, r2
 800231a:	4618      	mov	r0, r3
 800231c:	f7ff fd16 	bl	8001d4c <ModBus_CRC16>
 8002320:	4603      	mov	r3, r0
 8002322:	847b      	strh	r3, [r7, #34]	; 0x22
    response[index++] = crc & 0xFF;
 8002324:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002326:	1c5a      	adds	r2, r3, #1
 8002328:	84ba      	strh	r2, [r7, #36]	; 0x24
 800232a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800232c:	b2d2      	uxtb	r2, r2
 800232e:	3328      	adds	r3, #40	; 0x28
 8002330:	443b      	add	r3, r7
 8002332:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = (crc >> 8) & 0xFF;
 8002336:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002338:	0a1b      	lsrs	r3, r3, #8
 800233a:	b29a      	uxth	r2, r3
 800233c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800233e:	1c59      	adds	r1, r3, #1
 8002340:	84b9      	strh	r1, [r7, #36]	; 0x24
 8002342:	b2d2      	uxtb	r2, r2
 8002344:	3328      	adds	r3, #40	; 0x28
 8002346:	443b      	add	r3, r7
 8002348:	f803 2c10 	strb.w	r2, [r3, #-16]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, index);
 800234c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800234e:	f107 0318 	add.w	r3, r7, #24
 8002352:	4611      	mov	r1, r2
 8002354:	4618      	mov	r0, r3
 8002356:	f000 fee9 	bl	800312c <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, index, 200);
 800235a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800235c:	f107 0118 	add.w	r1, r7, #24
 8002360:	23c8      	movs	r3, #200	; 0xc8
 8002362:	4806      	ldr	r0, [pc, #24]	; (800237c <ModBus_WriteSingleRegister+0x15c>)
 8002364:	f004 fb5b 	bl	8006a1e <HAL_UART_Transmit>
}
 8002368:	3728      	adds	r7, #40	; 0x28
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	200001a8 	.word	0x200001a8
 8002374:	08008680 	.word	0x08008680
 8002378:	080086a4 	.word	0x080086a4
 800237c:	2000008c 	.word	0x2000008c

08002380 <ModBus_WriteMultipleRegisters>:

/* Запись нескольких регистров (функция 0x10) -----------------------------*/
static void ModBus_WriteMultipleRegisters(uint16_t start_addr, uint16_t reg_count, uint8_t *data)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b08a      	sub	sp, #40	; 0x28
 8002384:	af00      	add	r7, sp, #0
 8002386:	4603      	mov	r3, r0
 8002388:	603a      	str	r2, [r7, #0]
 800238a:	80fb      	strh	r3, [r7, #6]
 800238c:	460b      	mov	r3, r1
 800238e:	80bb      	strh	r3, [r7, #4]
    if (start_addr >= HOLD_HOLDING_REG_COUNT) {
 8002390:	88fb      	ldrh	r3, [r7, #6]
 8002392:	2b1f      	cmp	r3, #31
 8002394:	d904      	bls.n	80023a0 <ModBus_WriteMultipleRegisters+0x20>
        ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8002396:	2102      	movs	r1, #2
 8002398:	2010      	movs	r0, #16
 800239a:	f7ff fd0f 	bl	8001dbc <ModBus_SendException>
        return;
 800239e:	e0c3      	b.n	8002528 <ModBus_WriteMultipleRegisters+0x1a8>
    }

    if (reg_count == 0 || reg_count > 123) {
 80023a0:	88bb      	ldrh	r3, [r7, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d002      	beq.n	80023ac <ModBus_WriteMultipleRegisters+0x2c>
 80023a6:	88bb      	ldrh	r3, [r7, #4]
 80023a8:	2b7b      	cmp	r3, #123	; 0x7b
 80023aa:	d904      	bls.n	80023b6 <ModBus_WriteMultipleRegisters+0x36>
        ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80023ac:	2103      	movs	r1, #3
 80023ae:	2010      	movs	r0, #16
 80023b0:	f7ff fd04 	bl	8001dbc <ModBus_SendException>
        return;
 80023b4:	e0b8      	b.n	8002528 <ModBus_WriteMultipleRegisters+0x1a8>
    }

    if (start_addr + reg_count > HOLD_HOLDING_REG_COUNT) {
 80023b6:	88fa      	ldrh	r2, [r7, #6]
 80023b8:	88bb      	ldrh	r3, [r7, #4]
 80023ba:	4413      	add	r3, r2
 80023bc:	2b20      	cmp	r3, #32
 80023be:	dd04      	ble.n	80023ca <ModBus_WriteMultipleRegisters+0x4a>
        ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 80023c0:	2102      	movs	r1, #2
 80023c2:	2010      	movs	r0, #16
 80023c4:	f7ff fcfa 	bl	8001dbc <ModBus_SendException>
        return;
 80023c8:	e0ae      	b.n	8002528 <ModBus_WriteMultipleRegisters+0x1a8>
    }

    // Записываем данные в регистры
    for(uint16_t i = 0; i < reg_count; i++) {
 80023ca:	2300      	movs	r3, #0
 80023cc:	84fb      	strh	r3, [r7, #38]	; 0x26
 80023ce:	e03e      	b.n	800244e <ModBus_WriteMultipleRegisters+0xce>
        uint16_t value = (data[i*2] << 8) | data[i*2 + 1];
 80023d0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	461a      	mov	r2, r3
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	4413      	add	r3, r2
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	021b      	lsls	r3, r3, #8
 80023de:	b21a      	sxth	r2, r3
 80023e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	3301      	adds	r3, #1
 80023e6:	6839      	ldr	r1, [r7, #0]
 80023e8:	440b      	add	r3, r1
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	b21b      	sxth	r3, r3
 80023ee:	4313      	orrs	r3, r2
 80023f0:	b21b      	sxth	r3, r3
 80023f2:	843b      	strh	r3, [r7, #32]
        modbus.holding_regs[start_addr + i] = value;
 80023f4:	88fa      	ldrh	r2, [r7, #6]
 80023f6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80023f8:	4413      	add	r3, r2
 80023fa:	494d      	ldr	r1, [pc, #308]	; (8002530 <ModBus_WriteMultipleRegisters+0x1b0>)
 80023fc:	8c3a      	ldrh	r2, [r7, #32]
 80023fe:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

        // Если изменился адрес устройства (регистр 0), обновляем его
        if ((start_addr + i) == HOLD_DEVICE_ADDR) {
 8002402:	88fa      	ldrh	r2, [r7, #6]
 8002404:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002406:	4413      	add	r3, r2
 8002408:	2b00      	cmp	r3, #0
 800240a:	d11d      	bne.n	8002448 <ModBus_WriteMultipleRegisters+0xc8>
            uint8_t new_addr = (uint8_t)(value & 0xFF);
 800240c:	8c3b      	ldrh	r3, [r7, #32]
 800240e:	77fb      	strb	r3, [r7, #31]
            if (new_addr >= 1 && new_addr <= 247) {
 8002410:	7ffb      	ldrb	r3, [r7, #31]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d018      	beq.n	8002448 <ModBus_WriteMultipleRegisters+0xc8>
 8002416:	7ffb      	ldrb	r3, [r7, #31]
 8002418:	2bf7      	cmp	r3, #247	; 0xf7
 800241a:	d815      	bhi.n	8002448 <ModBus_WriteMultipleRegisters+0xc8>
                modbus.device_address = new_addr;
 800241c:	4a44      	ldr	r2, [pc, #272]	; (8002530 <ModBus_WriteMultipleRegisters+0x1b0>)
 800241e:	7ffb      	ldrb	r3, [r7, #31]
 8002420:	f882 3064 	strb.w	r3, [r2, #100]	; 0x64
                char num_str[10];
                USART2_Print("[MODBUS] Device address changed to ");
 8002424:	4843      	ldr	r0, [pc, #268]	; (8002534 <ModBus_WriteMultipleRegisters+0x1b4>)
 8002426:	f000 fd37 	bl	8002e98 <USART2_Print>
                modbus_uint32_to_str(new_addr, num_str);
 800242a:	7ffb      	ldrb	r3, [r7, #31]
 800242c:	f107 0208 	add.w	r2, r7, #8
 8002430:	4611      	mov	r1, r2
 8002432:	4618      	mov	r0, r3
 8002434:	f7ff fc36 	bl	8001ca4 <modbus_uint32_to_str>
                USART2_Print(num_str);
 8002438:	f107 0308 	add.w	r3, r7, #8
 800243c:	4618      	mov	r0, r3
 800243e:	f000 fd2b 	bl	8002e98 <USART2_Print>
                USART2_Print("\r\n");
 8002442:	483d      	ldr	r0, [pc, #244]	; (8002538 <ModBus_WriteMultipleRegisters+0x1b8>)
 8002444:	f000 fd28 	bl	8002e98 <USART2_Print>
    for(uint16_t i = 0; i < reg_count; i++) {
 8002448:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800244a:	3301      	adds	r3, #1
 800244c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800244e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002450:	88bb      	ldrh	r3, [r7, #4]
 8002452:	429a      	cmp	r2, r3
 8002454:	d3bc      	bcc.n	80023d0 <ModBus_WriteMultipleRegisters+0x50>
        }
    }

    // Отправляем ответ
    uint8_t response[8];
    uint16_t index = 0;
 8002456:	2300      	movs	r3, #0
 8002458:	84bb      	strh	r3, [r7, #36]	; 0x24

    response[index++] = modbus.device_address;
 800245a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800245c:	1c5a      	adds	r2, r3, #1
 800245e:	84ba      	strh	r2, [r7, #36]	; 0x24
 8002460:	4619      	mov	r1, r3
 8002462:	4b33      	ldr	r3, [pc, #204]	; (8002530 <ModBus_WriteMultipleRegisters+0x1b0>)
 8002464:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
 8002468:	f101 0328 	add.w	r3, r1, #40	; 0x28
 800246c:	443b      	add	r3, r7
 800246e:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = MODBUS_WRITE_MULTIPLE_REGISTERS;
 8002472:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002474:	1c5a      	adds	r2, r3, #1
 8002476:	84ba      	strh	r2, [r7, #36]	; 0x24
 8002478:	3328      	adds	r3, #40	; 0x28
 800247a:	443b      	add	r3, r7
 800247c:	2210      	movs	r2, #16
 800247e:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = (start_addr >> 8) & 0xFF;
 8002482:	88fb      	ldrh	r3, [r7, #6]
 8002484:	0a1b      	lsrs	r3, r3, #8
 8002486:	b29a      	uxth	r2, r3
 8002488:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800248a:	1c59      	adds	r1, r3, #1
 800248c:	84b9      	strh	r1, [r7, #36]	; 0x24
 800248e:	b2d2      	uxtb	r2, r2
 8002490:	3328      	adds	r3, #40	; 0x28
 8002492:	443b      	add	r3, r7
 8002494:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = start_addr & 0xFF;
 8002498:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800249a:	1c5a      	adds	r2, r3, #1
 800249c:	84ba      	strh	r2, [r7, #36]	; 0x24
 800249e:	88fa      	ldrh	r2, [r7, #6]
 80024a0:	b2d2      	uxtb	r2, r2
 80024a2:	3328      	adds	r3, #40	; 0x28
 80024a4:	443b      	add	r3, r7
 80024a6:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = (reg_count >> 8) & 0xFF;
 80024aa:	88bb      	ldrh	r3, [r7, #4]
 80024ac:	0a1b      	lsrs	r3, r3, #8
 80024ae:	b29a      	uxth	r2, r3
 80024b0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80024b2:	1c59      	adds	r1, r3, #1
 80024b4:	84b9      	strh	r1, [r7, #36]	; 0x24
 80024b6:	b2d2      	uxtb	r2, r2
 80024b8:	3328      	adds	r3, #40	; 0x28
 80024ba:	443b      	add	r3, r7
 80024bc:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = reg_count & 0xFF;
 80024c0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80024c2:	1c5a      	adds	r2, r3, #1
 80024c4:	84ba      	strh	r2, [r7, #36]	; 0x24
 80024c6:	88ba      	ldrh	r2, [r7, #4]
 80024c8:	b2d2      	uxtb	r2, r2
 80024ca:	3328      	adds	r3, #40	; 0x28
 80024cc:	443b      	add	r3, r7
 80024ce:	f803 2c14 	strb.w	r2, [r3, #-20]

    uint16_t crc = ModBus_CRC16(response, index);
 80024d2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80024d4:	f107 0314 	add.w	r3, r7, #20
 80024d8:	4611      	mov	r1, r2
 80024da:	4618      	mov	r0, r3
 80024dc:	f7ff fc36 	bl	8001d4c <ModBus_CRC16>
 80024e0:	4603      	mov	r3, r0
 80024e2:	847b      	strh	r3, [r7, #34]	; 0x22
    response[index++] = crc & 0xFF;
 80024e4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80024e6:	1c5a      	adds	r2, r3, #1
 80024e8:	84ba      	strh	r2, [r7, #36]	; 0x24
 80024ea:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80024ec:	b2d2      	uxtb	r2, r2
 80024ee:	3328      	adds	r3, #40	; 0x28
 80024f0:	443b      	add	r3, r7
 80024f2:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = (crc >> 8) & 0xFF;
 80024f6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80024f8:	0a1b      	lsrs	r3, r3, #8
 80024fa:	b29a      	uxth	r2, r3
 80024fc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80024fe:	1c59      	adds	r1, r3, #1
 8002500:	84b9      	strh	r1, [r7, #36]	; 0x24
 8002502:	b2d2      	uxtb	r2, r2
 8002504:	3328      	adds	r3, #40	; 0x28
 8002506:	443b      	add	r3, r7
 8002508:	f803 2c14 	strb.w	r2, [r3, #-20]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, index);
 800250c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800250e:	f107 0314 	add.w	r3, r7, #20
 8002512:	4611      	mov	r1, r2
 8002514:	4618      	mov	r0, r3
 8002516:	f000 fe09 	bl	800312c <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, index, 200);
 800251a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800251c:	f107 0114 	add.w	r1, r7, #20
 8002520:	23c8      	movs	r3, #200	; 0xc8
 8002522:	4806      	ldr	r0, [pc, #24]	; (800253c <ModBus_WriteMultipleRegisters+0x1bc>)
 8002524:	f004 fa7b 	bl	8006a1e <HAL_UART_Transmit>
}
 8002528:	3728      	adds	r7, #40	; 0x28
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
 800252e:	bf00      	nop
 8002530:	200001a8 	.word	0x200001a8
 8002534:	08008680 	.word	0x08008680
 8002538:	080086a4 	.word	0x080086a4
 800253c:	2000008c 	.word	0x2000008c

08002540 <ModBus_ProcessFrame>:

/* Обработка принятого фрейма ---------------------------------------------*/
static void ModBus_ProcessFrame(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
    if (modbus.rx_index < 4) {
 8002546:	4ba4      	ldr	r3, [pc, #656]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 8002548:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 800254c:	2b03      	cmp	r3, #3
 800254e:	d807      	bhi.n	8002560 <ModBus_ProcessFrame+0x20>
        USART2_Print("[MODBUS] Frame too short, ignoring\r\n");
 8002550:	48a2      	ldr	r0, [pc, #648]	; (80027dc <ModBus_ProcessFrame+0x29c>)
 8002552:	f000 fca1 	bl	8002e98 <USART2_Print>
        modbus.rx_index = 0;
 8002556:	4ba0      	ldr	r3, [pc, #640]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 8002558:	2200      	movs	r2, #0
 800255a:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
        return;
 800255e:	e138      	b.n	80027d2 <ModBus_ProcessFrame+0x292>
    }

    // Проверяем CRC
    uint16_t received_crc = (modbus.rx_buffer[modbus.rx_index - 1] << 8) |
 8002560:	4b9d      	ldr	r3, [pc, #628]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 8002562:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002566:	3b01      	subs	r3, #1
 8002568:	4a9b      	ldr	r2, [pc, #620]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 800256a:	4413      	add	r3, r2
 800256c:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 8002570:	021b      	lsls	r3, r3, #8
 8002572:	b21a      	sxth	r2, r3
                           modbus.rx_buffer[modbus.rx_index - 2];
 8002574:	4b98      	ldr	r3, [pc, #608]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 8002576:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 800257a:	3b02      	subs	r3, #2
 800257c:	4996      	ldr	r1, [pc, #600]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 800257e:	440b      	add	r3, r1
 8002580:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 8002584:	b21b      	sxth	r3, r3
    uint16_t received_crc = (modbus.rx_buffer[modbus.rx_index - 1] << 8) |
 8002586:	4313      	orrs	r3, r2
 8002588:	b21b      	sxth	r3, r3
 800258a:	82fb      	strh	r3, [r7, #22]
    uint16_t calculated_crc = ModBus_CRC16(modbus.rx_buffer, modbus.rx_index - 2);
 800258c:	4b92      	ldr	r3, [pc, #584]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 800258e:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002592:	3b02      	subs	r3, #2
 8002594:	b29b      	uxth	r3, r3
 8002596:	4619      	mov	r1, r3
 8002598:	4891      	ldr	r0, [pc, #580]	; (80027e0 <ModBus_ProcessFrame+0x2a0>)
 800259a:	f7ff fbd7 	bl	8001d4c <ModBus_CRC16>
 800259e:	4603      	mov	r3, r0
 80025a0:	82bb      	strh	r3, [r7, #20]

    if (received_crc != calculated_crc) {
 80025a2:	8afa      	ldrh	r2, [r7, #22]
 80025a4:	8abb      	ldrh	r3, [r7, #20]
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d010      	beq.n	80025cc <ModBus_ProcessFrame+0x8c>
        ModBus_DebugFrame(modbus.rx_buffer, modbus.rx_index, "RX CRC ERROR");
 80025aa:	4b8b      	ldr	r3, [pc, #556]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 80025ac:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80025b0:	4a8c      	ldr	r2, [pc, #560]	; (80027e4 <ModBus_ProcessFrame+0x2a4>)
 80025b2:	4619      	mov	r1, r3
 80025b4:	488a      	ldr	r0, [pc, #552]	; (80027e0 <ModBus_ProcessFrame+0x2a0>)
 80025b6:	f000 fe4b 	bl	8003250 <ModBus_DebugFrame>
        modbus.rx_index = 0;
 80025ba:	4b87      	ldr	r3, [pc, #540]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 80025bc:	2200      	movs	r2, #0
 80025be:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
        modbus.rx_error = 1;
 80025c2:	4b85      	ldr	r3, [pc, #532]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 80025c4:	2201      	movs	r2, #1
 80025c6:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
        return;
 80025ca:	e102      	b.n	80027d2 <ModBus_ProcessFrame+0x292>
    }

    // Проверяем адрес устройства
    uint8_t device_addr = modbus.rx_buffer[0];
 80025cc:	4b82      	ldr	r3, [pc, #520]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 80025ce:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 80025d2:	74fb      	strb	r3, [r7, #19]
    if (device_addr != modbus.device_address && device_addr != 0) {
 80025d4:	4b80      	ldr	r3, [pc, #512]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 80025d6:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 80025da:	7cfa      	ldrb	r2, [r7, #19]
 80025dc:	429a      	cmp	r2, r3
 80025de:	d007      	beq.n	80025f0 <ModBus_ProcessFrame+0xb0>
 80025e0:	7cfb      	ldrb	r3, [r7, #19]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d004      	beq.n	80025f0 <ModBus_ProcessFrame+0xb0>
        modbus.rx_index = 0;
 80025e6:	4b7c      	ldr	r3, [pc, #496]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
        return;
 80025ee:	e0f0      	b.n	80027d2 <ModBus_ProcessFrame+0x292>
    }

    // Выводим принятую команду в формате как в QModMaster
    USART2_PrintModBusCommand(modbus.rx_buffer, modbus.rx_index);
 80025f0:	4b79      	ldr	r3, [pc, #484]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 80025f2:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80025f6:	4619      	mov	r1, r3
 80025f8:	4879      	ldr	r0, [pc, #484]	; (80027e0 <ModBus_ProcessFrame+0x2a0>)
 80025fa:	f000 fd05 	bl	8003008 <USART2_PrintModBusCommand>

    // Обработка в зависимости от функции
    switch(modbus.rx_buffer[1]) {
 80025fe:	4b76      	ldr	r3, [pc, #472]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 8002600:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 8002604:	3b03      	subs	r3, #3
 8002606:	2b0d      	cmp	r3, #13
 8002608:	f200 80c8 	bhi.w	800279c <ModBus_ProcessFrame+0x25c>
 800260c:	a201      	add	r2, pc, #4	; (adr r2, 8002614 <ModBus_ProcessFrame+0xd4>)
 800260e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002612:	bf00      	nop
 8002614:	0800264d 	.word	0x0800264d
 8002618:	08002697 	.word	0x08002697
 800261c:	0800279d 	.word	0x0800279d
 8002620:	080026e1 	.word	0x080026e1
 8002624:	0800279d 	.word	0x0800279d
 8002628:	0800279d 	.word	0x0800279d
 800262c:	0800279d 	.word	0x0800279d
 8002630:	0800279d 	.word	0x0800279d
 8002634:	0800279d 	.word	0x0800279d
 8002638:	0800279d 	.word	0x0800279d
 800263c:	0800279d 	.word	0x0800279d
 8002640:	0800279d 	.word	0x0800279d
 8002644:	0800279d 	.word	0x0800279d
 8002648:	08002729 	.word	0x08002729
        case MODBUS_READ_HOLDING_REGISTERS:
            if (modbus.rx_index >= 8) {
 800264c:	4b62      	ldr	r3, [pc, #392]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 800264e:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002652:	2b07      	cmp	r3, #7
 8002654:	f240 80aa 	bls.w	80027ac <ModBus_ProcessFrame+0x26c>
                uint16_t start_addr = (modbus.rx_buffer[2] << 8) | modbus.rx_buffer[3];
 8002658:	4b5f      	ldr	r3, [pc, #380]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 800265a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800265e:	021b      	lsls	r3, r3, #8
 8002660:	b21a      	sxth	r2, r3
 8002662:	4b5d      	ldr	r3, [pc, #372]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 8002664:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002668:	b21b      	sxth	r3, r3
 800266a:	4313      	orrs	r3, r2
 800266c:	b21b      	sxth	r3, r3
 800266e:	807b      	strh	r3, [r7, #2]
                uint16_t reg_count = (modbus.rx_buffer[4] << 8) | modbus.rx_buffer[5];
 8002670:	4b59      	ldr	r3, [pc, #356]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 8002672:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002676:	021b      	lsls	r3, r3, #8
 8002678:	b21a      	sxth	r2, r3
 800267a:	4b57      	ldr	r3, [pc, #348]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 800267c:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 8002680:	b21b      	sxth	r3, r3
 8002682:	4313      	orrs	r3, r2
 8002684:	b21b      	sxth	r3, r3
 8002686:	803b      	strh	r3, [r7, #0]
                ModBus_ReadHoldingRegisters(start_addr, reg_count);
 8002688:	883a      	ldrh	r2, [r7, #0]
 800268a:	887b      	ldrh	r3, [r7, #2]
 800268c:	4611      	mov	r1, r2
 800268e:	4618      	mov	r0, r3
 8002690:	f7ff fbe2 	bl	8001e58 <ModBus_ReadHoldingRegisters>
            }
            break;
 8002694:	e08a      	b.n	80027ac <ModBus_ProcessFrame+0x26c>

        case MODBUS_READ_INPUT_REGISTERS:
            if (modbus.rx_index >= 8) {
 8002696:	4b50      	ldr	r3, [pc, #320]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 8002698:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 800269c:	2b07      	cmp	r3, #7
 800269e:	f240 8087 	bls.w	80027b0 <ModBus_ProcessFrame+0x270>
                uint16_t start_addr = (modbus.rx_buffer[2] << 8) | modbus.rx_buffer[3];
 80026a2:	4b4d      	ldr	r3, [pc, #308]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 80026a4:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80026a8:	021b      	lsls	r3, r3, #8
 80026aa:	b21a      	sxth	r2, r3
 80026ac:	4b4a      	ldr	r3, [pc, #296]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 80026ae:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80026b2:	b21b      	sxth	r3, r3
 80026b4:	4313      	orrs	r3, r2
 80026b6:	b21b      	sxth	r3, r3
 80026b8:	80fb      	strh	r3, [r7, #6]
                uint16_t reg_count = (modbus.rx_buffer[4] << 8) | modbus.rx_buffer[5];
 80026ba:	4b47      	ldr	r3, [pc, #284]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 80026bc:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80026c0:	021b      	lsls	r3, r3, #8
 80026c2:	b21a      	sxth	r2, r3
 80026c4:	4b44      	ldr	r3, [pc, #272]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 80026c6:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 80026ca:	b21b      	sxth	r3, r3
 80026cc:	4313      	orrs	r3, r2
 80026ce:	b21b      	sxth	r3, r3
 80026d0:	80bb      	strh	r3, [r7, #4]
                ModBus_ReadInputRegisters(start_addr, reg_count);
 80026d2:	88ba      	ldrh	r2, [r7, #4]
 80026d4:	88fb      	ldrh	r3, [r7, #6]
 80026d6:	4611      	mov	r1, r2
 80026d8:	4618      	mov	r0, r3
 80026da:	f7ff fcaf 	bl	800203c <ModBus_ReadInputRegisters>
            }
            break;
 80026de:	e067      	b.n	80027b0 <ModBus_ProcessFrame+0x270>

        case MODBUS_WRITE_SINGLE_REGISTER:
            if (modbus.rx_index >= 8) {
 80026e0:	4b3d      	ldr	r3, [pc, #244]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 80026e2:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80026e6:	2b07      	cmp	r3, #7
 80026e8:	d964      	bls.n	80027b4 <ModBus_ProcessFrame+0x274>
                uint16_t reg_addr = (modbus.rx_buffer[2] << 8) | modbus.rx_buffer[3];
 80026ea:	4b3b      	ldr	r3, [pc, #236]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 80026ec:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80026f0:	021b      	lsls	r3, r3, #8
 80026f2:	b21a      	sxth	r2, r3
 80026f4:	4b38      	ldr	r3, [pc, #224]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 80026f6:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80026fa:	b21b      	sxth	r3, r3
 80026fc:	4313      	orrs	r3, r2
 80026fe:	b21b      	sxth	r3, r3
 8002700:	817b      	strh	r3, [r7, #10]
                uint16_t reg_value = (modbus.rx_buffer[4] << 8) | modbus.rx_buffer[5];
 8002702:	4b35      	ldr	r3, [pc, #212]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 8002704:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002708:	021b      	lsls	r3, r3, #8
 800270a:	b21a      	sxth	r2, r3
 800270c:	4b32      	ldr	r3, [pc, #200]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 800270e:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 8002712:	b21b      	sxth	r3, r3
 8002714:	4313      	orrs	r3, r2
 8002716:	b21b      	sxth	r3, r3
 8002718:	813b      	strh	r3, [r7, #8]
                ModBus_WriteSingleRegister(reg_addr, reg_value);
 800271a:	893a      	ldrh	r2, [r7, #8]
 800271c:	897b      	ldrh	r3, [r7, #10]
 800271e:	4611      	mov	r1, r2
 8002720:	4618      	mov	r0, r3
 8002722:	f7ff fd7d 	bl	8002220 <ModBus_WriteSingleRegister>
            }
            break;
 8002726:	e045      	b.n	80027b4 <ModBus_ProcessFrame+0x274>

        case MODBUS_WRITE_MULTIPLE_REGISTERS:
            if (modbus.rx_index >= 9) {
 8002728:	4b2b      	ldr	r3, [pc, #172]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 800272a:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 800272e:	2b08      	cmp	r3, #8
 8002730:	d942      	bls.n	80027b8 <ModBus_ProcessFrame+0x278>
                uint16_t start_addr = (modbus.rx_buffer[2] << 8) | modbus.rx_buffer[3];
 8002732:	4b29      	ldr	r3, [pc, #164]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 8002734:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002738:	021b      	lsls	r3, r3, #8
 800273a:	b21a      	sxth	r2, r3
 800273c:	4b26      	ldr	r3, [pc, #152]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 800273e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002742:	b21b      	sxth	r3, r3
 8002744:	4313      	orrs	r3, r2
 8002746:	b21b      	sxth	r3, r3
 8002748:	823b      	strh	r3, [r7, #16]
                uint16_t reg_count = (modbus.rx_buffer[4] << 8) | modbus.rx_buffer[5];
 800274a:	4b23      	ldr	r3, [pc, #140]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 800274c:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002750:	021b      	lsls	r3, r3, #8
 8002752:	b21a      	sxth	r2, r3
 8002754:	4b20      	ldr	r3, [pc, #128]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 8002756:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 800275a:	b21b      	sxth	r3, r3
 800275c:	4313      	orrs	r3, r2
 800275e:	b21b      	sxth	r3, r3
 8002760:	81fb      	strh	r3, [r7, #14]
                uint8_t byte_count = modbus.rx_buffer[6];
 8002762:	4b1d      	ldr	r3, [pc, #116]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 8002764:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002768:	737b      	strb	r3, [r7, #13]

                // Проверяем соответствие количества байт
                if (byte_count == reg_count * 2 &&
 800276a:	7b7a      	ldrb	r2, [r7, #13]
 800276c:	89fb      	ldrh	r3, [r7, #14]
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	429a      	cmp	r2, r3
 8002772:	d10e      	bne.n	8002792 <ModBus_ProcessFrame+0x252>
                    modbus.rx_index == 7 + byte_count + 2) { // +2 для CRC
 8002774:	4b18      	ldr	r3, [pc, #96]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 8002776:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 800277a:	461a      	mov	r2, r3
 800277c:	7b7b      	ldrb	r3, [r7, #13]
 800277e:	3309      	adds	r3, #9
                if (byte_count == reg_count * 2 &&
 8002780:	429a      	cmp	r2, r3
 8002782:	d106      	bne.n	8002792 <ModBus_ProcessFrame+0x252>
                    ModBus_WriteMultipleRegisters(start_addr, reg_count,
 8002784:	89f9      	ldrh	r1, [r7, #14]
 8002786:	8a3b      	ldrh	r3, [r7, #16]
 8002788:	4a17      	ldr	r2, [pc, #92]	; (80027e8 <ModBus_ProcessFrame+0x2a8>)
 800278a:	4618      	mov	r0, r3
 800278c:	f7ff fdf8 	bl	8002380 <ModBus_WriteMultipleRegisters>
                                                 &modbus.rx_buffer[7]);
                } else {
                    ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
                }
            }
            break;
 8002790:	e012      	b.n	80027b8 <ModBus_ProcessFrame+0x278>
                    ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8002792:	2103      	movs	r1, #3
 8002794:	2010      	movs	r0, #16
 8002796:	f7ff fb11 	bl	8001dbc <ModBus_SendException>
            break;
 800279a:	e00d      	b.n	80027b8 <ModBus_ProcessFrame+0x278>

        default:
            ModBus_SendException(modbus.rx_buffer[1], MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 800279c:	4b0e      	ldr	r3, [pc, #56]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 800279e:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 80027a2:	2101      	movs	r1, #1
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7ff fb09 	bl	8001dbc <ModBus_SendException>
            break;
 80027aa:	e006      	b.n	80027ba <ModBus_ProcessFrame+0x27a>
            break;
 80027ac:	bf00      	nop
 80027ae:	e004      	b.n	80027ba <ModBus_ProcessFrame+0x27a>
            break;
 80027b0:	bf00      	nop
 80027b2:	e002      	b.n	80027ba <ModBus_ProcessFrame+0x27a>
            break;
 80027b4:	bf00      	nop
 80027b6:	e000      	b.n	80027ba <ModBus_ProcessFrame+0x27a>
            break;
 80027b8:	bf00      	nop
    }

    modbus.rx_index = 0;
 80027ba:	4b07      	ldr	r3, [pc, #28]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 80027bc:	2200      	movs	r2, #0
 80027be:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
    modbus.rx_complete = 0;
 80027c2:	4b05      	ldr	r3, [pc, #20]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
    modbus.rx_error = 0;
 80027ca:	4b03      	ldr	r3, [pc, #12]	; (80027d8 <ModBus_ProcessFrame+0x298>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
}
 80027d2:	3718      	adds	r7, #24
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	200001a8 	.word	0x200001a8
 80027dc:	080086a8 	.word	0x080086a8
 80027e0:	20000216 	.word	0x20000216
 80027e4:	080086d0 	.word	0x080086d0
 80027e8:	2000021d 	.word	0x2000021d

080027ec <ModBus_Init>:

/* Инициализация ModBus ---------------------------------------------------*/
void ModBus_Init(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b084      	sub	sp, #16
 80027f0:	af00      	add	r7, sp, #0
    // Инициализация ModBus структуры
    memset(&modbus, 0, sizeof(modbus));
 80027f2:	f44f 7220 	mov.w	r2, #640	; 0x280
 80027f6:	2100      	movs	r1, #0
 80027f8:	4847      	ldr	r0, [pc, #284]	; (8002918 <ModBus_Init+0x12c>)
 80027fa:	f004 fe1f 	bl	800743c <memset>
    modbus.device_address = MODBUS_DEFAULT_ADDRESS;
 80027fe:	4b46      	ldr	r3, [pc, #280]	; (8002918 <ModBus_Init+0x12c>)
 8002800:	2201      	movs	r2, #1
 8002802:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    modbus.rx_active = 1;
 8002806:	4b44      	ldr	r3, [pc, #272]	; (8002918 <ModBus_Init+0x12c>)
 8002808:	2201      	movs	r2, #1
 800280a:	f883 216f 	strb.w	r2, [r3, #367]	; 0x16f
    modbus.rx_complete = 0;
 800280e:	4b42      	ldr	r3, [pc, #264]	; (8002918 <ModBus_Init+0x12c>)
 8002810:	2200      	movs	r2, #0
 8002812:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
    modbus.rx_error = 0;
 8002816:	4b40      	ldr	r3, [pc, #256]	; (8002918 <ModBus_Init+0x12c>)
 8002818:	2200      	movs	r2, #0
 800281a:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
    modbus.rx_byte_count = 0;
 800281e:	4b3e      	ldr	r3, [pc, #248]	; (8002918 <ModBus_Init+0x12c>)
 8002820:	2200      	movs	r2, #0
 8002822:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
    modbus.last_byte_time = HAL_GetTick();
 8002826:	f001 f869 	bl	80038fc <HAL_GetTick>
 800282a:	4603      	mov	r3, r0
 800282c:	4a3a      	ldr	r2, [pc, #232]	; (8002918 <ModBus_Init+0x12c>)
 800282e:	f8c2 3178 	str.w	r3, [r2, #376]	; 0x178

    // Инициализация holding регистров нулями
    for (int i = 0; i < HOLD_HOLDING_REG_COUNT; i++) {
 8002832:	2300      	movs	r3, #0
 8002834:	60fb      	str	r3, [r7, #12]
 8002836:	e007      	b.n	8002848 <ModBus_Init+0x5c>
        modbus.holding_regs[i] = 0;
 8002838:	4a37      	ldr	r2, [pc, #220]	; (8002918 <ModBus_Init+0x12c>)
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2100      	movs	r1, #0
 800283e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < HOLD_HOLDING_REG_COUNT; i++) {
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	3301      	adds	r3, #1
 8002846:	60fb      	str	r3, [r7, #12]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2b1f      	cmp	r3, #31
 800284c:	ddf4      	ble.n	8002838 <ModBus_Init+0x4c>
    }

    // Установка начальных значений регистров
    modbus.holding_regs[HOLD_DEVICE_ADDR] = MODBUS_DEFAULT_ADDRESS;
 800284e:	4b32      	ldr	r3, [pc, #200]	; (8002918 <ModBus_Init+0x12c>)
 8002850:	2201      	movs	r2, #1
 8002852:	801a      	strh	r2, [r3, #0]
    modbus.holding_regs[HOLD_BAUDRATE] = MODBUS_BAUDRATE;
 8002854:	4b30      	ldr	r3, [pc, #192]	; (8002918 <ModBus_Init+0x12c>)
 8002856:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800285a:	805a      	strh	r2, [r3, #2]
    modbus.holding_regs[HOLD_PARITY] = 0;
 800285c:	4b2e      	ldr	r3, [pc, #184]	; (8002918 <ModBus_Init+0x12c>)
 800285e:	2200      	movs	r2, #0
 8002860:	809a      	strh	r2, [r3, #4]
    modbus.holding_regs[HOLD_STOP_BITS] = 1;
 8002862:	4b2d      	ldr	r3, [pc, #180]	; (8002918 <ModBus_Init+0x12c>)
 8002864:	2201      	movs	r2, #1
 8002866:	80da      	strh	r2, [r3, #6]

    // Настройка начальных значений input регистров
    FloatToRegisters(3.3f, &modbus.input_regs[REG_VDDA_HIGH], &modbus.input_regs[REG_VDDA_LOW]);
 8002868:	4a2c      	ldr	r2, [pc, #176]	; (800291c <ModBus_Init+0x130>)
 800286a:	492d      	ldr	r1, [pc, #180]	; (8002920 <ModBus_Init+0x134>)
 800286c:	482d      	ldr	r0, [pc, #180]	; (8002924 <ModBus_Init+0x138>)
 800286e:	f7ff fadd 	bl	8001e2c <FloatToRegisters>
    FloatToRegisters(24.0f, &modbus.input_regs[REG_24V_HIGH], &modbus.input_regs[REG_24V_LOW]);
 8002872:	4a2d      	ldr	r2, [pc, #180]	; (8002928 <ModBus_Init+0x13c>)
 8002874:	492d      	ldr	r1, [pc, #180]	; (800292c <ModBus_Init+0x140>)
 8002876:	482e      	ldr	r0, [pc, #184]	; (8002930 <ModBus_Init+0x144>)
 8002878:	f7ff fad8 	bl	8001e2c <FloatToRegisters>
    FloatToRegisters(12.0f, &modbus.input_regs[REG_12V_HIGH], &modbus.input_regs[REG_12V_LOW]);
 800287c:	4a2d      	ldr	r2, [pc, #180]	; (8002934 <ModBus_Init+0x148>)
 800287e:	492e      	ldr	r1, [pc, #184]	; (8002938 <ModBus_Init+0x14c>)
 8002880:	482e      	ldr	r0, [pc, #184]	; (800293c <ModBus_Init+0x150>)
 8002882:	f7ff fad3 	bl	8001e2c <FloatToRegisters>
    FloatToRegisters(5.0f, &modbus.input_regs[REG_5V_HIGH], &modbus.input_regs[REG_5V_LOW]);
 8002886:	4a2e      	ldr	r2, [pc, #184]	; (8002940 <ModBus_Init+0x154>)
 8002888:	492e      	ldr	r1, [pc, #184]	; (8002944 <ModBus_Init+0x158>)
 800288a:	482f      	ldr	r0, [pc, #188]	; (8002948 <ModBus_Init+0x15c>)
 800288c:	f7ff face 	bl	8001e2c <FloatToRegisters>

    // Установка значений по умолчанию для измерений
    modbus.input_regs[REG_STATUS] = 0;
 8002890:	4b21      	ldr	r3, [pc, #132]	; (8002918 <ModBus_Init+0x12c>)
 8002892:	2200      	movs	r2, #0
 8002894:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    modbus.input_regs[REG_COUNTER] = 0;
 8002898:	4b1f      	ldr	r3, [pc, #124]	; (8002918 <ModBus_Init+0x12c>)
 800289a:	2200      	movs	r2, #0
 800289c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    modbus.input_regs[REG_TIMESTAMP_HIGH] = 0;
 80028a0:	4b1d      	ldr	r3, [pc, #116]	; (8002918 <ModBus_Init+0x12c>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    modbus.input_regs[REG_TIMESTAMP_LOW] = 0;
 80028a8:	4b1b      	ldr	r3, [pc, #108]	; (8002918 <ModBus_Init+0x12c>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

    // Запуск приема по прерыванию
    HAL_UART_Receive_IT(&huart1, &modbus.rx_byte, 1);
 80028b0:	2201      	movs	r2, #1
 80028b2:	4926      	ldr	r1, [pc, #152]	; (800294c <ModBus_Init+0x160>)
 80028b4:	4826      	ldr	r0, [pc, #152]	; (8002950 <ModBus_Init+0x164>)
 80028b6:	f004 f944 	bl	8006b42 <HAL_UART_Receive_IT>

    USART2_Print("[MODBUS] ModBus initialized\r\n");
 80028ba:	4826      	ldr	r0, [pc, #152]	; (8002954 <ModBus_Init+0x168>)
 80028bc:	f000 faec 	bl	8002e98 <USART2_Print>
    USART2_Print("[MODBUS] Address: ");
 80028c0:	4825      	ldr	r0, [pc, #148]	; (8002958 <ModBus_Init+0x16c>)
 80028c2:	f000 fae9 	bl	8002e98 <USART2_Print>
    char num_str[10];
    modbus_uint32_to_str(MODBUS_DEFAULT_ADDRESS, num_str);
 80028c6:	463b      	mov	r3, r7
 80028c8:	4619      	mov	r1, r3
 80028ca:	2001      	movs	r0, #1
 80028cc:	f7ff f9ea 	bl	8001ca4 <modbus_uint32_to_str>
    USART2_Print(num_str);
 80028d0:	463b      	mov	r3, r7
 80028d2:	4618      	mov	r0, r3
 80028d4:	f000 fae0 	bl	8002e98 <USART2_Print>
    USART2_Print(", Baudrate: ");
 80028d8:	4820      	ldr	r0, [pc, #128]	; (800295c <ModBus_Init+0x170>)
 80028da:	f000 fadd 	bl	8002e98 <USART2_Print>
    modbus_uint32_to_str(MODBUS_BAUDRATE, num_str);
 80028de:	463b      	mov	r3, r7
 80028e0:	4619      	mov	r1, r3
 80028e2:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 80028e6:	f7ff f9dd 	bl	8001ca4 <modbus_uint32_to_str>
    USART2_Print(num_str);
 80028ea:	463b      	mov	r3, r7
 80028ec:	4618      	mov	r0, r3
 80028ee:	f000 fad3 	bl	8002e98 <USART2_Print>
    USART2_Print(", Holding registers: ");
 80028f2:	481b      	ldr	r0, [pc, #108]	; (8002960 <ModBus_Init+0x174>)
 80028f4:	f000 fad0 	bl	8002e98 <USART2_Print>
    modbus_uint32_to_str(HOLD_HOLDING_REG_COUNT, num_str);
 80028f8:	463b      	mov	r3, r7
 80028fa:	4619      	mov	r1, r3
 80028fc:	2020      	movs	r0, #32
 80028fe:	f7ff f9d1 	bl	8001ca4 <modbus_uint32_to_str>
    USART2_Print(num_str);
 8002902:	463b      	mov	r3, r7
 8002904:	4618      	mov	r0, r3
 8002906:	f000 fac7 	bl	8002e98 <USART2_Print>
    USART2_Print("\r\n");
 800290a:	4816      	ldr	r0, [pc, #88]	; (8002964 <ModBus_Init+0x178>)
 800290c:	f000 fac4 	bl	8002e98 <USART2_Print>
}
 8002910:	bf00      	nop
 8002912:	3710      	adds	r7, #16
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	200001a8 	.word	0x200001a8
 800291c:	200001ea 	.word	0x200001ea
 8002920:	200001e8 	.word	0x200001e8
 8002924:	40533333 	.word	0x40533333
 8002928:	200001ee 	.word	0x200001ee
 800292c:	200001ec 	.word	0x200001ec
 8002930:	41c00000 	.word	0x41c00000
 8002934:	200001f2 	.word	0x200001f2
 8002938:	200001f0 	.word	0x200001f0
 800293c:	41400000 	.word	0x41400000
 8002940:	200001f6 	.word	0x200001f6
 8002944:	200001f4 	.word	0x200001f4
 8002948:	40a00000 	.word	0x40a00000
 800294c:	20000316 	.word	0x20000316
 8002950:	2000008c 	.word	0x2000008c
 8002954:	080086e0 	.word	0x080086e0
 8002958:	08008700 	.word	0x08008700
 800295c:	08008714 	.word	0x08008714
 8002960:	08008724 	.word	0x08008724
 8002964:	080086a4 	.word	0x080086a4

08002968 <ModBus_RxCallback>:

/* Callback приема данных UART --------------------------------------------*/
void ModBus_RxCallback(UART_HandleTypeDef *huart)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a08      	ldr	r2, [pc, #32]	; (8002998 <ModBus_RxCallback+0x30>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d10a      	bne.n	8002990 <ModBus_RxCallback+0x28>
        // Вызываем обработку принятого байта
        ModBus_RxByte(modbus.rx_byte);
 800297a:	4b08      	ldr	r3, [pc, #32]	; (800299c <ModBus_RxCallback+0x34>)
 800297c:	f893 316e 	ldrb.w	r3, [r3, #366]	; 0x16e
 8002980:	4618      	mov	r0, r3
 8002982:	f000 f811 	bl	80029a8 <ModBus_RxByte>

        // Запускаем прием следующего байта
        HAL_UART_Receive_IT(&huart1, &modbus.rx_byte, 1);
 8002986:	2201      	movs	r2, #1
 8002988:	4905      	ldr	r1, [pc, #20]	; (80029a0 <ModBus_RxCallback+0x38>)
 800298a:	4806      	ldr	r0, [pc, #24]	; (80029a4 <ModBus_RxCallback+0x3c>)
 800298c:	f004 f8d9 	bl	8006b42 <HAL_UART_Receive_IT>
    }
}
 8002990:	bf00      	nop
 8002992:	3708      	adds	r7, #8
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	40013800 	.word	0x40013800
 800299c:	200001a8 	.word	0x200001a8
 80029a0:	20000316 	.word	0x20000316
 80029a4:	2000008c 	.word	0x2000008c

080029a8 <ModBus_RxByte>:

/* Прием одного байта данных ---------------------------------------------*/
void ModBus_RxByte(uint8_t byte)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	4603      	mov	r3, r0
 80029b0:	71fb      	strb	r3, [r7, #7]
    uint32_t current_time = HAL_GetTick();
 80029b2:	f000 ffa3 	bl	80038fc <HAL_GetTick>
 80029b6:	60f8      	str	r0, [r7, #12]

    // Проверяем межкадровый интервал (3.5 символа при 9600 бод ~ 4 мс)
    if (current_time - modbus.last_byte_time > MODBUS_INTER_FRAME_TIMEOUT_MS) {
 80029b8:	4b22      	ldr	r3, [pc, #136]	; (8002a44 <ModBus_RxByte+0x9c>)
 80029ba:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80029be:	68fa      	ldr	r2, [r7, #12]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b0a      	cmp	r3, #10
 80029c4:	d903      	bls.n	80029ce <ModBus_RxByte+0x26>
        // Новый фрейм, сбрасываем буфер
        modbus.rx_index = 0;
 80029c6:	4b1f      	ldr	r3, [pc, #124]	; (8002a44 <ModBus_RxByte+0x9c>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
    }
    modbus.last_byte_time = current_time;
 80029ce:	4a1d      	ldr	r2, [pc, #116]	; (8002a44 <ModBus_RxByte+0x9c>)
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	f8c2 3178 	str.w	r3, [r2, #376]	; 0x178

    // Проверяем, что прием активен и есть место в буфере
    if (modbus.rx_active && modbus.rx_index < MODBUS_BUFFER_SIZE) {
 80029d6:	4b1b      	ldr	r3, [pc, #108]	; (8002a44 <ModBus_RxByte+0x9c>)
 80029d8:	f893 316f 	ldrb.w	r3, [r3, #367]	; 0x16f
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d023      	beq.n	8002a28 <ModBus_RxByte+0x80>
 80029e0:	4b18      	ldr	r3, [pc, #96]	; (8002a44 <ModBus_RxByte+0x9c>)
 80029e2:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80029e6:	2bff      	cmp	r3, #255	; 0xff
 80029e8:	d81e      	bhi.n	8002a28 <ModBus_RxByte+0x80>
        // Сохраняем принятый байт
        modbus.rx_buffer[modbus.rx_index] = byte;
 80029ea:	4b16      	ldr	r3, [pc, #88]	; (8002a44 <ModBus_RxByte+0x9c>)
 80029ec:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80029f0:	461a      	mov	r2, r3
 80029f2:	4b14      	ldr	r3, [pc, #80]	; (8002a44 <ModBus_RxByte+0x9c>)
 80029f4:	4413      	add	r3, r2
 80029f6:	79fa      	ldrb	r2, [r7, #7]
 80029f8:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
        modbus.rx_index++;
 80029fc:	4b11      	ldr	r3, [pc, #68]	; (8002a44 <ModBus_RxByte+0x9c>)
 80029fe:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002a02:	3301      	adds	r3, #1
 8002a04:	b29a      	uxth	r2, r3
 8002a06:	4b0f      	ldr	r3, [pc, #60]	; (8002a44 <ModBus_RxByte+0x9c>)
 8002a08:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c

        // Если индекс превысил размер буфера, сбрасываем
        if (modbus.rx_index >= MODBUS_BUFFER_SIZE) {
 8002a0c:	4b0d      	ldr	r3, [pc, #52]	; (8002a44 <ModBus_RxByte+0x9c>)
 8002a0e:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002a12:	2bff      	cmp	r3, #255	; 0xff
 8002a14:	d911      	bls.n	8002a3a <ModBus_RxByte+0x92>
            modbus.rx_index = 0;
 8002a16:	4b0b      	ldr	r3, [pc, #44]	; (8002a44 <ModBus_RxByte+0x9c>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
            modbus.rx_error = 1;
 8002a1e:	4b09      	ldr	r3, [pc, #36]	; (8002a44 <ModBus_RxByte+0x9c>)
 8002a20:	2201      	movs	r2, #1
 8002a22:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
        if (modbus.rx_index >= MODBUS_BUFFER_SIZE) {
 8002a26:	e008      	b.n	8002a3a <ModBus_RxByte+0x92>
        }
    } else {
        // Переполнение буфера
        modbus.rx_error = 1;
 8002a28:	4b06      	ldr	r3, [pc, #24]	; (8002a44 <ModBus_RxByte+0x9c>)
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
        modbus.rx_index = 0;
 8002a30:	4b04      	ldr	r3, [pc, #16]	; (8002a44 <ModBus_RxByte+0x9c>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
    }
}
 8002a38:	bf00      	nop
 8002a3a:	bf00      	nop
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	200001a8 	.word	0x200001a8

08002a48 <ModBus_Process>:

/* Обработка ModBus (вызывать в цикле) -----------------------------------*/
void ModBus_Process(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
    static uint32_t last_process_time = 0;
    uint32_t current_time = HAL_GetTick();
 8002a4e:	f000 ff55 	bl	80038fc <HAL_GetTick>
 8002a52:	6078      	str	r0, [r7, #4]

    // Обработка не чаще чем раз в 10 мс
    if (current_time - last_process_time < 10) {
 8002a54:	4b0d      	ldr	r3, [pc, #52]	; (8002a8c <ModBus_Process+0x44>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	687a      	ldr	r2, [r7, #4]
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	2b09      	cmp	r3, #9
 8002a5e:	d911      	bls.n	8002a84 <ModBus_Process+0x3c>
        return;
    }
    last_process_time = current_time;
 8002a60:	4a0a      	ldr	r2, [pc, #40]	; (8002a8c <ModBus_Process+0x44>)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6013      	str	r3, [r2, #0]

    // Если принят хотя бы 1 байт и прошло время таймаута, обрабатываем фрейм
    if (modbus.rx_index > 0 && (current_time - modbus.last_byte_time > MODBUS_RESPONSE_TIMEOUT_MS)) {
 8002a66:	4b0a      	ldr	r3, [pc, #40]	; (8002a90 <ModBus_Process+0x48>)
 8002a68:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d00a      	beq.n	8002a86 <ModBus_Process+0x3e>
 8002a70:	4b07      	ldr	r3, [pc, #28]	; (8002a90 <ModBus_Process+0x48>)
 8002a72:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	1ad3      	subs	r3, r2, r3
 8002a7a:	2bc8      	cmp	r3, #200	; 0xc8
 8002a7c:	d903      	bls.n	8002a86 <ModBus_Process+0x3e>
        // Принудительная обработка фрейма
        ModBus_ProcessFrame();
 8002a7e:	f7ff fd5f 	bl	8002540 <ModBus_ProcessFrame>
 8002a82:	e000      	b.n	8002a86 <ModBus_Process+0x3e>
        return;
 8002a84:	bf00      	nop
    }
}
 8002a86:	3708      	adds	r7, #8
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	20000428 	.word	0x20000428
 8002a90:	200001a8 	.word	0x200001a8

08002a94 <ModBus_UpdateVoltages>:

/* Обновление данных напряжений -------------------------------------------*/
void ModBus_UpdateVoltages(float vdda, float v24, float v12, float v5)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	60f8      	str	r0, [r7, #12]
 8002a9c:	60b9      	str	r1, [r7, #8]
 8002a9e:	607a      	str	r2, [r7, #4]
 8002aa0:	603b      	str	r3, [r7, #0]
    FloatToRegisters(vdda, &modbus.input_regs[REG_VDDA_HIGH], &modbus.input_regs[REG_VDDA_LOW]);
 8002aa2:	4a0c      	ldr	r2, [pc, #48]	; (8002ad4 <ModBus_UpdateVoltages+0x40>)
 8002aa4:	490c      	ldr	r1, [pc, #48]	; (8002ad8 <ModBus_UpdateVoltages+0x44>)
 8002aa6:	68f8      	ldr	r0, [r7, #12]
 8002aa8:	f7ff f9c0 	bl	8001e2c <FloatToRegisters>
    FloatToRegisters(v24, &modbus.input_regs[REG_24V_HIGH], &modbus.input_regs[REG_24V_LOW]);
 8002aac:	4a0b      	ldr	r2, [pc, #44]	; (8002adc <ModBus_UpdateVoltages+0x48>)
 8002aae:	490c      	ldr	r1, [pc, #48]	; (8002ae0 <ModBus_UpdateVoltages+0x4c>)
 8002ab0:	68b8      	ldr	r0, [r7, #8]
 8002ab2:	f7ff f9bb 	bl	8001e2c <FloatToRegisters>
    FloatToRegisters(v12, &modbus.input_regs[REG_12V_HIGH], &modbus.input_regs[REG_12V_LOW]);
 8002ab6:	4a0b      	ldr	r2, [pc, #44]	; (8002ae4 <ModBus_UpdateVoltages+0x50>)
 8002ab8:	490b      	ldr	r1, [pc, #44]	; (8002ae8 <ModBus_UpdateVoltages+0x54>)
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f7ff f9b6 	bl	8001e2c <FloatToRegisters>
    FloatToRegisters(v5, &modbus.input_regs[REG_5V_HIGH], &modbus.input_regs[REG_5V_LOW]);
 8002ac0:	4a0a      	ldr	r2, [pc, #40]	; (8002aec <ModBus_UpdateVoltages+0x58>)
 8002ac2:	490b      	ldr	r1, [pc, #44]	; (8002af0 <ModBus_UpdateVoltages+0x5c>)
 8002ac4:	6838      	ldr	r0, [r7, #0]
 8002ac6:	f7ff f9b1 	bl	8001e2c <FloatToRegisters>
}
 8002aca:	bf00      	nop
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	200001ea 	.word	0x200001ea
 8002ad8:	200001e8 	.word	0x200001e8
 8002adc:	200001ee 	.word	0x200001ee
 8002ae0:	200001ec 	.word	0x200001ec
 8002ae4:	200001f2 	.word	0x200001f2
 8002ae8:	200001f0 	.word	0x200001f0
 8002aec:	200001f6 	.word	0x200001f6
 8002af0:	200001f4 	.word	0x200001f4

08002af4 <ModBus_UpdateMeasurements>:

/* Обновление данных измерений --------------------------------------------*/
void ModBus_UpdateMeasurements(float p1, float p2, float freq, uint8_t status)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
 8002b00:	70fb      	strb	r3, [r7, #3]
    static uint16_t counter = 0;

    FloatToRegisters(p1, &modbus.input_regs[REG_PERIOD1_HIGH], &modbus.input_regs[REG_PERIOD1_LOW]);
 8002b02:	4a17      	ldr	r2, [pc, #92]	; (8002b60 <ModBus_UpdateMeasurements+0x6c>)
 8002b04:	4917      	ldr	r1, [pc, #92]	; (8002b64 <ModBus_UpdateMeasurements+0x70>)
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f7ff f990 	bl	8001e2c <FloatToRegisters>
    FloatToRegisters(p2, &modbus.input_regs[REG_PERIOD2_HIGH], &modbus.input_regs[REG_PERIOD2_LOW]);
 8002b0c:	4a16      	ldr	r2, [pc, #88]	; (8002b68 <ModBus_UpdateMeasurements+0x74>)
 8002b0e:	4917      	ldr	r1, [pc, #92]	; (8002b6c <ModBus_UpdateMeasurements+0x78>)
 8002b10:	68b8      	ldr	r0, [r7, #8]
 8002b12:	f7ff f98b 	bl	8001e2c <FloatToRegisters>
    FloatToRegisters(freq, &modbus.input_regs[REG_FREQ_HIGH], &modbus.input_regs[REG_FREQ_LOW]);
 8002b16:	4a16      	ldr	r2, [pc, #88]	; (8002b70 <ModBus_UpdateMeasurements+0x7c>)
 8002b18:	4916      	ldr	r1, [pc, #88]	; (8002b74 <ModBus_UpdateMeasurements+0x80>)
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f7ff f986 	bl	8001e2c <FloatToRegisters>

    modbus.input_regs[REG_STATUS] = status;
 8002b20:	78fb      	ldrb	r3, [r7, #3]
 8002b22:	b29a      	uxth	r2, r3
 8002b24:	4b14      	ldr	r3, [pc, #80]	; (8002b78 <ModBus_UpdateMeasurements+0x84>)
 8002b26:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    modbus.input_regs[REG_COUNTER] = counter++;
 8002b2a:	4b14      	ldr	r3, [pc, #80]	; (8002b7c <ModBus_UpdateMeasurements+0x88>)
 8002b2c:	881b      	ldrh	r3, [r3, #0]
 8002b2e:	1c5a      	adds	r2, r3, #1
 8002b30:	b291      	uxth	r1, r2
 8002b32:	4a12      	ldr	r2, [pc, #72]	; (8002b7c <ModBus_UpdateMeasurements+0x88>)
 8002b34:	8011      	strh	r1, [r2, #0]
 8002b36:	4a10      	ldr	r2, [pc, #64]	; (8002b78 <ModBus_UpdateMeasurements+0x84>)
 8002b38:	f8a2 305e 	strh.w	r3, [r2, #94]	; 0x5e
    if (counter > 65535) counter = 0;

    uint32_t timestamp = HAL_GetTick();
 8002b3c:	f000 fede 	bl	80038fc <HAL_GetTick>
 8002b40:	6178      	str	r0, [r7, #20]
    modbus.input_regs[REG_TIMESTAMP_HIGH] = (timestamp >> 16) & 0xFFFF;
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	0c1b      	lsrs	r3, r3, #16
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	4b0b      	ldr	r3, [pc, #44]	; (8002b78 <ModBus_UpdateMeasurements+0x84>)
 8002b4a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    modbus.input_regs[REG_TIMESTAMP_LOW] = timestamp & 0xFFFF;
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	b29a      	uxth	r2, r3
 8002b52:	4b09      	ldr	r3, [pc, #36]	; (8002b78 <ModBus_UpdateMeasurements+0x84>)
 8002b54:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
}
 8002b58:	bf00      	nop
 8002b5a:	3718      	adds	r7, #24
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	200001fa 	.word	0x200001fa
 8002b64:	200001f8 	.word	0x200001f8
 8002b68:	200001fe 	.word	0x200001fe
 8002b6c:	200001fc 	.word	0x200001fc
 8002b70:	20000202 	.word	0x20000202
 8002b74:	20000200 	.word	0x20000200
 8002b78:	200001a8 	.word	0x200001a8
 8002b7c:	2000042c 	.word	0x2000042c

08002b80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b085      	sub	sp, #20
 8002b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002b86:	4b15      	ldr	r3, [pc, #84]	; (8002bdc <HAL_MspInit+0x5c>)
 8002b88:	699b      	ldr	r3, [r3, #24]
 8002b8a:	4a14      	ldr	r2, [pc, #80]	; (8002bdc <HAL_MspInit+0x5c>)
 8002b8c:	f043 0301 	orr.w	r3, r3, #1
 8002b90:	6193      	str	r3, [r2, #24]
 8002b92:	4b12      	ldr	r3, [pc, #72]	; (8002bdc <HAL_MspInit+0x5c>)
 8002b94:	699b      	ldr	r3, [r3, #24]
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	60bb      	str	r3, [r7, #8]
 8002b9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b9e:	4b0f      	ldr	r3, [pc, #60]	; (8002bdc <HAL_MspInit+0x5c>)
 8002ba0:	69db      	ldr	r3, [r3, #28]
 8002ba2:	4a0e      	ldr	r2, [pc, #56]	; (8002bdc <HAL_MspInit+0x5c>)
 8002ba4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ba8:	61d3      	str	r3, [r2, #28]
 8002baa:	4b0c      	ldr	r3, [pc, #48]	; (8002bdc <HAL_MspInit+0x5c>)
 8002bac:	69db      	ldr	r3, [r3, #28]
 8002bae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bb2:	607b      	str	r3, [r7, #4]
 8002bb4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002bb6:	4b0a      	ldr	r3, [pc, #40]	; (8002be0 <HAL_MspInit+0x60>)
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	60fb      	str	r3, [r7, #12]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002bc2:	60fb      	str	r3, [r7, #12]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002bca:	60fb      	str	r3, [r7, #12]
 8002bcc:	4a04      	ldr	r2, [pc, #16]	; (8002be0 <HAL_MspInit+0x60>)
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bd2:	bf00      	nop
 8002bd4:	3714      	adds	r7, #20
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bc80      	pop	{r7}
 8002bda:	4770      	bx	lr
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	40010000 	.word	0x40010000

08002be4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b08a      	sub	sp, #40	; 0x28
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bec:	f107 0318 	add.w	r3, r7, #24
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	601a      	str	r2, [r3, #0]
 8002bf4:	605a      	str	r2, [r3, #4]
 8002bf6:	609a      	str	r2, [r3, #8]
 8002bf8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a28      	ldr	r2, [pc, #160]	; (8002ca0 <HAL_ADC_MspInit+0xbc>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d122      	bne.n	8002c4a <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002c04:	4b27      	ldr	r3, [pc, #156]	; (8002ca4 <HAL_ADC_MspInit+0xc0>)
 8002c06:	699b      	ldr	r3, [r3, #24]
 8002c08:	4a26      	ldr	r2, [pc, #152]	; (8002ca4 <HAL_ADC_MspInit+0xc0>)
 8002c0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c0e:	6193      	str	r3, [r2, #24]
 8002c10:	4b24      	ldr	r3, [pc, #144]	; (8002ca4 <HAL_ADC_MspInit+0xc0>)
 8002c12:	699b      	ldr	r3, [r3, #24]
 8002c14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c18:	617b      	str	r3, [r7, #20]
 8002c1a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c1c:	4b21      	ldr	r3, [pc, #132]	; (8002ca4 <HAL_ADC_MspInit+0xc0>)
 8002c1e:	699b      	ldr	r3, [r3, #24]
 8002c20:	4a20      	ldr	r2, [pc, #128]	; (8002ca4 <HAL_ADC_MspInit+0xc0>)
 8002c22:	f043 0304 	orr.w	r3, r3, #4
 8002c26:	6193      	str	r3, [r2, #24]
 8002c28:	4b1e      	ldr	r3, [pc, #120]	; (8002ca4 <HAL_ADC_MspInit+0xc0>)
 8002c2a:	699b      	ldr	r3, [r3, #24]
 8002c2c:	f003 0304 	and.w	r3, r3, #4
 8002c30:	613b      	str	r3, [r7, #16]
 8002c32:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Read_24V_Pin;
 8002c34:	2301      	movs	r3, #1
 8002c36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Read_24V_GPIO_Port, &GPIO_InitStruct);
 8002c3c:	f107 0318 	add.w	r3, r7, #24
 8002c40:	4619      	mov	r1, r3
 8002c42:	4819      	ldr	r0, [pc, #100]	; (8002ca8 <HAL_ADC_MspInit+0xc4>)
 8002c44:	f001 fe2a 	bl	800489c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002c48:	e026      	b.n	8002c98 <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a17      	ldr	r2, [pc, #92]	; (8002cac <HAL_ADC_MspInit+0xc8>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d121      	bne.n	8002c98 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002c54:	4b13      	ldr	r3, [pc, #76]	; (8002ca4 <HAL_ADC_MspInit+0xc0>)
 8002c56:	699b      	ldr	r3, [r3, #24]
 8002c58:	4a12      	ldr	r2, [pc, #72]	; (8002ca4 <HAL_ADC_MspInit+0xc0>)
 8002c5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c5e:	6193      	str	r3, [r2, #24]
 8002c60:	4b10      	ldr	r3, [pc, #64]	; (8002ca4 <HAL_ADC_MspInit+0xc0>)
 8002c62:	699b      	ldr	r3, [r3, #24]
 8002c64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c68:	60fb      	str	r3, [r7, #12]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c6c:	4b0d      	ldr	r3, [pc, #52]	; (8002ca4 <HAL_ADC_MspInit+0xc0>)
 8002c6e:	699b      	ldr	r3, [r3, #24]
 8002c70:	4a0c      	ldr	r2, [pc, #48]	; (8002ca4 <HAL_ADC_MspInit+0xc0>)
 8002c72:	f043 0304 	orr.w	r3, r3, #4
 8002c76:	6193      	str	r3, [r2, #24]
 8002c78:	4b0a      	ldr	r3, [pc, #40]	; (8002ca4 <HAL_ADC_MspInit+0xc0>)
 8002c7a:	699b      	ldr	r3, [r3, #24]
 8002c7c:	f003 0304 	and.w	r3, r3, #4
 8002c80:	60bb      	str	r3, [r7, #8]
 8002c82:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Read_12V_Pin|Read_5V_Pin;
 8002c84:	2322      	movs	r3, #34	; 0x22
 8002c86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c8c:	f107 0318 	add.w	r3, r7, #24
 8002c90:	4619      	mov	r1, r3
 8002c92:	4805      	ldr	r0, [pc, #20]	; (8002ca8 <HAL_ADC_MspInit+0xc4>)
 8002c94:	f001 fe02 	bl	800489c <HAL_GPIO_Init>
}
 8002c98:	bf00      	nop
 8002c9a:	3728      	adds	r7, #40	; 0x28
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	40012400 	.word	0x40012400
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	40010800 	.word	0x40010800
 8002cac:	40012800 	.word	0x40012800

08002cb0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b08a      	sub	sp, #40	; 0x28
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cb8:	f107 0318 	add.w	r3, r7, #24
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	601a      	str	r2, [r3, #0]
 8002cc0:	605a      	str	r2, [r3, #4]
 8002cc2:	609a      	str	r2, [r3, #8]
 8002cc4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a37      	ldr	r2, [pc, #220]	; (8002da8 <HAL_UART_MspInit+0xf8>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d132      	bne.n	8002d36 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cd0:	4b36      	ldr	r3, [pc, #216]	; (8002dac <HAL_UART_MspInit+0xfc>)
 8002cd2:	699b      	ldr	r3, [r3, #24]
 8002cd4:	4a35      	ldr	r2, [pc, #212]	; (8002dac <HAL_UART_MspInit+0xfc>)
 8002cd6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cda:	6193      	str	r3, [r2, #24]
 8002cdc:	4b33      	ldr	r3, [pc, #204]	; (8002dac <HAL_UART_MspInit+0xfc>)
 8002cde:	699b      	ldr	r3, [r3, #24]
 8002ce0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ce4:	617b      	str	r3, [r7, #20]
 8002ce6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ce8:	4b30      	ldr	r3, [pc, #192]	; (8002dac <HAL_UART_MspInit+0xfc>)
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	4a2f      	ldr	r2, [pc, #188]	; (8002dac <HAL_UART_MspInit+0xfc>)
 8002cee:	f043 0304 	orr.w	r3, r3, #4
 8002cf2:	6193      	str	r3, [r2, #24]
 8002cf4:	4b2d      	ldr	r3, [pc, #180]	; (8002dac <HAL_UART_MspInit+0xfc>)
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	f003 0304 	and.w	r3, r3, #4
 8002cfc:	613b      	str	r3, [r7, #16]
 8002cfe:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    PA11     ------> USART1_CTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d06:	2302      	movs	r3, #2
 8002d08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d0a:	2303      	movs	r3, #3
 8002d0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d0e:	f107 0318 	add.w	r3, r7, #24
 8002d12:	4619      	mov	r1, r3
 8002d14:	4826      	ldr	r0, [pc, #152]	; (8002db0 <HAL_UART_MspInit+0x100>)
 8002d16:	f001 fdc1 	bl	800489c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002d1a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002d1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d20:	2300      	movs	r3, #0
 8002d22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d24:	2300      	movs	r3, #0
 8002d26:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d28:	f107 0318 	add.w	r3, r7, #24
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	4820      	ldr	r0, [pc, #128]	; (8002db0 <HAL_UART_MspInit+0x100>)
 8002d30:	f001 fdb4 	bl	800489c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002d34:	e034      	b.n	8002da0 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a1e      	ldr	r2, [pc, #120]	; (8002db4 <HAL_UART_MspInit+0x104>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d12f      	bne.n	8002da0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d40:	4b1a      	ldr	r3, [pc, #104]	; (8002dac <HAL_UART_MspInit+0xfc>)
 8002d42:	69db      	ldr	r3, [r3, #28]
 8002d44:	4a19      	ldr	r2, [pc, #100]	; (8002dac <HAL_UART_MspInit+0xfc>)
 8002d46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d4a:	61d3      	str	r3, [r2, #28]
 8002d4c:	4b17      	ldr	r3, [pc, #92]	; (8002dac <HAL_UART_MspInit+0xfc>)
 8002d4e:	69db      	ldr	r3, [r3, #28]
 8002d50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d54:	60fb      	str	r3, [r7, #12]
 8002d56:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d58:	4b14      	ldr	r3, [pc, #80]	; (8002dac <HAL_UART_MspInit+0xfc>)
 8002d5a:	699b      	ldr	r3, [r3, #24]
 8002d5c:	4a13      	ldr	r2, [pc, #76]	; (8002dac <HAL_UART_MspInit+0xfc>)
 8002d5e:	f043 0304 	orr.w	r3, r3, #4
 8002d62:	6193      	str	r3, [r2, #24]
 8002d64:	4b11      	ldr	r3, [pc, #68]	; (8002dac <HAL_UART_MspInit+0xfc>)
 8002d66:	699b      	ldr	r3, [r3, #24]
 8002d68:	f003 0304 	and.w	r3, r3, #4
 8002d6c:	60bb      	str	r3, [r7, #8]
 8002d6e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002d70:	2304      	movs	r3, #4
 8002d72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d74:	2302      	movs	r3, #2
 8002d76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d7c:	f107 0318 	add.w	r3, r7, #24
 8002d80:	4619      	mov	r1, r3
 8002d82:	480b      	ldr	r0, [pc, #44]	; (8002db0 <HAL_UART_MspInit+0x100>)
 8002d84:	f001 fd8a 	bl	800489c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002d88:	2308      	movs	r3, #8
 8002d8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d90:	2300      	movs	r3, #0
 8002d92:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d94:	f107 0318 	add.w	r3, r7, #24
 8002d98:	4619      	mov	r1, r3
 8002d9a:	4805      	ldr	r0, [pc, #20]	; (8002db0 <HAL_UART_MspInit+0x100>)
 8002d9c:	f001 fd7e 	bl	800489c <HAL_GPIO_Init>
}
 8002da0:	bf00      	nop
 8002da2:	3728      	adds	r7, #40	; 0x28
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	40013800 	.word	0x40013800
 8002dac:	40021000 	.word	0x40021000
 8002db0:	40010800 	.word	0x40010800
 8002db4:	40004400 	.word	0x40004400

08002db8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002db8:	b480      	push	{r7}
 8002dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  while (1)
 8002dbc:	e7fe      	b.n	8002dbc <NMI_Handler+0x4>

08002dbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002dbe:	b480      	push	{r7}
 8002dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002dc2:	e7fe      	b.n	8002dc2 <HardFault_Handler+0x4>

08002dc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dc8:	e7fe      	b.n	8002dc8 <MemManage_Handler+0x4>

08002dca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dca:	b480      	push	{r7}
 8002dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002dce:	e7fe      	b.n	8002dce <BusFault_Handler+0x4>

08002dd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002dd4:	e7fe      	b.n	8002dd4 <UsageFault_Handler+0x4>

08002dd6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002dd6:	b480      	push	{r7}
 8002dd8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002dda:	bf00      	nop
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bc80      	pop	{r7}
 8002de0:	4770      	bx	lr

08002de2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002de2:	b480      	push	{r7}
 8002de4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002de6:	bf00      	nop
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bc80      	pop	{r7}
 8002dec:	4770      	bx	lr

08002dee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002dee:	b480      	push	{r7}
 8002df0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002df2:	bf00      	nop
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bc80      	pop	{r7}
 8002df8:	4770      	bx	lr

08002dfa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002dfe:	f000 fd6b 	bl	80038d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e02:	bf00      	nop
 8002e04:	bd80      	pop	{r7, pc}
	...

08002e08 <TIM3_IRQHandler>:
/**
  * @brief This function handles TIM3 global interrupt (CLIK input capture).
  *        ABSOLUTELY MINIMAL CODE - ONLY 4 OPERATIONS!
  */
void TIM3_IRQHandler(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* ПРОВЕРКА ФЛАГА ЗАХВАТА */
  if (TIM3->SR & TIM_SR_CC4IF) {
 8002e0c:	4b0b      	ldr	r3, [pc, #44]	; (8002e3c <TIM3_IRQHandler+0x34>)
 8002e0e:	691b      	ldr	r3, [r3, #16]
 8002e10:	f003 0310 	and.w	r3, r3, #16
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d00c      	beq.n	8002e32 <TIM3_IRQHandler+0x2a>
      /* 1. Сразу сохраняем значение захвата */
      tof_capture_value = TIM3->CCR4;
 8002e18:	4b08      	ldr	r3, [pc, #32]	; (8002e3c <TIM3_IRQHandler+0x34>)
 8002e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1c:	4a08      	ldr	r2, [pc, #32]	; (8002e40 <TIM3_IRQHandler+0x38>)
 8002e1e:	6013      	str	r3, [r2, #0]

      /* 2. Останавливаем таймер */
      TIM3->CR1 = 0;
 8002e20:	4b06      	ldr	r3, [pc, #24]	; (8002e3c <TIM3_IRQHandler+0x34>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	601a      	str	r2, [r3, #0]

      /* 3. Устанавливаем флаг завершения измерения */
      tof_measurement_done = 1;
 8002e26:	4b07      	ldr	r3, [pc, #28]	; (8002e44 <TIM3_IRQHandler+0x3c>)
 8002e28:	2201      	movs	r2, #1
 8002e2a:	701a      	strb	r2, [r3, #0]

      /* 4. Сбрасываем флаг прерывания */
      TIM3->SR = 0;
 8002e2c:	4b03      	ldr	r3, [pc, #12]	; (8002e3c <TIM3_IRQHandler+0x34>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	611a      	str	r2, [r3, #16]

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002e32:	bf00      	nop
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bc80      	pop	{r7}
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	40000400 	.word	0x40000400
 8002e40:	20000174 	.word	0x20000174
 8002e44:	20000178 	.word	0x20000178

08002e48 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002e4c:	4802      	ldr	r0, [pc, #8]	; (8002e58 <USART1_IRQHandler+0x10>)
 8002e4e:	f003 fea9 	bl	8006ba4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002e52:	bf00      	nop
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	2000008c 	.word	0x2000008c

08002e5c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002e60:	4802      	ldr	r0, [pc, #8]	; (8002e6c <USART2_IRQHandler+0x10>)
 8002e62:	f003 fe9f 	bl	8006ba4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002e66:	bf00      	nop
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	200000d0 	.word	0x200000d0

08002e70 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002e74:	4803      	ldr	r0, [pc, #12]	; (8002e84 <ADC1_2_IRQHandler+0x14>)
 8002e76:	f001 f833 	bl	8003ee0 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002e7a:	4803      	ldr	r0, [pc, #12]	; (8002e88 <ADC1_2_IRQHandler+0x18>)
 8002e7c:	f001 f830 	bl	8003ee0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002e80:	bf00      	nop
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	20000114 	.word	0x20000114
 8002e88:	20000144 	.word	0x20000144

08002e8c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e90:	bf00      	nop
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bc80      	pop	{r7}
 8002e96:	4770      	bx	lr

08002e98 <USART2_Print>:

/**
  * @brief  Вывод строки через USART2
  */
void USART2_Print(const char* str)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
    if (str == NULL) return;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d00a      	beq.n	8002ebc <USART2_Print+0x24>
    HAL_UART_Transmit(&huart2, (uint8_t*)str, strlen(str), 100);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f7fd f950 	bl	800014c <strlen>
 8002eac:	4603      	mov	r3, r0
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	2364      	movs	r3, #100	; 0x64
 8002eb2:	6879      	ldr	r1, [r7, #4]
 8002eb4:	4803      	ldr	r0, [pc, #12]	; (8002ec4 <USART2_Print+0x2c>)
 8002eb6:	f003 fdb2 	bl	8006a1e <HAL_UART_Transmit>
 8002eba:	e000      	b.n	8002ebe <USART2_Print+0x26>
    if (str == NULL) return;
 8002ebc:	bf00      	nop
}
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	200000d0 	.word	0x200000d0

08002ec8 <USART2_PrintNum>:

/**
  * @brief  Вывод числа через USART2
  */
void USART2_PrintNum(uint32_t num)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b088      	sub	sp, #32
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
    /* Преобразование числа в строку */
    if (num == 0) {
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d103      	bne.n	8002ede <USART2_PrintNum+0x16>
        USART2_Print("0");
 8002ed6:	481e      	ldr	r0, [pc, #120]	; (8002f50 <USART2_PrintNum+0x88>)
 8002ed8:	f7ff ffde 	bl	8002e98 <USART2_Print>
 8002edc:	e035      	b.n	8002f4a <USART2_PrintNum+0x82>
        return;
    }
    
    char temp[16];
    int i = 0;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	61fb      	str	r3, [r7, #28]
    
    while (num > 0 && i < 15) {
 8002ee2:	e019      	b.n	8002f18 <USART2_PrintNum+0x50>
        temp[i++] = (num % 10) + '0';
 8002ee4:	6879      	ldr	r1, [r7, #4]
 8002ee6:	4b1b      	ldr	r3, [pc, #108]	; (8002f54 <USART2_PrintNum+0x8c>)
 8002ee8:	fba3 2301 	umull	r2, r3, r3, r1
 8002eec:	08da      	lsrs	r2, r3, #3
 8002eee:	4613      	mov	r3, r2
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	4413      	add	r3, r2
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	1aca      	subs	r2, r1, r3
 8002ef8:	b2d2      	uxtb	r2, r2
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	1c59      	adds	r1, r3, #1
 8002efe:	61f9      	str	r1, [r7, #28]
 8002f00:	3230      	adds	r2, #48	; 0x30
 8002f02:	b2d2      	uxtb	r2, r2
 8002f04:	3320      	adds	r3, #32
 8002f06:	443b      	add	r3, r7
 8002f08:	f803 2c18 	strb.w	r2, [r3, #-24]
        num /= 10;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4a11      	ldr	r2, [pc, #68]	; (8002f54 <USART2_PrintNum+0x8c>)
 8002f10:	fba2 2303 	umull	r2, r3, r2, r3
 8002f14:	08db      	lsrs	r3, r3, #3
 8002f16:	607b      	str	r3, [r7, #4]
    while (num > 0 && i < 15) {
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d002      	beq.n	8002f24 <USART2_PrintNum+0x5c>
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	2b0e      	cmp	r3, #14
 8002f22:	dddf      	ble.n	8002ee4 <USART2_PrintNum+0x1c>
    }
    
    /* Вывод в обратном порядке */
    for (int j = i - 1; j >= 0; j--) {
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	3b01      	subs	r3, #1
 8002f28:	61bb      	str	r3, [r7, #24]
 8002f2a:	e00b      	b.n	8002f44 <USART2_PrintNum+0x7c>
        HAL_UART_Transmit(&huart2, (uint8_t*)&temp[j], 1, 100);
 8002f2c:	f107 0208 	add.w	r2, r7, #8
 8002f30:	69bb      	ldr	r3, [r7, #24]
 8002f32:	18d1      	adds	r1, r2, r3
 8002f34:	2364      	movs	r3, #100	; 0x64
 8002f36:	2201      	movs	r2, #1
 8002f38:	4807      	ldr	r0, [pc, #28]	; (8002f58 <USART2_PrintNum+0x90>)
 8002f3a:	f003 fd70 	bl	8006a1e <HAL_UART_Transmit>
    for (int j = i - 1; j >= 0; j--) {
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	3b01      	subs	r3, #1
 8002f42:	61bb      	str	r3, [r7, #24]
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	daf0      	bge.n	8002f2c <USART2_PrintNum+0x64>
    }
}
 8002f4a:	3720      	adds	r7, #32
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	0800873c 	.word	0x0800873c
 8002f54:	cccccccd 	.word	0xcccccccd
 8002f58:	200000d0 	.word	0x200000d0

08002f5c <USART2_PrintHexByte>:

/**
  * @brief  Вывод одного байта в hex формате на USART2
  */
void USART2_PrintHexByte(uint8_t byte)
{
 8002f5c:	b5b0      	push	{r4, r5, r7, lr}
 8002f5e:	b088      	sub	sp, #32
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	4603      	mov	r3, r0
 8002f64:	71fb      	strb	r3, [r7, #7]
    const char hex_chars[] = "0123456789ABCDEF";
 8002f66:	4b13      	ldr	r3, [pc, #76]	; (8002fb4 <USART2_PrintHexByte+0x58>)
 8002f68:	f107 040c 	add.w	r4, r7, #12
 8002f6c:	461d      	mov	r5, r3
 8002f6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f72:	682b      	ldr	r3, [r5, #0]
 8002f74:	7023      	strb	r3, [r4, #0]
    str_buffer[0] = hex_chars[(byte >> 4) & 0x0F];
 8002f76:	79fb      	ldrb	r3, [r7, #7]
 8002f78:	091b      	lsrs	r3, r3, #4
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	f003 030f 	and.w	r3, r3, #15
 8002f80:	3320      	adds	r3, #32
 8002f82:	443b      	add	r3, r7
 8002f84:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8002f88:	4b0b      	ldr	r3, [pc, #44]	; (8002fb8 <USART2_PrintHexByte+0x5c>)
 8002f8a:	701a      	strb	r2, [r3, #0]
    str_buffer[1] = hex_chars[byte & 0x0F];
 8002f8c:	79fb      	ldrb	r3, [r7, #7]
 8002f8e:	f003 030f 	and.w	r3, r3, #15
 8002f92:	3320      	adds	r3, #32
 8002f94:	443b      	add	r3, r7
 8002f96:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8002f9a:	4b07      	ldr	r3, [pc, #28]	; (8002fb8 <USART2_PrintHexByte+0x5c>)
 8002f9c:	705a      	strb	r2, [r3, #1]
    str_buffer[2] = '\0';
 8002f9e:	4b06      	ldr	r3, [pc, #24]	; (8002fb8 <USART2_PrintHexByte+0x5c>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	709a      	strb	r2, [r3, #2]
    USART2_Print(str_buffer);
 8002fa4:	4804      	ldr	r0, [pc, #16]	; (8002fb8 <USART2_PrintHexByte+0x5c>)
 8002fa6:	f7ff ff77 	bl	8002e98 <USART2_Print>
}
 8002faa:	bf00      	nop
 8002fac:	3720      	adds	r7, #32
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bdb0      	pop	{r4, r5, r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	08008740 	.word	0x08008740
 8002fb8:	20000430 	.word	0x20000430

08002fbc <USART2_PrintHexBuffer>:

/**
  * @brief  Вывод буфера в hex формате на USART2
  */
void USART2_PrintHexBuffer(const uint8_t* buffer, uint16_t length)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b084      	sub	sp, #16
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	460b      	mov	r3, r1
 8002fc6:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < length; i++) {
 8002fc8:	2300      	movs	r3, #0
 8002fca:	81fb      	strh	r3, [r7, #14]
 8002fcc:	e011      	b.n	8002ff2 <USART2_PrintHexBuffer+0x36>
        USART2_PrintHexByte(buffer[i]);
 8002fce:	89fb      	ldrh	r3, [r7, #14]
 8002fd0:	687a      	ldr	r2, [r7, #4]
 8002fd2:	4413      	add	r3, r2
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7ff ffc0 	bl	8002f5c <USART2_PrintHexByte>
        if (i < length - 1) {
 8002fdc:	89fa      	ldrh	r2, [r7, #14]
 8002fde:	887b      	ldrh	r3, [r7, #2]
 8002fe0:	3b01      	subs	r3, #1
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	da02      	bge.n	8002fec <USART2_PrintHexBuffer+0x30>
            USART2_Print(" ");
 8002fe6:	4807      	ldr	r0, [pc, #28]	; (8003004 <USART2_PrintHexBuffer+0x48>)
 8002fe8:	f7ff ff56 	bl	8002e98 <USART2_Print>
    for (uint16_t i = 0; i < length; i++) {
 8002fec:	89fb      	ldrh	r3, [r7, #14]
 8002fee:	3301      	adds	r3, #1
 8002ff0:	81fb      	strh	r3, [r7, #14]
 8002ff2:	89fa      	ldrh	r2, [r7, #14]
 8002ff4:	887b      	ldrh	r3, [r7, #2]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d3e9      	bcc.n	8002fce <USART2_PrintHexBuffer+0x12>
        }
    }
}
 8002ffa:	bf00      	nop
 8002ffc:	bf00      	nop
 8002ffe:	3710      	adds	r7, #16
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}
 8003004:	08008754 	.word	0x08008754

08003008 <USART2_PrintModBusCommand>:

/**
  * @brief  Вывод ModBus команды в формате QModMaster на USART2
  */
void USART2_PrintModBusCommand(const uint8_t* data, uint16_t length)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b088      	sub	sp, #32
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	460b      	mov	r3, r1
 8003012:	807b      	strh	r3, [r7, #2]
    if (length == 0) return;
 8003014:	887b      	ldrh	r3, [r7, #2]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d072      	beq.n	8003100 <USART2_PrintModBusCommand+0xf8>

    USART2_Print("Sys > ");
 800301a:	483b      	ldr	r0, [pc, #236]	; (8003108 <USART2_PrintModBusCommand+0x100>)
 800301c:	f7ff ff3c 	bl	8002e98 <USART2_Print>

    /* Получаем текущее время */
    uint32_t tick = HAL_GetTick();
 8003020:	f000 fc6c 	bl	80038fc <HAL_GetTick>
 8003024:	61f8      	str	r0, [r7, #28]
    uint32_t hours = tick / 3600000;
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	4a38      	ldr	r2, [pc, #224]	; (800310c <USART2_PrintModBusCommand+0x104>)
 800302a:	fba2 2303 	umull	r2, r3, r2, r3
 800302e:	0d5b      	lsrs	r3, r3, #21
 8003030:	61bb      	str	r3, [r7, #24]
    uint32_t mins = (tick % 3600000) / 60000;
 8003032:	69fa      	ldr	r2, [r7, #28]
 8003034:	4b35      	ldr	r3, [pc, #212]	; (800310c <USART2_PrintModBusCommand+0x104>)
 8003036:	fba3 1302 	umull	r1, r3, r3, r2
 800303a:	0d5b      	lsrs	r3, r3, #21
 800303c:	4934      	ldr	r1, [pc, #208]	; (8003110 <USART2_PrintModBusCommand+0x108>)
 800303e:	fb01 f303 	mul.w	r3, r1, r3
 8003042:	1ad3      	subs	r3, r2, r3
 8003044:	4a33      	ldr	r2, [pc, #204]	; (8003114 <USART2_PrintModBusCommand+0x10c>)
 8003046:	fba2 2303 	umull	r2, r3, r2, r3
 800304a:	0b9b      	lsrs	r3, r3, #14
 800304c:	617b      	str	r3, [r7, #20]
    uint32_t secs = (tick % 60000) / 1000;
 800304e:	69fa      	ldr	r2, [r7, #28]
 8003050:	4b30      	ldr	r3, [pc, #192]	; (8003114 <USART2_PrintModBusCommand+0x10c>)
 8003052:	fba3 1302 	umull	r1, r3, r3, r2
 8003056:	0b9b      	lsrs	r3, r3, #14
 8003058:	f64e 2160 	movw	r1, #60000	; 0xea60
 800305c:	fb01 f303 	mul.w	r3, r1, r3
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	4a2d      	ldr	r2, [pc, #180]	; (8003118 <USART2_PrintModBusCommand+0x110>)
 8003064:	fba2 2303 	umull	r2, r3, r2, r3
 8003068:	099b      	lsrs	r3, r3, #6
 800306a:	613b      	str	r3, [r7, #16]
    uint32_t ms = tick % 1000;
 800306c:	69fb      	ldr	r3, [r7, #28]
 800306e:	4a2a      	ldr	r2, [pc, #168]	; (8003118 <USART2_PrintModBusCommand+0x110>)
 8003070:	fba2 1203 	umull	r1, r2, r2, r3
 8003074:	0992      	lsrs	r2, r2, #6
 8003076:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800307a:	fb01 f202 	mul.w	r2, r1, r2
 800307e:	1a9b      	subs	r3, r3, r2
 8003080:	60fb      	str	r3, [r7, #12]

    /* Выводим время в формате HH:MM:SS:mmm */
    if (hours < 10) USART2_Print("0");
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	2b09      	cmp	r3, #9
 8003086:	d802      	bhi.n	800308e <USART2_PrintModBusCommand+0x86>
 8003088:	4824      	ldr	r0, [pc, #144]	; (800311c <USART2_PrintModBusCommand+0x114>)
 800308a:	f7ff ff05 	bl	8002e98 <USART2_Print>
    USART2_PrintNum(hours);
 800308e:	69b8      	ldr	r0, [r7, #24]
 8003090:	f7ff ff1a 	bl	8002ec8 <USART2_PrintNum>
    USART2_Print(":");
 8003094:	4822      	ldr	r0, [pc, #136]	; (8003120 <USART2_PrintModBusCommand+0x118>)
 8003096:	f7ff feff 	bl	8002e98 <USART2_Print>
    
    if (mins < 10) USART2_Print("0");
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	2b09      	cmp	r3, #9
 800309e:	d802      	bhi.n	80030a6 <USART2_PrintModBusCommand+0x9e>
 80030a0:	481e      	ldr	r0, [pc, #120]	; (800311c <USART2_PrintModBusCommand+0x114>)
 80030a2:	f7ff fef9 	bl	8002e98 <USART2_Print>
    USART2_PrintNum(mins);
 80030a6:	6978      	ldr	r0, [r7, #20]
 80030a8:	f7ff ff0e 	bl	8002ec8 <USART2_PrintNum>
    USART2_Print(":");
 80030ac:	481c      	ldr	r0, [pc, #112]	; (8003120 <USART2_PrintModBusCommand+0x118>)
 80030ae:	f7ff fef3 	bl	8002e98 <USART2_Print>
    
    if (secs < 10) USART2_Print("0");
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	2b09      	cmp	r3, #9
 80030b6:	d802      	bhi.n	80030be <USART2_PrintModBusCommand+0xb6>
 80030b8:	4818      	ldr	r0, [pc, #96]	; (800311c <USART2_PrintModBusCommand+0x114>)
 80030ba:	f7ff feed 	bl	8002e98 <USART2_Print>
    USART2_PrintNum(secs);
 80030be:	6938      	ldr	r0, [r7, #16]
 80030c0:	f7ff ff02 	bl	8002ec8 <USART2_PrintNum>
    USART2_Print(":");
 80030c4:	4816      	ldr	r0, [pc, #88]	; (8003120 <USART2_PrintModBusCommand+0x118>)
 80030c6:	f7ff fee7 	bl	8002e98 <USART2_Print>
    
    if (ms < 100) USART2_Print("0");
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2b63      	cmp	r3, #99	; 0x63
 80030ce:	d802      	bhi.n	80030d6 <USART2_PrintModBusCommand+0xce>
 80030d0:	4812      	ldr	r0, [pc, #72]	; (800311c <USART2_PrintModBusCommand+0x114>)
 80030d2:	f7ff fee1 	bl	8002e98 <USART2_Print>
    if (ms < 10) USART2_Print("0");
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2b09      	cmp	r3, #9
 80030da:	d802      	bhi.n	80030e2 <USART2_PrintModBusCommand+0xda>
 80030dc:	480f      	ldr	r0, [pc, #60]	; (800311c <USART2_PrintModBusCommand+0x114>)
 80030de:	f7ff fedb 	bl	8002e98 <USART2_Print>
    USART2_PrintNum(ms);
 80030e2:	68f8      	ldr	r0, [r7, #12]
 80030e4:	f7ff fef0 	bl	8002ec8 <USART2_PrintNum>
    USART2_Print(" - ");
 80030e8:	480e      	ldr	r0, [pc, #56]	; (8003124 <USART2_PrintModBusCommand+0x11c>)
 80030ea:	f7ff fed5 	bl	8002e98 <USART2_Print>

    /* Выводим данные команды */
    USART2_PrintHexBuffer(data, length);
 80030ee:	887b      	ldrh	r3, [r7, #2]
 80030f0:	4619      	mov	r1, r3
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f7ff ff62 	bl	8002fbc <USART2_PrintHexBuffer>
    USART2_Print("\r\n");
 80030f8:	480b      	ldr	r0, [pc, #44]	; (8003128 <USART2_PrintModBusCommand+0x120>)
 80030fa:	f7ff fecd 	bl	8002e98 <USART2_Print>
 80030fe:	e000      	b.n	8003102 <USART2_PrintModBusCommand+0xfa>
    if (length == 0) return;
 8003100:	bf00      	nop
}
 8003102:	3720      	adds	r7, #32
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	08008758 	.word	0x08008758
 800310c:	95217cb1 	.word	0x95217cb1
 8003110:	0036ee80 	.word	0x0036ee80
 8003114:	45e7b273 	.word	0x45e7b273
 8003118:	10624dd3 	.word	0x10624dd3
 800311c:	0800873c 	.word	0x0800873c
 8003120:	08008760 	.word	0x08008760
 8003124:	08008764 	.word	0x08008764
 8003128:	08008768 	.word	0x08008768

0800312c <USART2_PrintModBusResponse>:

/**
  * @brief  Вывод ModBus ответа на USART2
  */
void USART2_PrintModBusResponse(const uint8_t* data, uint16_t length)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b088      	sub	sp, #32
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	460b      	mov	r3, r1
 8003136:	807b      	strh	r3, [r7, #2]
    if (length == 0) return;
 8003138:	887b      	ldrh	r3, [r7, #2]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d072      	beq.n	8003224 <USART2_PrintModBusResponse+0xf8>

    USART2_Print("[RTU]>Tx > ");
 800313e:	483b      	ldr	r0, [pc, #236]	; (800322c <USART2_PrintModBusResponse+0x100>)
 8003140:	f7ff feaa 	bl	8002e98 <USART2_Print>

    /* Получаем текущее время */
    uint32_t tick = HAL_GetTick();
 8003144:	f000 fbda 	bl	80038fc <HAL_GetTick>
 8003148:	61f8      	str	r0, [r7, #28]
    uint32_t hours = tick / 3600000;
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	4a38      	ldr	r2, [pc, #224]	; (8003230 <USART2_PrintModBusResponse+0x104>)
 800314e:	fba2 2303 	umull	r2, r3, r2, r3
 8003152:	0d5b      	lsrs	r3, r3, #21
 8003154:	61bb      	str	r3, [r7, #24]
    uint32_t mins = (tick % 3600000) / 60000;
 8003156:	69fa      	ldr	r2, [r7, #28]
 8003158:	4b35      	ldr	r3, [pc, #212]	; (8003230 <USART2_PrintModBusResponse+0x104>)
 800315a:	fba3 1302 	umull	r1, r3, r3, r2
 800315e:	0d5b      	lsrs	r3, r3, #21
 8003160:	4934      	ldr	r1, [pc, #208]	; (8003234 <USART2_PrintModBusResponse+0x108>)
 8003162:	fb01 f303 	mul.w	r3, r1, r3
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	4a33      	ldr	r2, [pc, #204]	; (8003238 <USART2_PrintModBusResponse+0x10c>)
 800316a:	fba2 2303 	umull	r2, r3, r2, r3
 800316e:	0b9b      	lsrs	r3, r3, #14
 8003170:	617b      	str	r3, [r7, #20]
    uint32_t secs = (tick % 60000) / 1000;
 8003172:	69fa      	ldr	r2, [r7, #28]
 8003174:	4b30      	ldr	r3, [pc, #192]	; (8003238 <USART2_PrintModBusResponse+0x10c>)
 8003176:	fba3 1302 	umull	r1, r3, r3, r2
 800317a:	0b9b      	lsrs	r3, r3, #14
 800317c:	f64e 2160 	movw	r1, #60000	; 0xea60
 8003180:	fb01 f303 	mul.w	r3, r1, r3
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	4a2d      	ldr	r2, [pc, #180]	; (800323c <USART2_PrintModBusResponse+0x110>)
 8003188:	fba2 2303 	umull	r2, r3, r2, r3
 800318c:	099b      	lsrs	r3, r3, #6
 800318e:	613b      	str	r3, [r7, #16]
    uint32_t ms = tick % 1000;
 8003190:	69fb      	ldr	r3, [r7, #28]
 8003192:	4a2a      	ldr	r2, [pc, #168]	; (800323c <USART2_PrintModBusResponse+0x110>)
 8003194:	fba2 1203 	umull	r1, r2, r2, r3
 8003198:	0992      	lsrs	r2, r2, #6
 800319a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800319e:	fb01 f202 	mul.w	r2, r1, r2
 80031a2:	1a9b      	subs	r3, r3, r2
 80031a4:	60fb      	str	r3, [r7, #12]

    /* Выводим время в формате HH:MM:SS:mmm */
    if (hours < 10) USART2_Print("0");
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	2b09      	cmp	r3, #9
 80031aa:	d802      	bhi.n	80031b2 <USART2_PrintModBusResponse+0x86>
 80031ac:	4824      	ldr	r0, [pc, #144]	; (8003240 <USART2_PrintModBusResponse+0x114>)
 80031ae:	f7ff fe73 	bl	8002e98 <USART2_Print>
    USART2_PrintNum(hours);
 80031b2:	69b8      	ldr	r0, [r7, #24]
 80031b4:	f7ff fe88 	bl	8002ec8 <USART2_PrintNum>
    USART2_Print(":");
 80031b8:	4822      	ldr	r0, [pc, #136]	; (8003244 <USART2_PrintModBusResponse+0x118>)
 80031ba:	f7ff fe6d 	bl	8002e98 <USART2_Print>
    
    if (mins < 10) USART2_Print("0");
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	2b09      	cmp	r3, #9
 80031c2:	d802      	bhi.n	80031ca <USART2_PrintModBusResponse+0x9e>
 80031c4:	481e      	ldr	r0, [pc, #120]	; (8003240 <USART2_PrintModBusResponse+0x114>)
 80031c6:	f7ff fe67 	bl	8002e98 <USART2_Print>
    USART2_PrintNum(mins);
 80031ca:	6978      	ldr	r0, [r7, #20]
 80031cc:	f7ff fe7c 	bl	8002ec8 <USART2_PrintNum>
    USART2_Print(":");
 80031d0:	481c      	ldr	r0, [pc, #112]	; (8003244 <USART2_PrintModBusResponse+0x118>)
 80031d2:	f7ff fe61 	bl	8002e98 <USART2_Print>
    
    if (secs < 10) USART2_Print("0");
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	2b09      	cmp	r3, #9
 80031da:	d802      	bhi.n	80031e2 <USART2_PrintModBusResponse+0xb6>
 80031dc:	4818      	ldr	r0, [pc, #96]	; (8003240 <USART2_PrintModBusResponse+0x114>)
 80031de:	f7ff fe5b 	bl	8002e98 <USART2_Print>
    USART2_PrintNum(secs);
 80031e2:	6938      	ldr	r0, [r7, #16]
 80031e4:	f7ff fe70 	bl	8002ec8 <USART2_PrintNum>
    USART2_Print(":");
 80031e8:	4816      	ldr	r0, [pc, #88]	; (8003244 <USART2_PrintModBusResponse+0x118>)
 80031ea:	f7ff fe55 	bl	8002e98 <USART2_Print>
    
    if (ms < 100) USART2_Print("0");
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2b63      	cmp	r3, #99	; 0x63
 80031f2:	d802      	bhi.n	80031fa <USART2_PrintModBusResponse+0xce>
 80031f4:	4812      	ldr	r0, [pc, #72]	; (8003240 <USART2_PrintModBusResponse+0x114>)
 80031f6:	f7ff fe4f 	bl	8002e98 <USART2_Print>
    if (ms < 10) USART2_Print("0");
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2b09      	cmp	r3, #9
 80031fe:	d802      	bhi.n	8003206 <USART2_PrintModBusResponse+0xda>
 8003200:	480f      	ldr	r0, [pc, #60]	; (8003240 <USART2_PrintModBusResponse+0x114>)
 8003202:	f7ff fe49 	bl	8002e98 <USART2_Print>
    USART2_PrintNum(ms);
 8003206:	68f8      	ldr	r0, [r7, #12]
 8003208:	f7ff fe5e 	bl	8002ec8 <USART2_PrintNum>
    USART2_Print(" - ");
 800320c:	480e      	ldr	r0, [pc, #56]	; (8003248 <USART2_PrintModBusResponse+0x11c>)
 800320e:	f7ff fe43 	bl	8002e98 <USART2_Print>

    /* Выводим данные ответа */
    USART2_PrintHexBuffer(data, length);
 8003212:	887b      	ldrh	r3, [r7, #2]
 8003214:	4619      	mov	r1, r3
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f7ff fed0 	bl	8002fbc <USART2_PrintHexBuffer>
    USART2_Print("\r\n");
 800321c:	480b      	ldr	r0, [pc, #44]	; (800324c <USART2_PrintModBusResponse+0x120>)
 800321e:	f7ff fe3b 	bl	8002e98 <USART2_Print>
 8003222:	e000      	b.n	8003226 <USART2_PrintModBusResponse+0xfa>
    if (length == 0) return;
 8003224:	bf00      	nop
}
 8003226:	3720      	adds	r7, #32
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}
 800322c:	0800876c 	.word	0x0800876c
 8003230:	95217cb1 	.word	0x95217cb1
 8003234:	0036ee80 	.word	0x0036ee80
 8003238:	45e7b273 	.word	0x45e7b273
 800323c:	10624dd3 	.word	0x10624dd3
 8003240:	0800873c 	.word	0x0800873c
 8003244:	08008760 	.word	0x08008760
 8003248:	08008764 	.word	0x08008764
 800324c:	08008768 	.word	0x08008768

08003250 <ModBus_DebugFrame>:

/**
  * @brief  Вывод ModBus фрейма в детальном формате
  */
void ModBus_DebugFrame(const uint8_t* frame, uint16_t length, const char* prefix)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b08a      	sub	sp, #40	; 0x28
 8003254:	af00      	add	r7, sp, #0
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	460b      	mov	r3, r1
 800325a:	607a      	str	r2, [r7, #4]
 800325c:	817b      	strh	r3, [r7, #10]
    if (length == 0) return;
 800325e:	897b      	ldrh	r3, [r7, #10]
 8003260:	2b00      	cmp	r3, #0
 8003262:	f000 81d4 	beq.w	800360e <ModBus_DebugFrame+0x3be>

    USART2_Print("[MODBUS] ");
 8003266:	48b0      	ldr	r0, [pc, #704]	; (8003528 <ModBus_DebugFrame+0x2d8>)
 8003268:	f7ff fe16 	bl	8002e98 <USART2_Print>
    USART2_Print(prefix);
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f7ff fe13 	bl	8002e98 <USART2_Print>
    USART2_Print(": ");
 8003272:	48ae      	ldr	r0, [pc, #696]	; (800352c <ModBus_DebugFrame+0x2dc>)
 8003274:	f7ff fe10 	bl	8002e98 <USART2_Print>

    /* Вывод hex */
    for(uint16_t i = 0; i < length; i++) {
 8003278:	2300      	movs	r3, #0
 800327a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800327c:	e00c      	b.n	8003298 <ModBus_DebugFrame+0x48>
        USART2_PrintHexByte(frame[i]);
 800327e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003280:	68fa      	ldr	r2, [r7, #12]
 8003282:	4413      	add	r3, r2
 8003284:	781b      	ldrb	r3, [r3, #0]
 8003286:	4618      	mov	r0, r3
 8003288:	f7ff fe68 	bl	8002f5c <USART2_PrintHexByte>
        USART2_Print(" ");
 800328c:	48a8      	ldr	r0, [pc, #672]	; (8003530 <ModBus_DebugFrame+0x2e0>)
 800328e:	f7ff fe03 	bl	8002e98 <USART2_Print>
    for(uint16_t i = 0; i < length; i++) {
 8003292:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003294:	3301      	adds	r3, #1
 8003296:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003298:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800329a:	897b      	ldrh	r3, [r7, #10]
 800329c:	429a      	cmp	r2, r3
 800329e:	d3ee      	bcc.n	800327e <ModBus_DebugFrame+0x2e>
    }

    USART2_Print(" | ");
 80032a0:	48a4      	ldr	r0, [pc, #656]	; (8003534 <ModBus_DebugFrame+0x2e4>)
 80032a2:	f7ff fdf9 	bl	8002e98 <USART2_Print>

    /* Парсинг фрейма */
    if (length >= 3) {
 80032a6:	897b      	ldrh	r3, [r7, #10]
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	f240 8179 	bls.w	80035a0 <ModBus_DebugFrame+0x350>
        uint8_t addr = frame[0];
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        uint8_t func = frame[1];
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	785b      	ldrb	r3, [r3, #1]
 80032ba:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

        USART2_Print("Addr=");
 80032be:	489e      	ldr	r0, [pc, #632]	; (8003538 <ModBus_DebugFrame+0x2e8>)
 80032c0:	f7ff fdea 	bl	8002e98 <USART2_Print>
        USART2_PrintNum(addr);
 80032c4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7ff fdfd 	bl	8002ec8 <USART2_PrintNum>
        USART2_Print(" Func=");
 80032ce:	489b      	ldr	r0, [pc, #620]	; (800353c <ModBus_DebugFrame+0x2ec>)
 80032d0:	f7ff fde2 	bl	8002e98 <USART2_Print>
        USART2_PrintHexByte(func);
 80032d4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80032d8:	4618      	mov	r0, r3
 80032da:	f7ff fe3f 	bl	8002f5c <USART2_PrintHexByte>

        switch(func) {
 80032de:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80032e2:	2b10      	cmp	r3, #16
 80032e4:	dc4a      	bgt.n	800337c <ModBus_DebugFrame+0x12c>
 80032e6:	2b03      	cmp	r3, #3
 80032e8:	da24      	bge.n	8003334 <ModBus_DebugFrame+0xe4>
 80032ea:	e155      	b.n	8003598 <ModBus_DebugFrame+0x348>
 80032ec:	3b83      	subs	r3, #131	; 0x83
 80032ee:	2b0d      	cmp	r3, #13
 80032f0:	f200 8152 	bhi.w	8003598 <ModBus_DebugFrame+0x348>
 80032f4:	a201      	add	r2, pc, #4	; (adr r2, 80032fc <ModBus_DebugFrame+0xac>)
 80032f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032fa:	bf00      	nop
 80032fc:	080034f5 	.word	0x080034f5
 8003300:	0800350f 	.word	0x0800350f
 8003304:	08003599 	.word	0x08003599
 8003308:	08003565 	.word	0x08003565
 800330c:	08003599 	.word	0x08003599
 8003310:	08003599 	.word	0x08003599
 8003314:	08003599 	.word	0x08003599
 8003318:	08003599 	.word	0x08003599
 800331c:	08003599 	.word	0x08003599
 8003320:	08003599 	.word	0x08003599
 8003324:	08003599 	.word	0x08003599
 8003328:	08003599 	.word	0x08003599
 800332c:	08003599 	.word	0x08003599
 8003330:	0800357f 	.word	0x0800357f
 8003334:	3b03      	subs	r3, #3
 8003336:	2b0d      	cmp	r3, #13
 8003338:	f200 812e 	bhi.w	8003598 <ModBus_DebugFrame+0x348>
 800333c:	a201      	add	r2, pc, #4	; (adr r2, 8003344 <ModBus_DebugFrame+0xf4>)
 800333e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003342:	bf00      	nop
 8003344:	08003389 	.word	0x08003389
 8003348:	080033df 	.word	0x080033df
 800334c:	08003599 	.word	0x08003599
 8003350:	08003435 	.word	0x08003435
 8003354:	08003599 	.word	0x08003599
 8003358:	08003599 	.word	0x08003599
 800335c:	08003599 	.word	0x08003599
 8003360:	08003599 	.word	0x08003599
 8003364:	08003599 	.word	0x08003599
 8003368:	08003599 	.word	0x08003599
 800336c:	08003599 	.word	0x08003599
 8003370:	08003599 	.word	0x08003599
 8003374:	08003599 	.word	0x08003599
 8003378:	0800348b 	.word	0x0800348b
 800337c:	2b90      	cmp	r3, #144	; 0x90
 800337e:	f300 810b 	bgt.w	8003598 <ModBus_DebugFrame+0x348>
 8003382:	2b83      	cmp	r3, #131	; 0x83
 8003384:	dab2      	bge.n	80032ec <ModBus_DebugFrame+0x9c>
 8003386:	e107      	b.n	8003598 <ModBus_DebugFrame+0x348>
            case 0x03: /* Read Holding Registers */
                if (length >= 8) {
 8003388:	897b      	ldrh	r3, [r7, #10]
 800338a:	2b07      	cmp	r3, #7
 800338c:	f240 810a 	bls.w	80035a4 <ModBus_DebugFrame+0x354>
                    uint16_t start = (frame[2] << 8) | frame[3];
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	3302      	adds	r3, #2
 8003394:	781b      	ldrb	r3, [r3, #0]
 8003396:	021b      	lsls	r3, r3, #8
 8003398:	b21a      	sxth	r2, r3
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	3303      	adds	r3, #3
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	b21b      	sxth	r3, r3
 80033a2:	4313      	orrs	r3, r2
 80033a4:	b21b      	sxth	r3, r3
 80033a6:	82bb      	strh	r3, [r7, #20]
                    uint16_t count = (frame[4] << 8) | frame[5];
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	3304      	adds	r3, #4
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	021b      	lsls	r3, r3, #8
 80033b0:	b21a      	sxth	r2, r3
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	3305      	adds	r3, #5
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	b21b      	sxth	r3, r3
 80033ba:	4313      	orrs	r3, r2
 80033bc:	b21b      	sxth	r3, r3
 80033be:	827b      	strh	r3, [r7, #18]
                    USART2_Print(" ReadHold Start=");
 80033c0:	485f      	ldr	r0, [pc, #380]	; (8003540 <ModBus_DebugFrame+0x2f0>)
 80033c2:	f7ff fd69 	bl	8002e98 <USART2_Print>
                    USART2_PrintNum(start);
 80033c6:	8abb      	ldrh	r3, [r7, #20]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f7ff fd7d 	bl	8002ec8 <USART2_PrintNum>
                    USART2_Print(" Count=");
 80033ce:	485d      	ldr	r0, [pc, #372]	; (8003544 <ModBus_DebugFrame+0x2f4>)
 80033d0:	f7ff fd62 	bl	8002e98 <USART2_Print>
                    USART2_PrintNum(count);
 80033d4:	8a7b      	ldrh	r3, [r7, #18]
 80033d6:	4618      	mov	r0, r3
 80033d8:	f7ff fd76 	bl	8002ec8 <USART2_PrintNum>
                }
                break;
 80033dc:	e0e2      	b.n	80035a4 <ModBus_DebugFrame+0x354>

            case 0x04: /* Read Input Registers */
                if (length >= 8) {
 80033de:	897b      	ldrh	r3, [r7, #10]
 80033e0:	2b07      	cmp	r3, #7
 80033e2:	f240 80e1 	bls.w	80035a8 <ModBus_DebugFrame+0x358>
                    uint16_t start = (frame[2] << 8) | frame[3];
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	3302      	adds	r3, #2
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	021b      	lsls	r3, r3, #8
 80033ee:	b21a      	sxth	r2, r3
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	3303      	adds	r3, #3
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	b21b      	sxth	r3, r3
 80033f8:	4313      	orrs	r3, r2
 80033fa:	b21b      	sxth	r3, r3
 80033fc:	833b      	strh	r3, [r7, #24]
                    uint16_t count = (frame[4] << 8) | frame[5];
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	3304      	adds	r3, #4
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	021b      	lsls	r3, r3, #8
 8003406:	b21a      	sxth	r2, r3
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	3305      	adds	r3, #5
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	b21b      	sxth	r3, r3
 8003410:	4313      	orrs	r3, r2
 8003412:	b21b      	sxth	r3, r3
 8003414:	82fb      	strh	r3, [r7, #22]
                    USART2_Print(" ReadInput Start=");
 8003416:	484c      	ldr	r0, [pc, #304]	; (8003548 <ModBus_DebugFrame+0x2f8>)
 8003418:	f7ff fd3e 	bl	8002e98 <USART2_Print>
                    USART2_PrintNum(start);
 800341c:	8b3b      	ldrh	r3, [r7, #24]
 800341e:	4618      	mov	r0, r3
 8003420:	f7ff fd52 	bl	8002ec8 <USART2_PrintNum>
                    USART2_Print(" Count=");
 8003424:	4847      	ldr	r0, [pc, #284]	; (8003544 <ModBus_DebugFrame+0x2f4>)
 8003426:	f7ff fd37 	bl	8002e98 <USART2_Print>
                    USART2_PrintNum(count);
 800342a:	8afb      	ldrh	r3, [r7, #22]
 800342c:	4618      	mov	r0, r3
 800342e:	f7ff fd4b 	bl	8002ec8 <USART2_PrintNum>
                }
                break;
 8003432:	e0b9      	b.n	80035a8 <ModBus_DebugFrame+0x358>

            case 0x06: /* Write Single Register */
                if (length >= 8) {
 8003434:	897b      	ldrh	r3, [r7, #10]
 8003436:	2b07      	cmp	r3, #7
 8003438:	f240 80b8 	bls.w	80035ac <ModBus_DebugFrame+0x35c>
                    uint16_t reg = (frame[2] << 8) | frame[3];
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	3302      	adds	r3, #2
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	021b      	lsls	r3, r3, #8
 8003444:	b21a      	sxth	r2, r3
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	3303      	adds	r3, #3
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	b21b      	sxth	r3, r3
 800344e:	4313      	orrs	r3, r2
 8003450:	b21b      	sxth	r3, r3
 8003452:	83bb      	strh	r3, [r7, #28]
                    uint16_t value = (frame[4] << 8) | frame[5];
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	3304      	adds	r3, #4
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	021b      	lsls	r3, r3, #8
 800345c:	b21a      	sxth	r2, r3
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	3305      	adds	r3, #5
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	b21b      	sxth	r3, r3
 8003466:	4313      	orrs	r3, r2
 8003468:	b21b      	sxth	r3, r3
 800346a:	837b      	strh	r3, [r7, #26]
                    USART2_Print(" WriteSingle Reg=");
 800346c:	4837      	ldr	r0, [pc, #220]	; (800354c <ModBus_DebugFrame+0x2fc>)
 800346e:	f7ff fd13 	bl	8002e98 <USART2_Print>
                    USART2_PrintNum(reg);
 8003472:	8bbb      	ldrh	r3, [r7, #28]
 8003474:	4618      	mov	r0, r3
 8003476:	f7ff fd27 	bl	8002ec8 <USART2_PrintNum>
                    USART2_Print(" Value=");
 800347a:	4835      	ldr	r0, [pc, #212]	; (8003550 <ModBus_DebugFrame+0x300>)
 800347c:	f7ff fd0c 	bl	8002e98 <USART2_Print>
                    USART2_PrintNum(value);
 8003480:	8b7b      	ldrh	r3, [r7, #26]
 8003482:	4618      	mov	r0, r3
 8003484:	f7ff fd20 	bl	8002ec8 <USART2_PrintNum>
                }
                break;
 8003488:	e090      	b.n	80035ac <ModBus_DebugFrame+0x35c>

            case 0x10: /* Write Multiple Registers */
                if (length >= 9) {
 800348a:	897b      	ldrh	r3, [r7, #10]
 800348c:	2b08      	cmp	r3, #8
 800348e:	f240 808f 	bls.w	80035b0 <ModBus_DebugFrame+0x360>
                    uint16_t start = (frame[2] << 8) | frame[3];
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	3302      	adds	r3, #2
 8003496:	781b      	ldrb	r3, [r3, #0]
 8003498:	021b      	lsls	r3, r3, #8
 800349a:	b21a      	sxth	r2, r3
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	3303      	adds	r3, #3
 80034a0:	781b      	ldrb	r3, [r3, #0]
 80034a2:	b21b      	sxth	r3, r3
 80034a4:	4313      	orrs	r3, r2
 80034a6:	b21b      	sxth	r3, r3
 80034a8:	847b      	strh	r3, [r7, #34]	; 0x22
                    uint16_t count = (frame[4] << 8) | frame[5];
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	3304      	adds	r3, #4
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	021b      	lsls	r3, r3, #8
 80034b2:	b21a      	sxth	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	3305      	adds	r3, #5
 80034b8:	781b      	ldrb	r3, [r3, #0]
 80034ba:	b21b      	sxth	r3, r3
 80034bc:	4313      	orrs	r3, r2
 80034be:	b21b      	sxth	r3, r3
 80034c0:	843b      	strh	r3, [r7, #32]
                    uint8_t byte_count = frame[6];
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	799b      	ldrb	r3, [r3, #6]
 80034c6:	77fb      	strb	r3, [r7, #31]
                    USART2_Print(" WriteMulti Start=");
 80034c8:	4822      	ldr	r0, [pc, #136]	; (8003554 <ModBus_DebugFrame+0x304>)
 80034ca:	f7ff fce5 	bl	8002e98 <USART2_Print>
                    USART2_PrintNum(start);
 80034ce:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80034d0:	4618      	mov	r0, r3
 80034d2:	f7ff fcf9 	bl	8002ec8 <USART2_PrintNum>
                    USART2_Print(" Count=");
 80034d6:	481b      	ldr	r0, [pc, #108]	; (8003544 <ModBus_DebugFrame+0x2f4>)
 80034d8:	f7ff fcde 	bl	8002e98 <USART2_Print>
                    USART2_PrintNum(count);
 80034dc:	8c3b      	ldrh	r3, [r7, #32]
 80034de:	4618      	mov	r0, r3
 80034e0:	f7ff fcf2 	bl	8002ec8 <USART2_PrintNum>
                    USART2_Print(" Bytes=");
 80034e4:	481c      	ldr	r0, [pc, #112]	; (8003558 <ModBus_DebugFrame+0x308>)
 80034e6:	f7ff fcd7 	bl	8002e98 <USART2_Print>
                    USART2_PrintNum(byte_count);
 80034ea:	7ffb      	ldrb	r3, [r7, #31]
 80034ec:	4618      	mov	r0, r3
 80034ee:	f7ff fceb 	bl	8002ec8 <USART2_PrintNum>
                }
                break;
 80034f2:	e05d      	b.n	80035b0 <ModBus_DebugFrame+0x360>

            case 0x83: /* Exception for 0x03 */
                USART2_Print(" Exception(0x03) Code=");
 80034f4:	4819      	ldr	r0, [pc, #100]	; (800355c <ModBus_DebugFrame+0x30c>)
 80034f6:	f7ff fccf 	bl	8002e98 <USART2_Print>
                if (length >= 3) {
 80034fa:	897b      	ldrh	r3, [r7, #10]
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d959      	bls.n	80035b4 <ModBus_DebugFrame+0x364>
                    USART2_PrintHexByte(frame[2]);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	3302      	adds	r3, #2
 8003504:	781b      	ldrb	r3, [r3, #0]
 8003506:	4618      	mov	r0, r3
 8003508:	f7ff fd28 	bl	8002f5c <USART2_PrintHexByte>
                }
                break;
 800350c:	e052      	b.n	80035b4 <ModBus_DebugFrame+0x364>

            case 0x84: /* Exception for 0x04 */
                USART2_Print(" Exception(0x04) Code=");
 800350e:	4814      	ldr	r0, [pc, #80]	; (8003560 <ModBus_DebugFrame+0x310>)
 8003510:	f7ff fcc2 	bl	8002e98 <USART2_Print>
                if (length >= 3) {
 8003514:	897b      	ldrh	r3, [r7, #10]
 8003516:	2b02      	cmp	r3, #2
 8003518:	d94e      	bls.n	80035b8 <ModBus_DebugFrame+0x368>
                    USART2_PrintHexByte(frame[2]);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	3302      	adds	r3, #2
 800351e:	781b      	ldrb	r3, [r3, #0]
 8003520:	4618      	mov	r0, r3
 8003522:	f7ff fd1b 	bl	8002f5c <USART2_PrintHexByte>
                }
                break;
 8003526:	e047      	b.n	80035b8 <ModBus_DebugFrame+0x368>
 8003528:	08008778 	.word	0x08008778
 800352c:	08008784 	.word	0x08008784
 8003530:	08008754 	.word	0x08008754
 8003534:	08008788 	.word	0x08008788
 8003538:	0800878c 	.word	0x0800878c
 800353c:	08008794 	.word	0x08008794
 8003540:	0800879c 	.word	0x0800879c
 8003544:	080087b0 	.word	0x080087b0
 8003548:	080087b8 	.word	0x080087b8
 800354c:	080087cc 	.word	0x080087cc
 8003550:	080087e0 	.word	0x080087e0
 8003554:	080087e8 	.word	0x080087e8
 8003558:	080087fc 	.word	0x080087fc
 800355c:	08008804 	.word	0x08008804
 8003560:	0800881c 	.word	0x0800881c

            case 0x86: /* Exception for 0x06 */
                USART2_Print(" Exception(0x06) Code=");
 8003564:	482c      	ldr	r0, [pc, #176]	; (8003618 <ModBus_DebugFrame+0x3c8>)
 8003566:	f7ff fc97 	bl	8002e98 <USART2_Print>
                if (length >= 3) {
 800356a:	897b      	ldrh	r3, [r7, #10]
 800356c:	2b02      	cmp	r3, #2
 800356e:	d925      	bls.n	80035bc <ModBus_DebugFrame+0x36c>
                    USART2_PrintHexByte(frame[2]);
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	3302      	adds	r3, #2
 8003574:	781b      	ldrb	r3, [r3, #0]
 8003576:	4618      	mov	r0, r3
 8003578:	f7ff fcf0 	bl	8002f5c <USART2_PrintHexByte>
                }
                break;
 800357c:	e01e      	b.n	80035bc <ModBus_DebugFrame+0x36c>

            case 0x90: /* Exception for 0x10 */
                USART2_Print(" Exception(0x10) Code=");
 800357e:	4827      	ldr	r0, [pc, #156]	; (800361c <ModBus_DebugFrame+0x3cc>)
 8003580:	f7ff fc8a 	bl	8002e98 <USART2_Print>
                if (length >= 3) {
 8003584:	897b      	ldrh	r3, [r7, #10]
 8003586:	2b02      	cmp	r3, #2
 8003588:	d91a      	bls.n	80035c0 <ModBus_DebugFrame+0x370>
                    USART2_PrintHexByte(frame[2]);
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	3302      	adds	r3, #2
 800358e:	781b      	ldrb	r3, [r3, #0]
 8003590:	4618      	mov	r0, r3
 8003592:	f7ff fce3 	bl	8002f5c <USART2_PrintHexByte>
                }
                break;
 8003596:	e013      	b.n	80035c0 <ModBus_DebugFrame+0x370>

            default:
                USART2_Print(" Unknown function");
 8003598:	4821      	ldr	r0, [pc, #132]	; (8003620 <ModBus_DebugFrame+0x3d0>)
 800359a:	f7ff fc7d 	bl	8002e98 <USART2_Print>
                break;
 800359e:	e010      	b.n	80035c2 <ModBus_DebugFrame+0x372>
        }
    }
 80035a0:	bf00      	nop
 80035a2:	e00e      	b.n	80035c2 <ModBus_DebugFrame+0x372>
                break;
 80035a4:	bf00      	nop
 80035a6:	e00c      	b.n	80035c2 <ModBus_DebugFrame+0x372>
                break;
 80035a8:	bf00      	nop
 80035aa:	e00a      	b.n	80035c2 <ModBus_DebugFrame+0x372>
                break;
 80035ac:	bf00      	nop
 80035ae:	e008      	b.n	80035c2 <ModBus_DebugFrame+0x372>
                break;
 80035b0:	bf00      	nop
 80035b2:	e006      	b.n	80035c2 <ModBus_DebugFrame+0x372>
                break;
 80035b4:	bf00      	nop
 80035b6:	e004      	b.n	80035c2 <ModBus_DebugFrame+0x372>
                break;
 80035b8:	bf00      	nop
 80035ba:	e002      	b.n	80035c2 <ModBus_DebugFrame+0x372>
                break;
 80035bc:	bf00      	nop
 80035be:	e000      	b.n	80035c2 <ModBus_DebugFrame+0x372>
                break;
 80035c0:	bf00      	nop

    /* Проверка CRC */
    if (length >= 2) {
 80035c2:	897b      	ldrh	r3, [r7, #10]
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d91e      	bls.n	8003606 <ModBus_DebugFrame+0x3b6>
        uint16_t recv_crc = (frame[length-1] << 8) | frame[length-2];
 80035c8:	897b      	ldrh	r3, [r7, #10]
 80035ca:	3b01      	subs	r3, #1
 80035cc:	68fa      	ldr	r2, [r7, #12]
 80035ce:	4413      	add	r3, r2
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	021b      	lsls	r3, r3, #8
 80035d4:	b21a      	sxth	r2, r3
 80035d6:	897b      	ldrh	r3, [r7, #10]
 80035d8:	3b02      	subs	r3, #2
 80035da:	68f9      	ldr	r1, [r7, #12]
 80035dc:	440b      	add	r3, r1
 80035de:	781b      	ldrb	r3, [r3, #0]
 80035e0:	b21b      	sxth	r3, r3
 80035e2:	4313      	orrs	r3, r2
 80035e4:	b21b      	sxth	r3, r3
 80035e6:	823b      	strh	r3, [r7, #16]
        USART2_Print(" CRC=");
 80035e8:	480e      	ldr	r0, [pc, #56]	; (8003624 <ModBus_DebugFrame+0x3d4>)
 80035ea:	f7ff fc55 	bl	8002e98 <USART2_Print>
        USART2_PrintHexByte((recv_crc >> 8) & 0xFF);
 80035ee:	8a3b      	ldrh	r3, [r7, #16]
 80035f0:	0a1b      	lsrs	r3, r3, #8
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	4618      	mov	r0, r3
 80035f8:	f7ff fcb0 	bl	8002f5c <USART2_PrintHexByte>
        USART2_PrintHexByte(recv_crc & 0xFF);
 80035fc:	8a3b      	ldrh	r3, [r7, #16]
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	4618      	mov	r0, r3
 8003602:	f7ff fcab 	bl	8002f5c <USART2_PrintHexByte>
    }

    USART2_Print("\r\n");
 8003606:	4808      	ldr	r0, [pc, #32]	; (8003628 <ModBus_DebugFrame+0x3d8>)
 8003608:	f7ff fc46 	bl	8002e98 <USART2_Print>
 800360c:	e000      	b.n	8003610 <ModBus_DebugFrame+0x3c0>
    if (length == 0) return;
 800360e:	bf00      	nop
}
 8003610:	3728      	adds	r7, #40	; 0x28
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	08008834 	.word	0x08008834
 800361c:	0800884c 	.word	0x0800884c
 8003620:	08008864 	.word	0x08008864
 8003624:	08008878 	.word	0x08008878
 8003628:	08008768 	.word	0x08008768

0800362c <float_to_str>:

/**
  * @brief  Преобразование float в строку
  */
void float_to_str(float value, char* buffer, int decimals)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b094      	sub	sp, #80	; 0x50
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
    int offset = 0;
 8003638:	2300      	movs	r3, #0
 800363a:	64fb      	str	r3, [r7, #76]	; 0x4c
    char temp_buffer[32];

    if (value < 0) {
 800363c:	f04f 0100 	mov.w	r1, #0
 8003640:	68f8      	ldr	r0, [r7, #12]
 8003642:	f7fd f837 	bl	80006b4 <__aeabi_fcmplt>
 8003646:	4603      	mov	r3, r0
 8003648:	2b00      	cmp	r3, #0
 800364a:	d007      	beq.n	800365c <float_to_str+0x30>
        temp_buffer[0] = '-';
 800364c:	232d      	movs	r3, #45	; 0x2d
 800364e:	743b      	strb	r3, [r7, #16]
        value = -value;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003656:	60fb      	str	r3, [r7, #12]
        offset = 1;
 8003658:	2301      	movs	r3, #1
 800365a:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    int int_part = (int)value;
 800365c:	68f8      	ldr	r0, [r7, #12]
 800365e:	f7fd f851 	bl	8000704 <__aeabi_f2iz>
 8003662:	4603      	mov	r3, r0
 8003664:	64bb      	str	r3, [r7, #72]	; 0x48
    float frac_part = value - (float)int_part;
 8003666:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003668:	f7fc fe32 	bl	80002d0 <__aeabi_i2f>
 800366c:	4603      	mov	r3, r0
 800366e:	4619      	mov	r1, r3
 8003670:	68f8      	ldr	r0, [r7, #12]
 8003672:	f7fc fd77 	bl	8000164 <__aeabi_fsub>
 8003676:	4603      	mov	r3, r0
 8003678:	647b      	str	r3, [r7, #68]	; 0x44

    /* Преобразуем целую часть */
    if (int_part == 0) {
 800367a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800367c:	2b00      	cmp	r3, #0
 800367e:	d109      	bne.n	8003694 <float_to_str+0x68>
        temp_buffer[offset] = '0';
 8003680:	f107 0210 	add.w	r2, r7, #16
 8003684:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003686:	4413      	add	r3, r2
 8003688:	2230      	movs	r2, #48	; 0x30
 800368a:	701a      	strb	r2, [r3, #0]
        offset += 1;
 800368c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800368e:	3301      	adds	r3, #1
 8003690:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003692:	e061      	b.n	8003758 <float_to_str+0x12c>
    } else {
        int i = 0;
 8003694:	2300      	movs	r3, #0
 8003696:	643b      	str	r3, [r7, #64]	; 0x40
        while (int_part > 0 && i < 15) {
 8003698:	e020      	b.n	80036dc <float_to_str+0xb0>
            temp_buffer[offset + i] = (int_part % 10) + '0';
 800369a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800369c:	4b56      	ldr	r3, [pc, #344]	; (80037f8 <float_to_str+0x1cc>)
 800369e:	fb83 1302 	smull	r1, r3, r3, r2
 80036a2:	1099      	asrs	r1, r3, #2
 80036a4:	17d3      	asrs	r3, r2, #31
 80036a6:	1ac9      	subs	r1, r1, r3
 80036a8:	460b      	mov	r3, r1
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	440b      	add	r3, r1
 80036ae:	005b      	lsls	r3, r3, #1
 80036b0:	1ad1      	subs	r1, r2, r3
 80036b2:	b2ca      	uxtb	r2, r1
 80036b4:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80036b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036b8:	440b      	add	r3, r1
 80036ba:	3230      	adds	r2, #48	; 0x30
 80036bc:	b2d2      	uxtb	r2, r2
 80036be:	3350      	adds	r3, #80	; 0x50
 80036c0:	443b      	add	r3, r7
 80036c2:	f803 2c40 	strb.w	r2, [r3, #-64]
            int_part /= 10;
 80036c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036c8:	4a4b      	ldr	r2, [pc, #300]	; (80037f8 <float_to_str+0x1cc>)
 80036ca:	fb82 1203 	smull	r1, r2, r2, r3
 80036ce:	1092      	asrs	r2, r2, #2
 80036d0:	17db      	asrs	r3, r3, #31
 80036d2:	1ad3      	subs	r3, r2, r3
 80036d4:	64bb      	str	r3, [r7, #72]	; 0x48
            i++;
 80036d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036d8:	3301      	adds	r3, #1
 80036da:	643b      	str	r3, [r7, #64]	; 0x40
        while (int_part > 0 && i < 15) {
 80036dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036de:	2b00      	cmp	r3, #0
 80036e0:	dd02      	ble.n	80036e8 <float_to_str+0xbc>
 80036e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80036e4:	2b0e      	cmp	r3, #14
 80036e6:	ddd8      	ble.n	800369a <float_to_str+0x6e>
        }
        
        /* Переворачиваем цифры */
        for (int j = 0; j < i/2; j++) {
 80036e8:	2300      	movs	r3, #0
 80036ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036ec:	e028      	b.n	8003740 <float_to_str+0x114>
            char temp = temp_buffer[offset + j];
 80036ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80036f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036f2:	4413      	add	r3, r2
 80036f4:	3350      	adds	r3, #80	; 0x50
 80036f6:	443b      	add	r3, r7
 80036f8:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 80036fc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            temp_buffer[offset + j] = temp_buffer[offset + i - j - 1];
 8003700:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003702:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003704:	441a      	add	r2, r3
 8003706:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	1e5a      	subs	r2, r3, #1
 800370c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800370e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003710:	440b      	add	r3, r1
 8003712:	3250      	adds	r2, #80	; 0x50
 8003714:	443a      	add	r2, r7
 8003716:	f812 2c40 	ldrb.w	r2, [r2, #-64]
 800371a:	3350      	adds	r3, #80	; 0x50
 800371c:	443b      	add	r3, r7
 800371e:	f803 2c40 	strb.w	r2, [r3, #-64]
            temp_buffer[offset + i - j - 1] = temp;
 8003722:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003724:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003726:	441a      	add	r2, r3
 8003728:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	3b01      	subs	r3, #1
 800372e:	3350      	adds	r3, #80	; 0x50
 8003730:	443b      	add	r3, r7
 8003732:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8003736:	f803 2c40 	strb.w	r2, [r3, #-64]
        for (int j = 0; j < i/2; j++) {
 800373a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800373c:	3301      	adds	r3, #1
 800373e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003740:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003742:	0fda      	lsrs	r2, r3, #31
 8003744:	4413      	add	r3, r2
 8003746:	105b      	asrs	r3, r3, #1
 8003748:	461a      	mov	r2, r3
 800374a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800374c:	4293      	cmp	r3, r2
 800374e:	dbce      	blt.n	80036ee <float_to_str+0xc2>
        }
        offset += i;
 8003750:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003752:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003754:	4413      	add	r3, r2
 8003756:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    /* Добавляем дробную часть */
    if (decimals > 0) {
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	dd3b      	ble.n	80037d6 <float_to_str+0x1aa>
        temp_buffer[offset] = '.';
 800375e:	f107 0210 	add.w	r2, r7, #16
 8003762:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003764:	4413      	add	r3, r2
 8003766:	222e      	movs	r2, #46	; 0x2e
 8003768:	701a      	strb	r2, [r3, #0]
        offset++;
 800376a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800376c:	3301      	adds	r3, #1
 800376e:	64fb      	str	r3, [r7, #76]	; 0x4c
        
        for (int i = 0; i < decimals; i++) {
 8003770:	2300      	movs	r3, #0
 8003772:	63bb      	str	r3, [r7, #56]	; 0x38
 8003774:	e022      	b.n	80037bc <float_to_str+0x190>
            frac_part *= 10.0f;
 8003776:	4921      	ldr	r1, [pc, #132]	; (80037fc <float_to_str+0x1d0>)
 8003778:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800377a:	f7fc fdfd 	bl	8000378 <__aeabi_fmul>
 800377e:	4603      	mov	r3, r0
 8003780:	647b      	str	r3, [r7, #68]	; 0x44
            int digit = (int)frac_part;
 8003782:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003784:	f7fc ffbe 	bl	8000704 <__aeabi_f2iz>
 8003788:	4603      	mov	r3, r0
 800378a:	633b      	str	r3, [r7, #48]	; 0x30
            temp_buffer[offset + i] = digit + '0';
 800378c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800378e:	b2da      	uxtb	r2, r3
 8003790:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8003792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003794:	440b      	add	r3, r1
 8003796:	3230      	adds	r2, #48	; 0x30
 8003798:	b2d2      	uxtb	r2, r2
 800379a:	3350      	adds	r3, #80	; 0x50
 800379c:	443b      	add	r3, r7
 800379e:	f803 2c40 	strb.w	r2, [r3, #-64]
            frac_part -= (float)digit;
 80037a2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80037a4:	f7fc fd94 	bl	80002d0 <__aeabi_i2f>
 80037a8:	4603      	mov	r3, r0
 80037aa:	4619      	mov	r1, r3
 80037ac:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80037ae:	f7fc fcd9 	bl	8000164 <__aeabi_fsub>
 80037b2:	4603      	mov	r3, r0
 80037b4:	647b      	str	r3, [r7, #68]	; 0x44
        for (int i = 0; i < decimals; i++) {
 80037b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037b8:	3301      	adds	r3, #1
 80037ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80037bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	dbd8      	blt.n	8003776 <float_to_str+0x14a>
        }
        temp_buffer[offset + decimals] = '\0';
 80037c4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4413      	add	r3, r2
 80037ca:	3350      	adds	r3, #80	; 0x50
 80037cc:	443b      	add	r3, r7
 80037ce:	2200      	movs	r2, #0
 80037d0:	f803 2c40 	strb.w	r2, [r3, #-64]
 80037d4:	e005      	b.n	80037e2 <float_to_str+0x1b6>
    } else {
        temp_buffer[offset] = '\0';
 80037d6:	f107 0210 	add.w	r2, r7, #16
 80037da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037dc:	4413      	add	r3, r2
 80037de:	2200      	movs	r2, #0
 80037e0:	701a      	strb	r2, [r3, #0]
    }

    /* Копируем в выходной буфер */
    strcpy(buffer, temp_buffer);
 80037e2:	f107 0310 	add.w	r3, r7, #16
 80037e6:	4619      	mov	r1, r3
 80037e8:	68b8      	ldr	r0, [r7, #8]
 80037ea:	f003 fe2f 	bl	800744c <strcpy>
 80037ee:	bf00      	nop
 80037f0:	3750      	adds	r7, #80	; 0x50
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	66666667 	.word	0x66666667
 80037fc:	41200000 	.word	0x41200000

08003800 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003800:	480c      	ldr	r0, [pc, #48]	; (8003834 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003802:	490d      	ldr	r1, [pc, #52]	; (8003838 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003804:	4a0d      	ldr	r2, [pc, #52]	; (800383c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003806:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003808:	e002      	b.n	8003810 <LoopCopyDataInit>

0800380a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800380a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800380c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800380e:	3304      	adds	r3, #4

08003810 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003810:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003812:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003814:	d3f9      	bcc.n	800380a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003816:	4a0a      	ldr	r2, [pc, #40]	; (8003840 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003818:	4c0a      	ldr	r4, [pc, #40]	; (8003844 <LoopFillZerobss+0x22>)
  movs r3, #0
 800381a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800381c:	e001      	b.n	8003822 <LoopFillZerobss>

0800381e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800381e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003820:	3204      	adds	r2, #4

08003822 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003822:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003824:	d3fb      	bcc.n	800381e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003826:	f7ff fb31 	bl	8002e8c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800382a:	f003 fde3 	bl	80073f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800382e:	f7fd f933 	bl	8000a98 <main>
  bx lr
 8003832:	4770      	bx	lr
  ldr r0, =_sdata
 8003834:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003838:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 800383c:	080088c0 	.word	0x080088c0
  ldr r2, =_sbss
 8003840:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8003844:	20000454 	.word	0x20000454

08003848 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003848:	e7fe      	b.n	8003848 <CAN1_RX1_IRQHandler>
	...

0800384c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003850:	4b08      	ldr	r3, [pc, #32]	; (8003874 <HAL_Init+0x28>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a07      	ldr	r2, [pc, #28]	; (8003874 <HAL_Init+0x28>)
 8003856:	f043 0310 	orr.w	r3, r3, #16
 800385a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800385c:	2003      	movs	r0, #3
 800385e:	f000 ff2b 	bl	80046b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003862:	200f      	movs	r0, #15
 8003864:	f000 f808 	bl	8003878 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003868:	f7ff f98a 	bl	8002b80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	40022000 	.word	0x40022000

08003878 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003880:	4b12      	ldr	r3, [pc, #72]	; (80038cc <HAL_InitTick+0x54>)
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	4b12      	ldr	r3, [pc, #72]	; (80038d0 <HAL_InitTick+0x58>)
 8003886:	781b      	ldrb	r3, [r3, #0]
 8003888:	4619      	mov	r1, r3
 800388a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800388e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003892:	fbb2 f3f3 	udiv	r3, r2, r3
 8003896:	4618      	mov	r0, r3
 8003898:	f000 ff43 	bl	8004722 <HAL_SYSTICK_Config>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d001      	beq.n	80038a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e00e      	b.n	80038c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2b0f      	cmp	r3, #15
 80038aa:	d80a      	bhi.n	80038c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80038ac:	2200      	movs	r2, #0
 80038ae:	6879      	ldr	r1, [r7, #4]
 80038b0:	f04f 30ff 	mov.w	r0, #4294967295
 80038b4:	f000 ff0b 	bl	80046ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80038b8:	4a06      	ldr	r2, [pc, #24]	; (80038d4 <HAL_InitTick+0x5c>)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80038be:	2300      	movs	r3, #0
 80038c0:	e000      	b.n	80038c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3708      	adds	r7, #8
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	20000010 	.word	0x20000010
 80038d0:	20000018 	.word	0x20000018
 80038d4:	20000014 	.word	0x20000014

080038d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038d8:	b480      	push	{r7}
 80038da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038dc:	4b05      	ldr	r3, [pc, #20]	; (80038f4 <HAL_IncTick+0x1c>)
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	461a      	mov	r2, r3
 80038e2:	4b05      	ldr	r3, [pc, #20]	; (80038f8 <HAL_IncTick+0x20>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4413      	add	r3, r2
 80038e8:	4a03      	ldr	r2, [pc, #12]	; (80038f8 <HAL_IncTick+0x20>)
 80038ea:	6013      	str	r3, [r2, #0]
}
 80038ec:	bf00      	nop
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bc80      	pop	{r7}
 80038f2:	4770      	bx	lr
 80038f4:	20000018 	.word	0x20000018
 80038f8:	20000450 	.word	0x20000450

080038fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038fc:	b480      	push	{r7}
 80038fe:	af00      	add	r7, sp, #0
  return uwTick;
 8003900:	4b02      	ldr	r3, [pc, #8]	; (800390c <HAL_GetTick+0x10>)
 8003902:	681b      	ldr	r3, [r3, #0]
}
 8003904:	4618      	mov	r0, r3
 8003906:	46bd      	mov	sp, r7
 8003908:	bc80      	pop	{r7}
 800390a:	4770      	bx	lr
 800390c:	20000450 	.word	0x20000450

08003910 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b084      	sub	sp, #16
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003918:	f7ff fff0 	bl	80038fc <HAL_GetTick>
 800391c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003928:	d005      	beq.n	8003936 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800392a:	4b0a      	ldr	r3, [pc, #40]	; (8003954 <HAL_Delay+0x44>)
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	461a      	mov	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	4413      	add	r3, r2
 8003934:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003936:	bf00      	nop
 8003938:	f7ff ffe0 	bl	80038fc <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	68fa      	ldr	r2, [r7, #12]
 8003944:	429a      	cmp	r2, r3
 8003946:	d8f7      	bhi.n	8003938 <HAL_Delay+0x28>
  {
  }
}
 8003948:	bf00      	nop
 800394a:	bf00      	nop
 800394c:	3710      	adds	r7, #16
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	20000018 	.word	0x20000018

08003958 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b086      	sub	sp, #24
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003960:	2300      	movs	r3, #0
 8003962:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003964:	2300      	movs	r3, #0
 8003966:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003968:	2300      	movs	r3, #0
 800396a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800396c:	2300      	movs	r3, #0
 800396e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d101      	bne.n	800397a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e0be      	b.n	8003af8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003984:	2b00      	cmp	r3, #0
 8003986:	d109      	bne.n	800399c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003996:	6878      	ldr	r0, [r7, #4]
 8003998:	f7ff f924 	bl	8002be4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800399c:	6878      	ldr	r0, [r7, #4]
 800399e:	f000 fcc7 	bl	8004330 <ADC_ConversionStop_Disable>
 80039a2:	4603      	mov	r3, r0
 80039a4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039aa:	f003 0310 	and.w	r3, r3, #16
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	f040 8099 	bne.w	8003ae6 <HAL_ADC_Init+0x18e>
 80039b4:	7dfb      	ldrb	r3, [r7, #23]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	f040 8095 	bne.w	8003ae6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039c0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80039c4:	f023 0302 	bic.w	r3, r3, #2
 80039c8:	f043 0202 	orr.w	r2, r3, #2
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80039d8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	7b1b      	ldrb	r3, [r3, #12]
 80039de:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80039e0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80039e2:	68ba      	ldr	r2, [r7, #8]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039f0:	d003      	beq.n	80039fa <HAL_ADC_Init+0xa2>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d102      	bne.n	8003a00 <HAL_ADC_Init+0xa8>
 80039fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80039fe:	e000      	b.n	8003a02 <HAL_ADC_Init+0xaa>
 8003a00:	2300      	movs	r3, #0
 8003a02:	693a      	ldr	r2, [r7, #16]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	7d1b      	ldrb	r3, [r3, #20]
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d119      	bne.n	8003a44 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	7b1b      	ldrb	r3, [r3, #12]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d109      	bne.n	8003a2c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	699b      	ldr	r3, [r3, #24]
 8003a1c:	3b01      	subs	r3, #1
 8003a1e:	035a      	lsls	r2, r3, #13
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003a28:	613b      	str	r3, [r7, #16]
 8003a2a:	e00b      	b.n	8003a44 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a30:	f043 0220 	orr.w	r2, r3, #32
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a3c:	f043 0201 	orr.w	r2, r3, #1
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	430a      	orrs	r2, r1
 8003a56:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	689a      	ldr	r2, [r3, #8]
 8003a5e:	4b28      	ldr	r3, [pc, #160]	; (8003b00 <HAL_ADC_Init+0x1a8>)
 8003a60:	4013      	ands	r3, r2
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	6812      	ldr	r2, [r2, #0]
 8003a66:	68b9      	ldr	r1, [r7, #8]
 8003a68:	430b      	orrs	r3, r1
 8003a6a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a74:	d003      	beq.n	8003a7e <HAL_ADC_Init+0x126>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d104      	bne.n	8003a88 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	691b      	ldr	r3, [r3, #16]
 8003a82:	3b01      	subs	r3, #1
 8003a84:	051b      	lsls	r3, r3, #20
 8003a86:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a8e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	68fa      	ldr	r2, [r7, #12]
 8003a98:	430a      	orrs	r2, r1
 8003a9a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	689a      	ldr	r2, [r3, #8]
 8003aa2:	4b18      	ldr	r3, [pc, #96]	; (8003b04 <HAL_ADC_Init+0x1ac>)
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	68ba      	ldr	r2, [r7, #8]
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d10b      	bne.n	8003ac4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ab6:	f023 0303 	bic.w	r3, r3, #3
 8003aba:	f043 0201 	orr.w	r2, r3, #1
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003ac2:	e018      	b.n	8003af6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ac8:	f023 0312 	bic.w	r3, r3, #18
 8003acc:	f043 0210 	orr.w	r2, r3, #16
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad8:	f043 0201 	orr.w	r2, r3, #1
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003ae4:	e007      	b.n	8003af6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aea:	f043 0210 	orr.w	r2, r3, #16
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003af6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3718      	adds	r7, #24
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	ffe1f7fd 	.word	0xffe1f7fd
 8003b04:	ff1f0efe 	.word	0xff1f0efe

08003b08 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b084      	sub	sp, #16
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b10:	2300      	movs	r3, #0
 8003b12:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d101      	bne.n	8003b22 <HAL_ADC_Start+0x1a>
 8003b1e:	2302      	movs	r3, #2
 8003b20:	e098      	b.n	8003c54 <HAL_ADC_Start+0x14c>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f000 fba6 	bl	800427c <ADC_Enable>
 8003b30:	4603      	mov	r3, r0
 8003b32:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003b34:	7bfb      	ldrb	r3, [r7, #15]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	f040 8087 	bne.w	8003c4a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b44:	f023 0301 	bic.w	r3, r3, #1
 8003b48:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a41      	ldr	r2, [pc, #260]	; (8003c5c <HAL_ADC_Start+0x154>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d105      	bne.n	8003b66 <HAL_ADC_Start+0x5e>
 8003b5a:	4b41      	ldr	r3, [pc, #260]	; (8003c60 <HAL_ADC_Start+0x158>)
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d115      	bne.n	8003b92 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b6a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d026      	beq.n	8003bce <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b84:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003b88:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003b90:	e01d      	b.n	8003bce <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b96:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a2f      	ldr	r2, [pc, #188]	; (8003c60 <HAL_ADC_Start+0x158>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d004      	beq.n	8003bb2 <HAL_ADC_Start+0xaa>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a2b      	ldr	r2, [pc, #172]	; (8003c5c <HAL_ADC_Start+0x154>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d10d      	bne.n	8003bce <HAL_ADC_Start+0xc6>
 8003bb2:	4b2b      	ldr	r3, [pc, #172]	; (8003c60 <HAL_ADC_Start+0x158>)
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d007      	beq.n	8003bce <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bc2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003bc6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d006      	beq.n	8003be8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bde:	f023 0206 	bic.w	r2, r3, #6
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	62da      	str	r2, [r3, #44]	; 0x2c
 8003be6:	e002      	b.n	8003bee <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f06f 0202 	mvn.w	r2, #2
 8003bfe:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003c0a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003c0e:	d113      	bne.n	8003c38 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003c14:	4a11      	ldr	r2, [pc, #68]	; (8003c5c <HAL_ADC_Start+0x154>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d105      	bne.n	8003c26 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003c1a:	4b11      	ldr	r3, [pc, #68]	; (8003c60 <HAL_ADC_Start+0x158>)
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d108      	bne.n	8003c38 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	689a      	ldr	r2, [r3, #8]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003c34:	609a      	str	r2, [r3, #8]
 8003c36:	e00c      	b.n	8003c52 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	689a      	ldr	r2, [r3, #8]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003c46:	609a      	str	r2, [r3, #8]
 8003c48:	e003      	b.n	8003c52 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8003c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3710      	adds	r7, #16
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	40012800 	.word	0x40012800
 8003c60:	40012400 	.word	0x40012400

08003c64 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d101      	bne.n	8003c7e <HAL_ADC_Stop+0x1a>
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	e01a      	b.n	8003cb4 <HAL_ADC_Stop+0x50>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f000 fb52 	bl	8004330 <ADC_ConversionStop_Disable>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003c90:	7bfb      	ldrb	r3, [r7, #15]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d109      	bne.n	8003caa <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c9a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003c9e:	f023 0301 	bic.w	r3, r3, #1
 8003ca2:	f043 0201 	orr.w	r2, r3, #1
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3710      	adds	r7, #16
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}

08003cbc <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003cbc:	b590      	push	{r4, r7, lr}
 8003cbe:	b087      	sub	sp, #28
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8003cce:	2300      	movs	r3, #0
 8003cd0:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8003cd2:	f7ff fe13 	bl	80038fc <HAL_GetTick>
 8003cd6:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00b      	beq.n	8003cfe <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cea:	f043 0220 	orr.w	r2, r3, #32
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e0d3      	b.n	8003ea6 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d131      	bne.n	8003d70 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d12:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d12a      	bne.n	8003d70 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003d1a:	e021      	b.n	8003d60 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d22:	d01d      	beq.n	8003d60 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d007      	beq.n	8003d3a <HAL_ADC_PollForConversion+0x7e>
 8003d2a:	f7ff fde7 	bl	80038fc <HAL_GetTick>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	1ad3      	subs	r3, r2, r3
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	429a      	cmp	r2, r3
 8003d38:	d212      	bcs.n	8003d60 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0302 	and.w	r3, r3, #2
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d10b      	bne.n	8003d60 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d4c:	f043 0204 	orr.w	r2, r3, #4
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8003d5c:	2303      	movs	r3, #3
 8003d5e:	e0a2      	b.n	8003ea6 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0302 	and.w	r3, r3, #2
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d0d6      	beq.n	8003d1c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003d6e:	e070      	b.n	8003e52 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003d70:	4b4f      	ldr	r3, [pc, #316]	; (8003eb0 <HAL_ADC_PollForConversion+0x1f4>)
 8003d72:	681c      	ldr	r4, [r3, #0]
 8003d74:	2002      	movs	r0, #2
 8003d76:	f002 fd45 	bl	8006804 <HAL_RCCEx_GetPeriphCLKFreq>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	6919      	ldr	r1, [r3, #16]
 8003d86:	4b4b      	ldr	r3, [pc, #300]	; (8003eb4 <HAL_ADC_PollForConversion+0x1f8>)
 8003d88:	400b      	ands	r3, r1
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d118      	bne.n	8003dc0 <HAL_ADC_PollForConversion+0x104>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	68d9      	ldr	r1, [r3, #12]
 8003d94:	4b48      	ldr	r3, [pc, #288]	; (8003eb8 <HAL_ADC_PollForConversion+0x1fc>)
 8003d96:	400b      	ands	r3, r1
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d111      	bne.n	8003dc0 <HAL_ADC_PollForConversion+0x104>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	6919      	ldr	r1, [r3, #16]
 8003da2:	4b46      	ldr	r3, [pc, #280]	; (8003ebc <HAL_ADC_PollForConversion+0x200>)
 8003da4:	400b      	ands	r3, r1
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d108      	bne.n	8003dbc <HAL_ADC_PollForConversion+0x100>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	68d9      	ldr	r1, [r3, #12]
 8003db0:	4b43      	ldr	r3, [pc, #268]	; (8003ec0 <HAL_ADC_PollForConversion+0x204>)
 8003db2:	400b      	ands	r3, r1
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d101      	bne.n	8003dbc <HAL_ADC_PollForConversion+0x100>
 8003db8:	2314      	movs	r3, #20
 8003dba:	e020      	b.n	8003dfe <HAL_ADC_PollForConversion+0x142>
 8003dbc:	2329      	movs	r3, #41	; 0x29
 8003dbe:	e01e      	b.n	8003dfe <HAL_ADC_PollForConversion+0x142>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	6919      	ldr	r1, [r3, #16]
 8003dc6:	4b3d      	ldr	r3, [pc, #244]	; (8003ebc <HAL_ADC_PollForConversion+0x200>)
 8003dc8:	400b      	ands	r3, r1
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d106      	bne.n	8003ddc <HAL_ADC_PollForConversion+0x120>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	68d9      	ldr	r1, [r3, #12]
 8003dd4:	4b3a      	ldr	r3, [pc, #232]	; (8003ec0 <HAL_ADC_PollForConversion+0x204>)
 8003dd6:	400b      	ands	r3, r1
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d00d      	beq.n	8003df8 <HAL_ADC_PollForConversion+0x13c>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	6919      	ldr	r1, [r3, #16]
 8003de2:	4b38      	ldr	r3, [pc, #224]	; (8003ec4 <HAL_ADC_PollForConversion+0x208>)
 8003de4:	400b      	ands	r3, r1
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d108      	bne.n	8003dfc <HAL_ADC_PollForConversion+0x140>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	68d9      	ldr	r1, [r3, #12]
 8003df0:	4b34      	ldr	r3, [pc, #208]	; (8003ec4 <HAL_ADC_PollForConversion+0x208>)
 8003df2:	400b      	ands	r3, r1
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d101      	bne.n	8003dfc <HAL_ADC_PollForConversion+0x140>
 8003df8:	2354      	movs	r3, #84	; 0x54
 8003dfa:	e000      	b.n	8003dfe <HAL_ADC_PollForConversion+0x142>
 8003dfc:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8003dfe:	fb02 f303 	mul.w	r3, r2, r3
 8003e02:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003e04:	e021      	b.n	8003e4a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e0c:	d01a      	beq.n	8003e44 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d007      	beq.n	8003e24 <HAL_ADC_PollForConversion+0x168>
 8003e14:	f7ff fd72 	bl	80038fc <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	683a      	ldr	r2, [r7, #0]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d20f      	bcs.n	8003e44 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	693a      	ldr	r2, [r7, #16]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d90b      	bls.n	8003e44 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e30:	f043 0204 	orr.w	r2, r3, #4
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e030      	b.n	8003ea6 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	3301      	adds	r3, #1
 8003e48:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	693a      	ldr	r2, [r7, #16]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	d8d9      	bhi.n	8003e06 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f06f 0212 	mvn.w	r2, #18
 8003e5a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e60:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003e72:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003e76:	d115      	bne.n	8003ea4 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d111      	bne.n	8003ea4 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e84:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d105      	bne.n	8003ea4 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e9c:	f043 0201 	orr.w	r2, r3, #1
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	371c      	adds	r7, #28
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd90      	pop	{r4, r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	20000010 	.word	0x20000010
 8003eb4:	24924924 	.word	0x24924924
 8003eb8:	00924924 	.word	0x00924924
 8003ebc:	12492492 	.word	0x12492492
 8003ec0:	00492492 	.word	0x00492492
 8003ec4:	00249249 	.word	0x00249249

08003ec8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	370c      	adds	r7, #12
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bc80      	pop	{r7}
 8003ede:	4770      	bx	lr

08003ee0 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b082      	sub	sp, #8
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f003 0320 	and.w	r3, r3, #32
 8003ef2:	2b20      	cmp	r3, #32
 8003ef4:	d140      	bne.n	8003f78 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0302 	and.w	r3, r3, #2
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d139      	bne.n	8003f78 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f08:	f003 0310 	and.w	r3, r3, #16
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d105      	bne.n	8003f1c <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f14:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003f26:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003f2a:	d11d      	bne.n	8003f68 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d119      	bne.n	8003f68 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	685a      	ldr	r2, [r3, #4]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f022 0220 	bic.w	r2, r2, #32
 8003f42:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f48:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d105      	bne.n	8003f68 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f60:	f043 0201 	orr.w	r2, r3, #1
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f000 f87c 	bl	8004066 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f06f 0212 	mvn.w	r2, #18
 8003f76:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f82:	2b80      	cmp	r3, #128	; 0x80
 8003f84:	d14f      	bne.n	8004026 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 0304 	and.w	r3, r3, #4
 8003f90:	2b04      	cmp	r3, #4
 8003f92:	d148      	bne.n	8004026 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f98:	f003 0310 	and.w	r3, r3, #16
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d105      	bne.n	8003fac <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fa4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8003fb6:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003fba:	d012      	beq.n	8003fe2 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d125      	bne.n	8004016 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003fd4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003fd8:	d11d      	bne.n	8004016 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d119      	bne.n	8004016 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	685a      	ldr	r2, [r3, #4]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ff0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ff6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004002:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004006:	2b00      	cmp	r3, #0
 8004008:	d105      	bne.n	8004016 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800400e:	f043 0201 	orr.w	r2, r3, #1
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 fa78 	bl	800450c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f06f 020c 	mvn.w	r2, #12
 8004024:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004030:	2b40      	cmp	r3, #64	; 0x40
 8004032:	d114      	bne.n	800405e <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 0301 	and.w	r3, r3, #1
 800403e:	2b01      	cmp	r3, #1
 8004040:	d10d      	bne.n	800405e <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004046:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f000 f812 	bl	8004078 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f06f 0201 	mvn.w	r2, #1
 800405c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800405e:	bf00      	nop
 8004060:	3708      	adds	r7, #8
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004066:	b480      	push	{r7}
 8004068:	b083      	sub	sp, #12
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800406e:	bf00      	nop
 8004070:	370c      	adds	r7, #12
 8004072:	46bd      	mov	sp, r7
 8004074:	bc80      	pop	{r7}
 8004076:	4770      	bx	lr

08004078 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004080:	bf00      	nop
 8004082:	370c      	adds	r7, #12
 8004084:	46bd      	mov	sp, r7
 8004086:	bc80      	pop	{r7}
 8004088:	4770      	bx	lr
	...

0800408c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800408c:	b480      	push	{r7}
 800408e:	b085      	sub	sp, #20
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004096:	2300      	movs	r3, #0
 8004098:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800409a:	2300      	movs	r3, #0
 800409c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d101      	bne.n	80040ac <HAL_ADC_ConfigChannel+0x20>
 80040a8:	2302      	movs	r3, #2
 80040aa:	e0dc      	b.n	8004266 <HAL_ADC_ConfigChannel+0x1da>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	2b06      	cmp	r3, #6
 80040ba:	d81c      	bhi.n	80040f6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	685a      	ldr	r2, [r3, #4]
 80040c6:	4613      	mov	r3, r2
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	4413      	add	r3, r2
 80040cc:	3b05      	subs	r3, #5
 80040ce:	221f      	movs	r2, #31
 80040d0:	fa02 f303 	lsl.w	r3, r2, r3
 80040d4:	43db      	mvns	r3, r3
 80040d6:	4019      	ands	r1, r3
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	6818      	ldr	r0, [r3, #0]
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	685a      	ldr	r2, [r3, #4]
 80040e0:	4613      	mov	r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	4413      	add	r3, r2
 80040e6:	3b05      	subs	r3, #5
 80040e8:	fa00 f203 	lsl.w	r2, r0, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	430a      	orrs	r2, r1
 80040f2:	635a      	str	r2, [r3, #52]	; 0x34
 80040f4:	e03c      	b.n	8004170 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	2b0c      	cmp	r3, #12
 80040fc:	d81c      	bhi.n	8004138 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	685a      	ldr	r2, [r3, #4]
 8004108:	4613      	mov	r3, r2
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	4413      	add	r3, r2
 800410e:	3b23      	subs	r3, #35	; 0x23
 8004110:	221f      	movs	r2, #31
 8004112:	fa02 f303 	lsl.w	r3, r2, r3
 8004116:	43db      	mvns	r3, r3
 8004118:	4019      	ands	r1, r3
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	6818      	ldr	r0, [r3, #0]
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	685a      	ldr	r2, [r3, #4]
 8004122:	4613      	mov	r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	4413      	add	r3, r2
 8004128:	3b23      	subs	r3, #35	; 0x23
 800412a:	fa00 f203 	lsl.w	r2, r0, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	430a      	orrs	r2, r1
 8004134:	631a      	str	r2, [r3, #48]	; 0x30
 8004136:	e01b      	b.n	8004170 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	685a      	ldr	r2, [r3, #4]
 8004142:	4613      	mov	r3, r2
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	4413      	add	r3, r2
 8004148:	3b41      	subs	r3, #65	; 0x41
 800414a:	221f      	movs	r2, #31
 800414c:	fa02 f303 	lsl.w	r3, r2, r3
 8004150:	43db      	mvns	r3, r3
 8004152:	4019      	ands	r1, r3
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	6818      	ldr	r0, [r3, #0]
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	685a      	ldr	r2, [r3, #4]
 800415c:	4613      	mov	r3, r2
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	4413      	add	r3, r2
 8004162:	3b41      	subs	r3, #65	; 0x41
 8004164:	fa00 f203 	lsl.w	r2, r0, r3
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	430a      	orrs	r2, r1
 800416e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	2b09      	cmp	r3, #9
 8004176:	d91c      	bls.n	80041b2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	68d9      	ldr	r1, [r3, #12]
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	4613      	mov	r3, r2
 8004184:	005b      	lsls	r3, r3, #1
 8004186:	4413      	add	r3, r2
 8004188:	3b1e      	subs	r3, #30
 800418a:	2207      	movs	r2, #7
 800418c:	fa02 f303 	lsl.w	r3, r2, r3
 8004190:	43db      	mvns	r3, r3
 8004192:	4019      	ands	r1, r3
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	6898      	ldr	r0, [r3, #8]
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	4613      	mov	r3, r2
 800419e:	005b      	lsls	r3, r3, #1
 80041a0:	4413      	add	r3, r2
 80041a2:	3b1e      	subs	r3, #30
 80041a4:	fa00 f203 	lsl.w	r2, r0, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	430a      	orrs	r2, r1
 80041ae:	60da      	str	r2, [r3, #12]
 80041b0:	e019      	b.n	80041e6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	6919      	ldr	r1, [r3, #16]
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	4613      	mov	r3, r2
 80041be:	005b      	lsls	r3, r3, #1
 80041c0:	4413      	add	r3, r2
 80041c2:	2207      	movs	r2, #7
 80041c4:	fa02 f303 	lsl.w	r3, r2, r3
 80041c8:	43db      	mvns	r3, r3
 80041ca:	4019      	ands	r1, r3
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	6898      	ldr	r0, [r3, #8]
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	4613      	mov	r3, r2
 80041d6:	005b      	lsls	r3, r3, #1
 80041d8:	4413      	add	r3, r2
 80041da:	fa00 f203 	lsl.w	r2, r0, r3
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	430a      	orrs	r2, r1
 80041e4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2b10      	cmp	r3, #16
 80041ec:	d003      	beq.n	80041f6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80041f2:	2b11      	cmp	r3, #17
 80041f4:	d132      	bne.n	800425c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a1d      	ldr	r2, [pc, #116]	; (8004270 <HAL_ADC_ConfigChannel+0x1e4>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d125      	bne.n	800424c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d126      	bne.n	800425c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	689a      	ldr	r2, [r3, #8]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800421c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2b10      	cmp	r3, #16
 8004224:	d11a      	bne.n	800425c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004226:	4b13      	ldr	r3, [pc, #76]	; (8004274 <HAL_ADC_ConfigChannel+0x1e8>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a13      	ldr	r2, [pc, #76]	; (8004278 <HAL_ADC_ConfigChannel+0x1ec>)
 800422c:	fba2 2303 	umull	r2, r3, r2, r3
 8004230:	0c9a      	lsrs	r2, r3, #18
 8004232:	4613      	mov	r3, r2
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	4413      	add	r3, r2
 8004238:	005b      	lsls	r3, r3, #1
 800423a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800423c:	e002      	b.n	8004244 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	3b01      	subs	r3, #1
 8004242:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d1f9      	bne.n	800423e <HAL_ADC_ConfigChannel+0x1b2>
 800424a:	e007      	b.n	800425c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004250:	f043 0220 	orr.w	r2, r3, #32
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004264:	7bfb      	ldrb	r3, [r7, #15]
}
 8004266:	4618      	mov	r0, r3
 8004268:	3714      	adds	r7, #20
 800426a:	46bd      	mov	sp, r7
 800426c:	bc80      	pop	{r7}
 800426e:	4770      	bx	lr
 8004270:	40012400 	.word	0x40012400
 8004274:	20000010 	.word	0x20000010
 8004278:	431bde83 	.word	0x431bde83

0800427c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004284:	2300      	movs	r3, #0
 8004286:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004288:	2300      	movs	r3, #0
 800428a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b01      	cmp	r3, #1
 8004298:	d040      	beq.n	800431c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	689a      	ldr	r2, [r3, #8]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f042 0201 	orr.w	r2, r2, #1
 80042a8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80042aa:	4b1f      	ldr	r3, [pc, #124]	; (8004328 <ADC_Enable+0xac>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a1f      	ldr	r2, [pc, #124]	; (800432c <ADC_Enable+0xb0>)
 80042b0:	fba2 2303 	umull	r2, r3, r2, r3
 80042b4:	0c9b      	lsrs	r3, r3, #18
 80042b6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80042b8:	e002      	b.n	80042c0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	3b01      	subs	r3, #1
 80042be:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d1f9      	bne.n	80042ba <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80042c6:	f7ff fb19 	bl	80038fc <HAL_GetTick>
 80042ca:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80042cc:	e01f      	b.n	800430e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80042ce:	f7ff fb15 	bl	80038fc <HAL_GetTick>
 80042d2:	4602      	mov	r2, r0
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d918      	bls.n	800430e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	689b      	ldr	r3, [r3, #8]
 80042e2:	f003 0301 	and.w	r3, r3, #1
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d011      	beq.n	800430e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ee:	f043 0210 	orr.w	r2, r3, #16
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042fa:	f043 0201 	orr.w	r2, r3, #1
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e007      	b.n	800431e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	f003 0301 	and.w	r3, r3, #1
 8004318:	2b01      	cmp	r3, #1
 800431a:	d1d8      	bne.n	80042ce <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800431c:	2300      	movs	r3, #0
}
 800431e:	4618      	mov	r0, r3
 8004320:	3710      	adds	r7, #16
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	bf00      	nop
 8004328:	20000010 	.word	0x20000010
 800432c:	431bde83 	.word	0x431bde83

08004330 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004338:	2300      	movs	r3, #0
 800433a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f003 0301 	and.w	r3, r3, #1
 8004346:	2b01      	cmp	r3, #1
 8004348:	d12e      	bne.n	80043a8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	689a      	ldr	r2, [r3, #8]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f022 0201 	bic.w	r2, r2, #1
 8004358:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800435a:	f7ff facf 	bl	80038fc <HAL_GetTick>
 800435e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004360:	e01b      	b.n	800439a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004362:	f7ff facb 	bl	80038fc <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	2b02      	cmp	r3, #2
 800436e:	d914      	bls.n	800439a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b01      	cmp	r3, #1
 800437c:	d10d      	bne.n	800439a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004382:	f043 0210 	orr.w	r2, r3, #16
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800438e:	f043 0201 	orr.w	r2, r3, #1
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e007      	b.n	80043aa <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f003 0301 	and.w	r3, r3, #1
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d0dc      	beq.n	8004362 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80043a8:	2300      	movs	r3, #0
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3710      	adds	r7, #16
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
	...

080043b4 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80043b4:	b590      	push	{r4, r7, lr}
 80043b6:	b087      	sub	sp, #28
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043bc:	2300      	movs	r3, #0
 80043be:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80043c0:	2300      	movs	r3, #0
 80043c2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d101      	bne.n	80043d2 <HAL_ADCEx_Calibration_Start+0x1e>
 80043ce:	2302      	movs	r3, #2
 80043d0:	e095      	b.n	80044fe <HAL_ADCEx_Calibration_Start+0x14a>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2201      	movs	r2, #1
 80043d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f7ff ffa8 	bl	8004330 <ADC_ConversionStop_Disable>
 80043e0:	4603      	mov	r3, r0
 80043e2:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80043e4:	7dfb      	ldrb	r3, [r7, #23]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	f040 8084 	bne.w	80044f4 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043f0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80043f4:	f023 0302 	bic.w	r3, r3, #2
 80043f8:	f043 0202 	orr.w	r2, r3, #2
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8004400:	4b41      	ldr	r3, [pc, #260]	; (8004508 <HAL_ADCEx_Calibration_Start+0x154>)
 8004402:	681c      	ldr	r4, [r3, #0]
 8004404:	2002      	movs	r0, #2
 8004406:	f002 f9fd 	bl	8006804 <HAL_RCCEx_GetPeriphCLKFreq>
 800440a:	4603      	mov	r3, r0
 800440c:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8004410:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8004412:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8004414:	e002      	b.n	800441c <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	3b01      	subs	r3, #1
 800441a:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d1f9      	bne.n	8004416 <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f7ff ff2a 	bl	800427c <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	689a      	ldr	r2, [r3, #8]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f042 0208 	orr.w	r2, r2, #8
 8004436:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8004438:	f7ff fa60 	bl	80038fc <HAL_GetTick>
 800443c:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800443e:	e01b      	b.n	8004478 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8004440:	f7ff fa5c 	bl	80038fc <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	2b0a      	cmp	r3, #10
 800444c:	d914      	bls.n	8004478 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	f003 0308 	and.w	r3, r3, #8
 8004458:	2b00      	cmp	r3, #0
 800445a:	d00d      	beq.n	8004478 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004460:	f023 0312 	bic.w	r3, r3, #18
 8004464:	f043 0210 	orr.w	r2, r3, #16
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e042      	b.n	80044fe <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f003 0308 	and.w	r3, r3, #8
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1dc      	bne.n	8004440 <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	689a      	ldr	r2, [r3, #8]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f042 0204 	orr.w	r2, r2, #4
 8004494:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8004496:	f7ff fa31 	bl	80038fc <HAL_GetTick>
 800449a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800449c:	e01b      	b.n	80044d6 <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800449e:	f7ff fa2d 	bl	80038fc <HAL_GetTick>
 80044a2:	4602      	mov	r2, r0
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	2b0a      	cmp	r3, #10
 80044aa:	d914      	bls.n	80044d6 <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	f003 0304 	and.w	r3, r3, #4
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d00d      	beq.n	80044d6 <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044be:	f023 0312 	bic.w	r3, r3, #18
 80044c2:	f043 0210 	orr.w	r2, r3, #16
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e013      	b.n	80044fe <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	f003 0304 	and.w	r3, r3, #4
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d1dc      	bne.n	800449e <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e8:	f023 0303 	bic.w	r3, r3, #3
 80044ec:	f043 0201 	orr.w	r2, r3, #1
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80044fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80044fe:	4618      	mov	r0, r3
 8004500:	371c      	adds	r7, #28
 8004502:	46bd      	mov	sp, r7
 8004504:	bd90      	pop	{r4, r7, pc}
 8004506:	bf00      	nop
 8004508:	20000010 	.word	0x20000010

0800450c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8004514:	bf00      	nop
 8004516:	370c      	adds	r7, #12
 8004518:	46bd      	mov	sp, r7
 800451a:	bc80      	pop	{r7}
 800451c:	4770      	bx	lr
	...

08004520 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004520:	b480      	push	{r7}
 8004522:	b085      	sub	sp, #20
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	f003 0307 	and.w	r3, r3, #7
 800452e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004530:	4b0c      	ldr	r3, [pc, #48]	; (8004564 <__NVIC_SetPriorityGrouping+0x44>)
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004536:	68ba      	ldr	r2, [r7, #8]
 8004538:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800453c:	4013      	ands	r3, r2
 800453e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004548:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800454c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004550:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004552:	4a04      	ldr	r2, [pc, #16]	; (8004564 <__NVIC_SetPriorityGrouping+0x44>)
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	60d3      	str	r3, [r2, #12]
}
 8004558:	bf00      	nop
 800455a:	3714      	adds	r7, #20
 800455c:	46bd      	mov	sp, r7
 800455e:	bc80      	pop	{r7}
 8004560:	4770      	bx	lr
 8004562:	bf00      	nop
 8004564:	e000ed00 	.word	0xe000ed00

08004568 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004568:	b480      	push	{r7}
 800456a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800456c:	4b04      	ldr	r3, [pc, #16]	; (8004580 <__NVIC_GetPriorityGrouping+0x18>)
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	0a1b      	lsrs	r3, r3, #8
 8004572:	f003 0307 	and.w	r3, r3, #7
}
 8004576:	4618      	mov	r0, r3
 8004578:	46bd      	mov	sp, r7
 800457a:	bc80      	pop	{r7}
 800457c:	4770      	bx	lr
 800457e:	bf00      	nop
 8004580:	e000ed00 	.word	0xe000ed00

08004584 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004584:	b480      	push	{r7}
 8004586:	b083      	sub	sp, #12
 8004588:	af00      	add	r7, sp, #0
 800458a:	4603      	mov	r3, r0
 800458c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800458e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004592:	2b00      	cmp	r3, #0
 8004594:	db0b      	blt.n	80045ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004596:	79fb      	ldrb	r3, [r7, #7]
 8004598:	f003 021f 	and.w	r2, r3, #31
 800459c:	4906      	ldr	r1, [pc, #24]	; (80045b8 <__NVIC_EnableIRQ+0x34>)
 800459e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045a2:	095b      	lsrs	r3, r3, #5
 80045a4:	2001      	movs	r0, #1
 80045a6:	fa00 f202 	lsl.w	r2, r0, r2
 80045aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80045ae:	bf00      	nop
 80045b0:	370c      	adds	r7, #12
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bc80      	pop	{r7}
 80045b6:	4770      	bx	lr
 80045b8:	e000e100 	.word	0xe000e100

080045bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	4603      	mov	r3, r0
 80045c4:	6039      	str	r1, [r7, #0]
 80045c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	db0a      	blt.n	80045e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	b2da      	uxtb	r2, r3
 80045d4:	490c      	ldr	r1, [pc, #48]	; (8004608 <__NVIC_SetPriority+0x4c>)
 80045d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045da:	0112      	lsls	r2, r2, #4
 80045dc:	b2d2      	uxtb	r2, r2
 80045de:	440b      	add	r3, r1
 80045e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80045e4:	e00a      	b.n	80045fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	b2da      	uxtb	r2, r3
 80045ea:	4908      	ldr	r1, [pc, #32]	; (800460c <__NVIC_SetPriority+0x50>)
 80045ec:	79fb      	ldrb	r3, [r7, #7]
 80045ee:	f003 030f 	and.w	r3, r3, #15
 80045f2:	3b04      	subs	r3, #4
 80045f4:	0112      	lsls	r2, r2, #4
 80045f6:	b2d2      	uxtb	r2, r2
 80045f8:	440b      	add	r3, r1
 80045fa:	761a      	strb	r2, [r3, #24]
}
 80045fc:	bf00      	nop
 80045fe:	370c      	adds	r7, #12
 8004600:	46bd      	mov	sp, r7
 8004602:	bc80      	pop	{r7}
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop
 8004608:	e000e100 	.word	0xe000e100
 800460c:	e000ed00 	.word	0xe000ed00

08004610 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004610:	b480      	push	{r7}
 8004612:	b089      	sub	sp, #36	; 0x24
 8004614:	af00      	add	r7, sp, #0
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	60b9      	str	r1, [r7, #8]
 800461a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f003 0307 	and.w	r3, r3, #7
 8004622:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	f1c3 0307 	rsb	r3, r3, #7
 800462a:	2b04      	cmp	r3, #4
 800462c:	bf28      	it	cs
 800462e:	2304      	movcs	r3, #4
 8004630:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004632:	69fb      	ldr	r3, [r7, #28]
 8004634:	3304      	adds	r3, #4
 8004636:	2b06      	cmp	r3, #6
 8004638:	d902      	bls.n	8004640 <NVIC_EncodePriority+0x30>
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	3b03      	subs	r3, #3
 800463e:	e000      	b.n	8004642 <NVIC_EncodePriority+0x32>
 8004640:	2300      	movs	r3, #0
 8004642:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004644:	f04f 32ff 	mov.w	r2, #4294967295
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	fa02 f303 	lsl.w	r3, r2, r3
 800464e:	43da      	mvns	r2, r3
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	401a      	ands	r2, r3
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004658:	f04f 31ff 	mov.w	r1, #4294967295
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	fa01 f303 	lsl.w	r3, r1, r3
 8004662:	43d9      	mvns	r1, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004668:	4313      	orrs	r3, r2
         );
}
 800466a:	4618      	mov	r0, r3
 800466c:	3724      	adds	r7, #36	; 0x24
 800466e:	46bd      	mov	sp, r7
 8004670:	bc80      	pop	{r7}
 8004672:	4770      	bx	lr

08004674 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	3b01      	subs	r3, #1
 8004680:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004684:	d301      	bcc.n	800468a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004686:	2301      	movs	r3, #1
 8004688:	e00f      	b.n	80046aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800468a:	4a0a      	ldr	r2, [pc, #40]	; (80046b4 <SysTick_Config+0x40>)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	3b01      	subs	r3, #1
 8004690:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004692:	210f      	movs	r1, #15
 8004694:	f04f 30ff 	mov.w	r0, #4294967295
 8004698:	f7ff ff90 	bl	80045bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800469c:	4b05      	ldr	r3, [pc, #20]	; (80046b4 <SysTick_Config+0x40>)
 800469e:	2200      	movs	r2, #0
 80046a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046a2:	4b04      	ldr	r3, [pc, #16]	; (80046b4 <SysTick_Config+0x40>)
 80046a4:	2207      	movs	r2, #7
 80046a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3708      	adds	r7, #8
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	e000e010 	.word	0xe000e010

080046b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b082      	sub	sp, #8
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f7ff ff2d 	bl	8004520 <__NVIC_SetPriorityGrouping>
}
 80046c6:	bf00      	nop
 80046c8:	3708      	adds	r7, #8
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}

080046ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80046ce:	b580      	push	{r7, lr}
 80046d0:	b086      	sub	sp, #24
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	4603      	mov	r3, r0
 80046d6:	60b9      	str	r1, [r7, #8]
 80046d8:	607a      	str	r2, [r7, #4]
 80046da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80046dc:	2300      	movs	r3, #0
 80046de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80046e0:	f7ff ff42 	bl	8004568 <__NVIC_GetPriorityGrouping>
 80046e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	68b9      	ldr	r1, [r7, #8]
 80046ea:	6978      	ldr	r0, [r7, #20]
 80046ec:	f7ff ff90 	bl	8004610 <NVIC_EncodePriority>
 80046f0:	4602      	mov	r2, r0
 80046f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046f6:	4611      	mov	r1, r2
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7ff ff5f 	bl	80045bc <__NVIC_SetPriority>
}
 80046fe:	bf00      	nop
 8004700:	3718      	adds	r7, #24
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}

08004706 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004706:	b580      	push	{r7, lr}
 8004708:	b082      	sub	sp, #8
 800470a:	af00      	add	r7, sp, #0
 800470c:	4603      	mov	r3, r0
 800470e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004710:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004714:	4618      	mov	r0, r3
 8004716:	f7ff ff35 	bl	8004584 <__NVIC_EnableIRQ>
}
 800471a:	bf00      	nop
 800471c:	3708      	adds	r7, #8
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}

08004722 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004722:	b580      	push	{r7, lr}
 8004724:	b082      	sub	sp, #8
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f7ff ffa2 	bl	8004674 <SysTick_Config>
 8004730:	4603      	mov	r3, r0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3708      	adds	r7, #8
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800473a:	b480      	push	{r7}
 800473c:	b085      	sub	sp, #20
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004742:	2300      	movs	r3, #0
 8004744:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800474c:	2b02      	cmp	r3, #2
 800474e:	d008      	beq.n	8004762 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2204      	movs	r2, #4
 8004754:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e020      	b.n	80047a4 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f022 020e 	bic.w	r2, r2, #14
 8004770:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f022 0201 	bic.w	r2, r2, #1
 8004780:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800478a:	2101      	movs	r1, #1
 800478c:	fa01 f202 	lsl.w	r2, r1, r2
 8004790:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2201      	movs	r2, #1
 8004796:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2200      	movs	r2, #0
 800479e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80047a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3714      	adds	r7, #20
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bc80      	pop	{r7}
 80047ac:	4770      	bx	lr
	...

080047b0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047b8:	2300      	movs	r3, #0
 80047ba:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d005      	beq.n	80047d2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2204      	movs	r2, #4
 80047ca:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	73fb      	strb	r3, [r7, #15]
 80047d0:	e051      	b.n	8004876 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f022 020e 	bic.w	r2, r2, #14
 80047e0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f022 0201 	bic.w	r2, r2, #1
 80047f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a22      	ldr	r2, [pc, #136]	; (8004880 <HAL_DMA_Abort_IT+0xd0>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d029      	beq.n	8004850 <HAL_DMA_Abort_IT+0xa0>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a20      	ldr	r2, [pc, #128]	; (8004884 <HAL_DMA_Abort_IT+0xd4>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d022      	beq.n	800484c <HAL_DMA_Abort_IT+0x9c>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a1f      	ldr	r2, [pc, #124]	; (8004888 <HAL_DMA_Abort_IT+0xd8>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d01a      	beq.n	8004846 <HAL_DMA_Abort_IT+0x96>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a1d      	ldr	r2, [pc, #116]	; (800488c <HAL_DMA_Abort_IT+0xdc>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d012      	beq.n	8004840 <HAL_DMA_Abort_IT+0x90>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a1c      	ldr	r2, [pc, #112]	; (8004890 <HAL_DMA_Abort_IT+0xe0>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d00a      	beq.n	800483a <HAL_DMA_Abort_IT+0x8a>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a1a      	ldr	r2, [pc, #104]	; (8004894 <HAL_DMA_Abort_IT+0xe4>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d102      	bne.n	8004834 <HAL_DMA_Abort_IT+0x84>
 800482e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004832:	e00e      	b.n	8004852 <HAL_DMA_Abort_IT+0xa2>
 8004834:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004838:	e00b      	b.n	8004852 <HAL_DMA_Abort_IT+0xa2>
 800483a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800483e:	e008      	b.n	8004852 <HAL_DMA_Abort_IT+0xa2>
 8004840:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004844:	e005      	b.n	8004852 <HAL_DMA_Abort_IT+0xa2>
 8004846:	f44f 7380 	mov.w	r3, #256	; 0x100
 800484a:	e002      	b.n	8004852 <HAL_DMA_Abort_IT+0xa2>
 800484c:	2310      	movs	r3, #16
 800484e:	e000      	b.n	8004852 <HAL_DMA_Abort_IT+0xa2>
 8004850:	2301      	movs	r3, #1
 8004852:	4a11      	ldr	r2, [pc, #68]	; (8004898 <HAL_DMA_Abort_IT+0xe8>)
 8004854:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2201      	movs	r2, #1
 800485a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800486a:	2b00      	cmp	r3, #0
 800486c:	d003      	beq.n	8004876 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	4798      	blx	r3
    } 
  }
  return status;
 8004876:	7bfb      	ldrb	r3, [r7, #15]
}
 8004878:	4618      	mov	r0, r3
 800487a:	3710      	adds	r7, #16
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}
 8004880:	40020008 	.word	0x40020008
 8004884:	4002001c 	.word	0x4002001c
 8004888:	40020030 	.word	0x40020030
 800488c:	40020044 	.word	0x40020044
 8004890:	40020058 	.word	0x40020058
 8004894:	4002006c 	.word	0x4002006c
 8004898:	40020000 	.word	0x40020000

0800489c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800489c:	b480      	push	{r7}
 800489e:	b08b      	sub	sp, #44	; 0x2c
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
 80048a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80048a6:	2300      	movs	r3, #0
 80048a8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80048aa:	2300      	movs	r3, #0
 80048ac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80048ae:	e169      	b.n	8004b84 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80048b0:	2201      	movs	r2, #1
 80048b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b4:	fa02 f303 	lsl.w	r3, r2, r3
 80048b8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	69fa      	ldr	r2, [r7, #28]
 80048c0:	4013      	ands	r3, r2
 80048c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80048c4:	69ba      	ldr	r2, [r7, #24]
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	429a      	cmp	r2, r3
 80048ca:	f040 8158 	bne.w	8004b7e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	4a9a      	ldr	r2, [pc, #616]	; (8004b3c <HAL_GPIO_Init+0x2a0>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d05e      	beq.n	8004996 <HAL_GPIO_Init+0xfa>
 80048d8:	4a98      	ldr	r2, [pc, #608]	; (8004b3c <HAL_GPIO_Init+0x2a0>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d875      	bhi.n	80049ca <HAL_GPIO_Init+0x12e>
 80048de:	4a98      	ldr	r2, [pc, #608]	; (8004b40 <HAL_GPIO_Init+0x2a4>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d058      	beq.n	8004996 <HAL_GPIO_Init+0xfa>
 80048e4:	4a96      	ldr	r2, [pc, #600]	; (8004b40 <HAL_GPIO_Init+0x2a4>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d86f      	bhi.n	80049ca <HAL_GPIO_Init+0x12e>
 80048ea:	4a96      	ldr	r2, [pc, #600]	; (8004b44 <HAL_GPIO_Init+0x2a8>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d052      	beq.n	8004996 <HAL_GPIO_Init+0xfa>
 80048f0:	4a94      	ldr	r2, [pc, #592]	; (8004b44 <HAL_GPIO_Init+0x2a8>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d869      	bhi.n	80049ca <HAL_GPIO_Init+0x12e>
 80048f6:	4a94      	ldr	r2, [pc, #592]	; (8004b48 <HAL_GPIO_Init+0x2ac>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d04c      	beq.n	8004996 <HAL_GPIO_Init+0xfa>
 80048fc:	4a92      	ldr	r2, [pc, #584]	; (8004b48 <HAL_GPIO_Init+0x2ac>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d863      	bhi.n	80049ca <HAL_GPIO_Init+0x12e>
 8004902:	4a92      	ldr	r2, [pc, #584]	; (8004b4c <HAL_GPIO_Init+0x2b0>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d046      	beq.n	8004996 <HAL_GPIO_Init+0xfa>
 8004908:	4a90      	ldr	r2, [pc, #576]	; (8004b4c <HAL_GPIO_Init+0x2b0>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d85d      	bhi.n	80049ca <HAL_GPIO_Init+0x12e>
 800490e:	2b12      	cmp	r3, #18
 8004910:	d82a      	bhi.n	8004968 <HAL_GPIO_Init+0xcc>
 8004912:	2b12      	cmp	r3, #18
 8004914:	d859      	bhi.n	80049ca <HAL_GPIO_Init+0x12e>
 8004916:	a201      	add	r2, pc, #4	; (adr r2, 800491c <HAL_GPIO_Init+0x80>)
 8004918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800491c:	08004997 	.word	0x08004997
 8004920:	08004971 	.word	0x08004971
 8004924:	08004983 	.word	0x08004983
 8004928:	080049c5 	.word	0x080049c5
 800492c:	080049cb 	.word	0x080049cb
 8004930:	080049cb 	.word	0x080049cb
 8004934:	080049cb 	.word	0x080049cb
 8004938:	080049cb 	.word	0x080049cb
 800493c:	080049cb 	.word	0x080049cb
 8004940:	080049cb 	.word	0x080049cb
 8004944:	080049cb 	.word	0x080049cb
 8004948:	080049cb 	.word	0x080049cb
 800494c:	080049cb 	.word	0x080049cb
 8004950:	080049cb 	.word	0x080049cb
 8004954:	080049cb 	.word	0x080049cb
 8004958:	080049cb 	.word	0x080049cb
 800495c:	080049cb 	.word	0x080049cb
 8004960:	08004979 	.word	0x08004979
 8004964:	0800498d 	.word	0x0800498d
 8004968:	4a79      	ldr	r2, [pc, #484]	; (8004b50 <HAL_GPIO_Init+0x2b4>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d013      	beq.n	8004996 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800496e:	e02c      	b.n	80049ca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	68db      	ldr	r3, [r3, #12]
 8004974:	623b      	str	r3, [r7, #32]
          break;
 8004976:	e029      	b.n	80049cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	3304      	adds	r3, #4
 800497e:	623b      	str	r3, [r7, #32]
          break;
 8004980:	e024      	b.n	80049cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	3308      	adds	r3, #8
 8004988:	623b      	str	r3, [r7, #32]
          break;
 800498a:	e01f      	b.n	80049cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	330c      	adds	r3, #12
 8004992:	623b      	str	r3, [r7, #32]
          break;
 8004994:	e01a      	b.n	80049cc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d102      	bne.n	80049a4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800499e:	2304      	movs	r3, #4
 80049a0:	623b      	str	r3, [r7, #32]
          break;
 80049a2:	e013      	b.n	80049cc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d105      	bne.n	80049b8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80049ac:	2308      	movs	r3, #8
 80049ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	69fa      	ldr	r2, [r7, #28]
 80049b4:	611a      	str	r2, [r3, #16]
          break;
 80049b6:	e009      	b.n	80049cc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80049b8:	2308      	movs	r3, #8
 80049ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	69fa      	ldr	r2, [r7, #28]
 80049c0:	615a      	str	r2, [r3, #20]
          break;
 80049c2:	e003      	b.n	80049cc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80049c4:	2300      	movs	r3, #0
 80049c6:	623b      	str	r3, [r7, #32]
          break;
 80049c8:	e000      	b.n	80049cc <HAL_GPIO_Init+0x130>
          break;
 80049ca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80049cc:	69bb      	ldr	r3, [r7, #24]
 80049ce:	2bff      	cmp	r3, #255	; 0xff
 80049d0:	d801      	bhi.n	80049d6 <HAL_GPIO_Init+0x13a>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	e001      	b.n	80049da <HAL_GPIO_Init+0x13e>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	3304      	adds	r3, #4
 80049da:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80049dc:	69bb      	ldr	r3, [r7, #24]
 80049de:	2bff      	cmp	r3, #255	; 0xff
 80049e0:	d802      	bhi.n	80049e8 <HAL_GPIO_Init+0x14c>
 80049e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	e002      	b.n	80049ee <HAL_GPIO_Init+0x152>
 80049e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ea:	3b08      	subs	r3, #8
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	210f      	movs	r1, #15
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	fa01 f303 	lsl.w	r3, r1, r3
 80049fc:	43db      	mvns	r3, r3
 80049fe:	401a      	ands	r2, r3
 8004a00:	6a39      	ldr	r1, [r7, #32]
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	fa01 f303 	lsl.w	r3, r1, r3
 8004a08:	431a      	orrs	r2, r3
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	f000 80b1 	beq.w	8004b7e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004a1c:	4b4d      	ldr	r3, [pc, #308]	; (8004b54 <HAL_GPIO_Init+0x2b8>)
 8004a1e:	699b      	ldr	r3, [r3, #24]
 8004a20:	4a4c      	ldr	r2, [pc, #304]	; (8004b54 <HAL_GPIO_Init+0x2b8>)
 8004a22:	f043 0301 	orr.w	r3, r3, #1
 8004a26:	6193      	str	r3, [r2, #24]
 8004a28:	4b4a      	ldr	r3, [pc, #296]	; (8004b54 <HAL_GPIO_Init+0x2b8>)
 8004a2a:	699b      	ldr	r3, [r3, #24]
 8004a2c:	f003 0301 	and.w	r3, r3, #1
 8004a30:	60bb      	str	r3, [r7, #8]
 8004a32:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004a34:	4a48      	ldr	r2, [pc, #288]	; (8004b58 <HAL_GPIO_Init+0x2bc>)
 8004a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a38:	089b      	lsrs	r3, r3, #2
 8004a3a:	3302      	adds	r3, #2
 8004a3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a40:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a44:	f003 0303 	and.w	r3, r3, #3
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	220f      	movs	r2, #15
 8004a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a50:	43db      	mvns	r3, r3
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	4013      	ands	r3, r2
 8004a56:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	4a40      	ldr	r2, [pc, #256]	; (8004b5c <HAL_GPIO_Init+0x2c0>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d013      	beq.n	8004a88 <HAL_GPIO_Init+0x1ec>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a3f      	ldr	r2, [pc, #252]	; (8004b60 <HAL_GPIO_Init+0x2c4>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d00d      	beq.n	8004a84 <HAL_GPIO_Init+0x1e8>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	4a3e      	ldr	r2, [pc, #248]	; (8004b64 <HAL_GPIO_Init+0x2c8>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d007      	beq.n	8004a80 <HAL_GPIO_Init+0x1e4>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	4a3d      	ldr	r2, [pc, #244]	; (8004b68 <HAL_GPIO_Init+0x2cc>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d101      	bne.n	8004a7c <HAL_GPIO_Init+0x1e0>
 8004a78:	2303      	movs	r3, #3
 8004a7a:	e006      	b.n	8004a8a <HAL_GPIO_Init+0x1ee>
 8004a7c:	2304      	movs	r3, #4
 8004a7e:	e004      	b.n	8004a8a <HAL_GPIO_Init+0x1ee>
 8004a80:	2302      	movs	r3, #2
 8004a82:	e002      	b.n	8004a8a <HAL_GPIO_Init+0x1ee>
 8004a84:	2301      	movs	r3, #1
 8004a86:	e000      	b.n	8004a8a <HAL_GPIO_Init+0x1ee>
 8004a88:	2300      	movs	r3, #0
 8004a8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a8c:	f002 0203 	and.w	r2, r2, #3
 8004a90:	0092      	lsls	r2, r2, #2
 8004a92:	4093      	lsls	r3, r2
 8004a94:	68fa      	ldr	r2, [r7, #12]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004a9a:	492f      	ldr	r1, [pc, #188]	; (8004b58 <HAL_GPIO_Init+0x2bc>)
 8004a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a9e:	089b      	lsrs	r3, r3, #2
 8004aa0:	3302      	adds	r3, #2
 8004aa2:	68fa      	ldr	r2, [r7, #12]
 8004aa4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d006      	beq.n	8004ac2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004ab4:	4b2d      	ldr	r3, [pc, #180]	; (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	492c      	ldr	r1, [pc, #176]	; (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004aba:	69bb      	ldr	r3, [r7, #24]
 8004abc:	4313      	orrs	r3, r2
 8004abe:	600b      	str	r3, [r1, #0]
 8004ac0:	e006      	b.n	8004ad0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004ac2:	4b2a      	ldr	r3, [pc, #168]	; (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	69bb      	ldr	r3, [r7, #24]
 8004ac8:	43db      	mvns	r3, r3
 8004aca:	4928      	ldr	r1, [pc, #160]	; (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004acc:	4013      	ands	r3, r2
 8004ace:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d006      	beq.n	8004aea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004adc:	4b23      	ldr	r3, [pc, #140]	; (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004ade:	685a      	ldr	r2, [r3, #4]
 8004ae0:	4922      	ldr	r1, [pc, #136]	; (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004ae2:	69bb      	ldr	r3, [r7, #24]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	604b      	str	r3, [r1, #4]
 8004ae8:	e006      	b.n	8004af8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004aea:	4b20      	ldr	r3, [pc, #128]	; (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004aec:	685a      	ldr	r2, [r3, #4]
 8004aee:	69bb      	ldr	r3, [r7, #24]
 8004af0:	43db      	mvns	r3, r3
 8004af2:	491e      	ldr	r1, [pc, #120]	; (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004af4:	4013      	ands	r3, r2
 8004af6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d006      	beq.n	8004b12 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004b04:	4b19      	ldr	r3, [pc, #100]	; (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004b06:	689a      	ldr	r2, [r3, #8]
 8004b08:	4918      	ldr	r1, [pc, #96]	; (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004b0a:	69bb      	ldr	r3, [r7, #24]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	608b      	str	r3, [r1, #8]
 8004b10:	e006      	b.n	8004b20 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004b12:	4b16      	ldr	r3, [pc, #88]	; (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004b14:	689a      	ldr	r2, [r3, #8]
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	43db      	mvns	r3, r3
 8004b1a:	4914      	ldr	r1, [pc, #80]	; (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d021      	beq.n	8004b70 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004b2c:	4b0f      	ldr	r3, [pc, #60]	; (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004b2e:	68da      	ldr	r2, [r3, #12]
 8004b30:	490e      	ldr	r1, [pc, #56]	; (8004b6c <HAL_GPIO_Init+0x2d0>)
 8004b32:	69bb      	ldr	r3, [r7, #24]
 8004b34:	4313      	orrs	r3, r2
 8004b36:	60cb      	str	r3, [r1, #12]
 8004b38:	e021      	b.n	8004b7e <HAL_GPIO_Init+0x2e2>
 8004b3a:	bf00      	nop
 8004b3c:	10320000 	.word	0x10320000
 8004b40:	10310000 	.word	0x10310000
 8004b44:	10220000 	.word	0x10220000
 8004b48:	10210000 	.word	0x10210000
 8004b4c:	10120000 	.word	0x10120000
 8004b50:	10110000 	.word	0x10110000
 8004b54:	40021000 	.word	0x40021000
 8004b58:	40010000 	.word	0x40010000
 8004b5c:	40010800 	.word	0x40010800
 8004b60:	40010c00 	.word	0x40010c00
 8004b64:	40011000 	.word	0x40011000
 8004b68:	40011400 	.word	0x40011400
 8004b6c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004b70:	4b0b      	ldr	r3, [pc, #44]	; (8004ba0 <HAL_GPIO_Init+0x304>)
 8004b72:	68da      	ldr	r2, [r3, #12]
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	43db      	mvns	r3, r3
 8004b78:	4909      	ldr	r1, [pc, #36]	; (8004ba0 <HAL_GPIO_Init+0x304>)
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b80:	3301      	adds	r3, #1
 8004b82:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b8a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	f47f ae8e 	bne.w	80048b0 <HAL_GPIO_Init+0x14>
  }
}
 8004b94:	bf00      	nop
 8004b96:	bf00      	nop
 8004b98:	372c      	adds	r7, #44	; 0x2c
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bc80      	pop	{r7}
 8004b9e:	4770      	bx	lr
 8004ba0:	40010400 	.word	0x40010400

08004ba4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	460b      	mov	r3, r1
 8004bae:	807b      	strh	r3, [r7, #2]
 8004bb0:	4613      	mov	r3, r2
 8004bb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004bb4:	787b      	ldrb	r3, [r7, #1]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d003      	beq.n	8004bc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004bba:	887a      	ldrh	r2, [r7, #2]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004bc0:	e003      	b.n	8004bca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004bc2:	887b      	ldrh	r3, [r7, #2]
 8004bc4:	041a      	lsls	r2, r3, #16
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	611a      	str	r2, [r3, #16]
}
 8004bca:	bf00      	nop
 8004bcc:	370c      	adds	r7, #12
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bc80      	pop	{r7}
 8004bd2:	4770      	bx	lr

08004bd4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b085      	sub	sp, #20
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
 8004bdc:	460b      	mov	r3, r1
 8004bde:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004be6:	887a      	ldrh	r2, [r7, #2]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	4013      	ands	r3, r2
 8004bec:	041a      	lsls	r2, r3, #16
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	43d9      	mvns	r1, r3
 8004bf2:	887b      	ldrh	r3, [r7, #2]
 8004bf4:	400b      	ands	r3, r1
 8004bf6:	431a      	orrs	r2, r3
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	611a      	str	r2, [r3, #16]
}
 8004bfc:	bf00      	nop
 8004bfe:	3714      	adds	r7, #20
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bc80      	pop	{r7}
 8004c04:	4770      	bx	lr
	...

08004c08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d101      	bne.n	8004c1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c16:	2301      	movs	r3, #1
 8004c18:	e12b      	b.n	8004e72 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d106      	bne.n	8004c34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f7fb fe92 	bl	8000958 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2224      	movs	r2, #36	; 0x24
 8004c38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f022 0201 	bic.w	r2, r2, #1
 8004c4a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c6a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004c6c:	f001 fcce 	bl	800660c <HAL_RCC_GetPCLK1Freq>
 8004c70:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	4a81      	ldr	r2, [pc, #516]	; (8004e7c <HAL_I2C_Init+0x274>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d807      	bhi.n	8004c8c <HAL_I2C_Init+0x84>
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	4a80      	ldr	r2, [pc, #512]	; (8004e80 <HAL_I2C_Init+0x278>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	bf94      	ite	ls
 8004c84:	2301      	movls	r3, #1
 8004c86:	2300      	movhi	r3, #0
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	e006      	b.n	8004c9a <HAL_I2C_Init+0x92>
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	4a7d      	ldr	r2, [pc, #500]	; (8004e84 <HAL_I2C_Init+0x27c>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	bf94      	ite	ls
 8004c94:	2301      	movls	r3, #1
 8004c96:	2300      	movhi	r3, #0
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d001      	beq.n	8004ca2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e0e7      	b.n	8004e72 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	4a78      	ldr	r2, [pc, #480]	; (8004e88 <HAL_I2C_Init+0x280>)
 8004ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8004caa:	0c9b      	lsrs	r3, r3, #18
 8004cac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	68ba      	ldr	r2, [r7, #8]
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	6a1b      	ldr	r3, [r3, #32]
 8004cc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	4a6a      	ldr	r2, [pc, #424]	; (8004e7c <HAL_I2C_Init+0x274>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d802      	bhi.n	8004cdc <HAL_I2C_Init+0xd4>
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	3301      	adds	r3, #1
 8004cda:	e009      	b.n	8004cf0 <HAL_I2C_Init+0xe8>
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004ce2:	fb02 f303 	mul.w	r3, r2, r3
 8004ce6:	4a69      	ldr	r2, [pc, #420]	; (8004e8c <HAL_I2C_Init+0x284>)
 8004ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8004cec:	099b      	lsrs	r3, r3, #6
 8004cee:	3301      	adds	r3, #1
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	6812      	ldr	r2, [r2, #0]
 8004cf4:	430b      	orrs	r3, r1
 8004cf6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	69db      	ldr	r3, [r3, #28]
 8004cfe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004d02:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	495c      	ldr	r1, [pc, #368]	; (8004e7c <HAL_I2C_Init+0x274>)
 8004d0c:	428b      	cmp	r3, r1
 8004d0e:	d819      	bhi.n	8004d44 <HAL_I2C_Init+0x13c>
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	1e59      	subs	r1, r3, #1
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	005b      	lsls	r3, r3, #1
 8004d1a:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d1e:	1c59      	adds	r1, r3, #1
 8004d20:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004d24:	400b      	ands	r3, r1
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d00a      	beq.n	8004d40 <HAL_I2C_Init+0x138>
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	1e59      	subs	r1, r3, #1
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	005b      	lsls	r3, r3, #1
 8004d34:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d38:	3301      	adds	r3, #1
 8004d3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d3e:	e051      	b.n	8004de4 <HAL_I2C_Init+0x1dc>
 8004d40:	2304      	movs	r3, #4
 8004d42:	e04f      	b.n	8004de4 <HAL_I2C_Init+0x1dc>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d111      	bne.n	8004d70 <HAL_I2C_Init+0x168>
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	1e58      	subs	r0, r3, #1
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6859      	ldr	r1, [r3, #4]
 8004d54:	460b      	mov	r3, r1
 8004d56:	005b      	lsls	r3, r3, #1
 8004d58:	440b      	add	r3, r1
 8004d5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d5e:	3301      	adds	r3, #1
 8004d60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	bf0c      	ite	eq
 8004d68:	2301      	moveq	r3, #1
 8004d6a:	2300      	movne	r3, #0
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	e012      	b.n	8004d96 <HAL_I2C_Init+0x18e>
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	1e58      	subs	r0, r3, #1
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6859      	ldr	r1, [r3, #4]
 8004d78:	460b      	mov	r3, r1
 8004d7a:	009b      	lsls	r3, r3, #2
 8004d7c:	440b      	add	r3, r1
 8004d7e:	0099      	lsls	r1, r3, #2
 8004d80:	440b      	add	r3, r1
 8004d82:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d86:	3301      	adds	r3, #1
 8004d88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	bf0c      	ite	eq
 8004d90:	2301      	moveq	r3, #1
 8004d92:	2300      	movne	r3, #0
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d001      	beq.n	8004d9e <HAL_I2C_Init+0x196>
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e022      	b.n	8004de4 <HAL_I2C_Init+0x1dc>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10e      	bne.n	8004dc4 <HAL_I2C_Init+0x1bc>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	1e58      	subs	r0, r3, #1
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6859      	ldr	r1, [r3, #4]
 8004dae:	460b      	mov	r3, r1
 8004db0:	005b      	lsls	r3, r3, #1
 8004db2:	440b      	add	r3, r1
 8004db4:	fbb0 f3f3 	udiv	r3, r0, r3
 8004db8:	3301      	adds	r3, #1
 8004dba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dbe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004dc2:	e00f      	b.n	8004de4 <HAL_I2C_Init+0x1dc>
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	1e58      	subs	r0, r3, #1
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6859      	ldr	r1, [r3, #4]
 8004dcc:	460b      	mov	r3, r1
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	440b      	add	r3, r1
 8004dd2:	0099      	lsls	r1, r3, #2
 8004dd4:	440b      	add	r3, r1
 8004dd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dda:	3301      	adds	r3, #1
 8004ddc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004de0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004de4:	6879      	ldr	r1, [r7, #4]
 8004de6:	6809      	ldr	r1, [r1, #0]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	69da      	ldr	r2, [r3, #28]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a1b      	ldr	r3, [r3, #32]
 8004dfe:	431a      	orrs	r2, r3
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	430a      	orrs	r2, r1
 8004e06:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004e12:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	6911      	ldr	r1, [r2, #16]
 8004e1a:	687a      	ldr	r2, [r7, #4]
 8004e1c:	68d2      	ldr	r2, [r2, #12]
 8004e1e:	4311      	orrs	r1, r2
 8004e20:	687a      	ldr	r2, [r7, #4]
 8004e22:	6812      	ldr	r2, [r2, #0]
 8004e24:	430b      	orrs	r3, r1
 8004e26:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	68db      	ldr	r3, [r3, #12]
 8004e2e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	695a      	ldr	r2, [r3, #20]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	699b      	ldr	r3, [r3, #24]
 8004e3a:	431a      	orrs	r2, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	430a      	orrs	r2, r1
 8004e42:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f042 0201 	orr.w	r2, r2, #1
 8004e52:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2200      	movs	r2, #0
 8004e58:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2220      	movs	r2, #32
 8004e5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004e70:	2300      	movs	r3, #0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3710      	adds	r7, #16
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
 8004e7a:	bf00      	nop
 8004e7c:	000186a0 	.word	0x000186a0
 8004e80:	001e847f 	.word	0x001e847f
 8004e84:	003d08ff 	.word	0x003d08ff
 8004e88:	431bde83 	.word	0x431bde83
 8004e8c:	10624dd3 	.word	0x10624dd3

08004e90 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b088      	sub	sp, #32
 8004e94:	af02      	add	r7, sp, #8
 8004e96:	60f8      	str	r0, [r7, #12]
 8004e98:	4608      	mov	r0, r1
 8004e9a:	4611      	mov	r1, r2
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	817b      	strh	r3, [r7, #10]
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	813b      	strh	r3, [r7, #8]
 8004ea6:	4613      	mov	r3, r2
 8004ea8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004eaa:	f7fe fd27 	bl	80038fc <HAL_GetTick>
 8004eae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	2b20      	cmp	r3, #32
 8004eba:	f040 80d9 	bne.w	8005070 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	9300      	str	r3, [sp, #0]
 8004ec2:	2319      	movs	r3, #25
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	496d      	ldr	r1, [pc, #436]	; (800507c <HAL_I2C_Mem_Write+0x1ec>)
 8004ec8:	68f8      	ldr	r0, [r7, #12]
 8004eca:	f000 fdef 	bl	8005aac <I2C_WaitOnFlagUntilTimeout>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d001      	beq.n	8004ed8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004ed4:	2302      	movs	r3, #2
 8004ed6:	e0cc      	b.n	8005072 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d101      	bne.n	8004ee6 <HAL_I2C_Mem_Write+0x56>
 8004ee2:	2302      	movs	r3, #2
 8004ee4:	e0c5      	b.n	8005072 <HAL_I2C_Mem_Write+0x1e2>
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2201      	movs	r2, #1
 8004eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 0301 	and.w	r3, r3, #1
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d007      	beq.n	8004f0c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f042 0201 	orr.w	r2, r2, #1
 8004f0a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681a      	ldr	r2, [r3, #0]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f1a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2221      	movs	r2, #33	; 0x21
 8004f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2240      	movs	r2, #64	; 0x40
 8004f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	6a3a      	ldr	r2, [r7, #32]
 8004f36:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004f3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f42:	b29a      	uxth	r2, r3
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	4a4d      	ldr	r2, [pc, #308]	; (8005080 <HAL_I2C_Mem_Write+0x1f0>)
 8004f4c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004f4e:	88f8      	ldrh	r0, [r7, #6]
 8004f50:	893a      	ldrh	r2, [r7, #8]
 8004f52:	8979      	ldrh	r1, [r7, #10]
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	9301      	str	r3, [sp, #4]
 8004f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f5a:	9300      	str	r3, [sp, #0]
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	68f8      	ldr	r0, [r7, #12]
 8004f60:	f000 fc26 	bl	80057b0 <I2C_RequestMemoryWrite>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d052      	beq.n	8005010 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e081      	b.n	8005072 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f6e:	697a      	ldr	r2, [r7, #20]
 8004f70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f72:	68f8      	ldr	r0, [r7, #12]
 8004f74:	f000 fe70 	bl	8005c58 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d00d      	beq.n	8004f9a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f82:	2b04      	cmp	r3, #4
 8004f84:	d107      	bne.n	8004f96 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f94:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e06b      	b.n	8005072 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f9e:	781a      	ldrb	r2, [r3, #0]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004faa:	1c5a      	adds	r2, r3, #1
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fb4:	3b01      	subs	r3, #1
 8004fb6:	b29a      	uxth	r2, r3
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fc0:	b29b      	uxth	r3, r3
 8004fc2:	3b01      	subs	r3, #1
 8004fc4:	b29a      	uxth	r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	695b      	ldr	r3, [r3, #20]
 8004fd0:	f003 0304 	and.w	r3, r3, #4
 8004fd4:	2b04      	cmp	r3, #4
 8004fd6:	d11b      	bne.n	8005010 <HAL_I2C_Mem_Write+0x180>
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d017      	beq.n	8005010 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe4:	781a      	ldrb	r2, [r3, #0]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff0:	1c5a      	adds	r2, r3, #1
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ffa:	3b01      	subs	r3, #1
 8004ffc:	b29a      	uxth	r2, r3
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005006:	b29b      	uxth	r3, r3
 8005008:	3b01      	subs	r3, #1
 800500a:	b29a      	uxth	r2, r3
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005014:	2b00      	cmp	r3, #0
 8005016:	d1aa      	bne.n	8004f6e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005018:	697a      	ldr	r2, [r7, #20]
 800501a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	f000 fe5c 	bl	8005cda <I2C_WaitOnBTFFlagUntilTimeout>
 8005022:	4603      	mov	r3, r0
 8005024:	2b00      	cmp	r3, #0
 8005026:	d00d      	beq.n	8005044 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800502c:	2b04      	cmp	r3, #4
 800502e:	d107      	bne.n	8005040 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800503e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005040:	2301      	movs	r3, #1
 8005042:	e016      	b.n	8005072 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005052:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2220      	movs	r2, #32
 8005058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2200      	movs	r2, #0
 8005060:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800506c:	2300      	movs	r3, #0
 800506e:	e000      	b.n	8005072 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005070:	2302      	movs	r3, #2
  }
}
 8005072:	4618      	mov	r0, r3
 8005074:	3718      	adds	r7, #24
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
 800507a:	bf00      	nop
 800507c:	00100002 	.word	0x00100002
 8005080:	ffff0000 	.word	0xffff0000

08005084 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b08c      	sub	sp, #48	; 0x30
 8005088:	af02      	add	r7, sp, #8
 800508a:	60f8      	str	r0, [r7, #12]
 800508c:	4608      	mov	r0, r1
 800508e:	4611      	mov	r1, r2
 8005090:	461a      	mov	r2, r3
 8005092:	4603      	mov	r3, r0
 8005094:	817b      	strh	r3, [r7, #10]
 8005096:	460b      	mov	r3, r1
 8005098:	813b      	strh	r3, [r7, #8]
 800509a:	4613      	mov	r3, r2
 800509c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800509e:	2300      	movs	r3, #0
 80050a0:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80050a2:	f7fe fc2b 	bl	80038fc <HAL_GetTick>
 80050a6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	2b20      	cmp	r3, #32
 80050b2:	f040 8244 	bne.w	800553e <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80050b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b8:	9300      	str	r3, [sp, #0]
 80050ba:	2319      	movs	r3, #25
 80050bc:	2201      	movs	r2, #1
 80050be:	4982      	ldr	r1, [pc, #520]	; (80052c8 <HAL_I2C_Mem_Read+0x244>)
 80050c0:	68f8      	ldr	r0, [r7, #12]
 80050c2:	f000 fcf3 	bl	8005aac <I2C_WaitOnFlagUntilTimeout>
 80050c6:	4603      	mov	r3, r0
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d001      	beq.n	80050d0 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80050cc:	2302      	movs	r3, #2
 80050ce:	e237      	b.n	8005540 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d101      	bne.n	80050de <HAL_I2C_Mem_Read+0x5a>
 80050da:	2302      	movs	r3, #2
 80050dc:	e230      	b.n	8005540 <HAL_I2C_Mem_Read+0x4bc>
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2201      	movs	r2, #1
 80050e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f003 0301 	and.w	r3, r3, #1
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d007      	beq.n	8005104 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f042 0201 	orr.w	r2, r2, #1
 8005102:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005112:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2222      	movs	r2, #34	; 0x22
 8005118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2240      	movs	r2, #64	; 0x40
 8005120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2200      	movs	r2, #0
 8005128:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800512e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005134:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800513a:	b29a      	uxth	r2, r3
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	4a62      	ldr	r2, [pc, #392]	; (80052cc <HAL_I2C_Mem_Read+0x248>)
 8005144:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005146:	88f8      	ldrh	r0, [r7, #6]
 8005148:	893a      	ldrh	r2, [r7, #8]
 800514a:	8979      	ldrh	r1, [r7, #10]
 800514c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800514e:	9301      	str	r3, [sp, #4]
 8005150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005152:	9300      	str	r3, [sp, #0]
 8005154:	4603      	mov	r3, r0
 8005156:	68f8      	ldr	r0, [r7, #12]
 8005158:	f000 fbc0 	bl	80058dc <I2C_RequestMemoryRead>
 800515c:	4603      	mov	r3, r0
 800515e:	2b00      	cmp	r3, #0
 8005160:	d001      	beq.n	8005166 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8005162:	2301      	movs	r3, #1
 8005164:	e1ec      	b.n	8005540 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800516a:	2b00      	cmp	r3, #0
 800516c:	d113      	bne.n	8005196 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800516e:	2300      	movs	r3, #0
 8005170:	61fb      	str	r3, [r7, #28]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	695b      	ldr	r3, [r3, #20]
 8005178:	61fb      	str	r3, [r7, #28]
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	699b      	ldr	r3, [r3, #24]
 8005180:	61fb      	str	r3, [r7, #28]
 8005182:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005192:	601a      	str	r2, [r3, #0]
 8005194:	e1c0      	b.n	8005518 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800519a:	2b01      	cmp	r3, #1
 800519c:	d11e      	bne.n	80051dc <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051ac:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80051ae:	b672      	cpsid	i
}
 80051b0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051b2:	2300      	movs	r3, #0
 80051b4:	61bb      	str	r3, [r7, #24]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	695b      	ldr	r3, [r3, #20]
 80051bc:	61bb      	str	r3, [r7, #24]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	61bb      	str	r3, [r7, #24]
 80051c6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051d6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80051d8:	b662      	cpsie	i
}
 80051da:	e035      	b.n	8005248 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051e0:	2b02      	cmp	r3, #2
 80051e2:	d11e      	bne.n	8005222 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80051f2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80051f4:	b672      	cpsid	i
}
 80051f6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051f8:	2300      	movs	r3, #0
 80051fa:	617b      	str	r3, [r7, #20]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	695b      	ldr	r3, [r3, #20]
 8005202:	617b      	str	r3, [r7, #20]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	699b      	ldr	r3, [r3, #24]
 800520a:	617b      	str	r3, [r7, #20]
 800520c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800521c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800521e:	b662      	cpsie	i
}
 8005220:	e012      	b.n	8005248 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005230:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005232:	2300      	movs	r3, #0
 8005234:	613b      	str	r3, [r7, #16]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	695b      	ldr	r3, [r3, #20]
 800523c:	613b      	str	r3, [r7, #16]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	699b      	ldr	r3, [r3, #24]
 8005244:	613b      	str	r3, [r7, #16]
 8005246:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8005248:	e166      	b.n	8005518 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800524e:	2b03      	cmp	r3, #3
 8005250:	f200 811f 	bhi.w	8005492 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005258:	2b01      	cmp	r3, #1
 800525a:	d123      	bne.n	80052a4 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800525c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800525e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005260:	68f8      	ldr	r0, [r7, #12]
 8005262:	f000 fd7b 	bl	8005d5c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005266:	4603      	mov	r3, r0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d001      	beq.n	8005270 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e167      	b.n	8005540 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	691a      	ldr	r2, [r3, #16]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527a:	b2d2      	uxtb	r2, r2
 800527c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005282:	1c5a      	adds	r2, r3, #1
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800528c:	3b01      	subs	r3, #1
 800528e:	b29a      	uxth	r2, r3
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005298:	b29b      	uxth	r3, r3
 800529a:	3b01      	subs	r3, #1
 800529c:	b29a      	uxth	r2, r3
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80052a2:	e139      	b.n	8005518 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052a8:	2b02      	cmp	r3, #2
 80052aa:	d152      	bne.n	8005352 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80052ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ae:	9300      	str	r3, [sp, #0]
 80052b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052b2:	2200      	movs	r2, #0
 80052b4:	4906      	ldr	r1, [pc, #24]	; (80052d0 <HAL_I2C_Mem_Read+0x24c>)
 80052b6:	68f8      	ldr	r0, [r7, #12]
 80052b8:	f000 fbf8 	bl	8005aac <I2C_WaitOnFlagUntilTimeout>
 80052bc:	4603      	mov	r3, r0
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d008      	beq.n	80052d4 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e13c      	b.n	8005540 <HAL_I2C_Mem_Read+0x4bc>
 80052c6:	bf00      	nop
 80052c8:	00100002 	.word	0x00100002
 80052cc:	ffff0000 	.word	0xffff0000
 80052d0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80052d4:	b672      	cpsid	i
}
 80052d6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	691a      	ldr	r2, [r3, #16]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f2:	b2d2      	uxtb	r2, r2
 80052f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fa:	1c5a      	adds	r2, r3, #1
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005304:	3b01      	subs	r3, #1
 8005306:	b29a      	uxth	r2, r3
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005310:	b29b      	uxth	r3, r3
 8005312:	3b01      	subs	r3, #1
 8005314:	b29a      	uxth	r2, r3
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800531a:	b662      	cpsie	i
}
 800531c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	691a      	ldr	r2, [r3, #16]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005328:	b2d2      	uxtb	r2, r2
 800532a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005330:	1c5a      	adds	r2, r3, #1
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800533a:	3b01      	subs	r3, #1
 800533c:	b29a      	uxth	r2, r3
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005346:	b29b      	uxth	r3, r3
 8005348:	3b01      	subs	r3, #1
 800534a:	b29a      	uxth	r2, r3
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005350:	e0e2      	b.n	8005518 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005354:	9300      	str	r3, [sp, #0]
 8005356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005358:	2200      	movs	r2, #0
 800535a:	497b      	ldr	r1, [pc, #492]	; (8005548 <HAL_I2C_Mem_Read+0x4c4>)
 800535c:	68f8      	ldr	r0, [r7, #12]
 800535e:	f000 fba5 	bl	8005aac <I2C_WaitOnFlagUntilTimeout>
 8005362:	4603      	mov	r3, r0
 8005364:	2b00      	cmp	r3, #0
 8005366:	d001      	beq.n	800536c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	e0e9      	b.n	8005540 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800537a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800537c:	b672      	cpsid	i
}
 800537e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	691a      	ldr	r2, [r3, #16]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800538a:	b2d2      	uxtb	r2, r2
 800538c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005392:	1c5a      	adds	r2, r3, #1
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800539c:	3b01      	subs	r3, #1
 800539e:	b29a      	uxth	r2, r3
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	3b01      	subs	r3, #1
 80053ac:	b29a      	uxth	r2, r3
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80053b2:	4b66      	ldr	r3, [pc, #408]	; (800554c <HAL_I2C_Mem_Read+0x4c8>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	08db      	lsrs	r3, r3, #3
 80053b8:	4a65      	ldr	r2, [pc, #404]	; (8005550 <HAL_I2C_Mem_Read+0x4cc>)
 80053ba:	fba2 2303 	umull	r2, r3, r2, r3
 80053be:	0a1a      	lsrs	r2, r3, #8
 80053c0:	4613      	mov	r3, r2
 80053c2:	009b      	lsls	r3, r3, #2
 80053c4:	4413      	add	r3, r2
 80053c6:	00da      	lsls	r2, r3, #3
 80053c8:	1ad3      	subs	r3, r2, r3
 80053ca:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80053cc:	6a3b      	ldr	r3, [r7, #32]
 80053ce:	3b01      	subs	r3, #1
 80053d0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80053d2:	6a3b      	ldr	r3, [r7, #32]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d118      	bne.n	800540a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2200      	movs	r2, #0
 80053dc:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2220      	movs	r2, #32
 80053e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f2:	f043 0220 	orr.w	r2, r3, #32
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80053fa:	b662      	cpsie	i
}
 80053fc:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2200      	movs	r2, #0
 8005402:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8005406:	2301      	movs	r3, #1
 8005408:	e09a      	b.n	8005540 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	695b      	ldr	r3, [r3, #20]
 8005410:	f003 0304 	and.w	r3, r3, #4
 8005414:	2b04      	cmp	r3, #4
 8005416:	d1d9      	bne.n	80053cc <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005426:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	691a      	ldr	r2, [r3, #16]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005432:	b2d2      	uxtb	r2, r2
 8005434:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800543a:	1c5a      	adds	r2, r3, #1
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005444:	3b01      	subs	r3, #1
 8005446:	b29a      	uxth	r2, r3
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005450:	b29b      	uxth	r3, r3
 8005452:	3b01      	subs	r3, #1
 8005454:	b29a      	uxth	r2, r3
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800545a:	b662      	cpsie	i
}
 800545c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	691a      	ldr	r2, [r3, #16]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005468:	b2d2      	uxtb	r2, r2
 800546a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005470:	1c5a      	adds	r2, r3, #1
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800547a:	3b01      	subs	r3, #1
 800547c:	b29a      	uxth	r2, r3
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005486:	b29b      	uxth	r3, r3
 8005488:	3b01      	subs	r3, #1
 800548a:	b29a      	uxth	r2, r3
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005490:	e042      	b.n	8005518 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005492:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005494:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005496:	68f8      	ldr	r0, [r7, #12]
 8005498:	f000 fc60 	bl	8005d5c <I2C_WaitOnRXNEFlagUntilTimeout>
 800549c:	4603      	mov	r3, r0
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d001      	beq.n	80054a6 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e04c      	b.n	8005540 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	691a      	ldr	r2, [r3, #16]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b0:	b2d2      	uxtb	r2, r2
 80054b2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b8:	1c5a      	adds	r2, r3, #1
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054c2:	3b01      	subs	r3, #1
 80054c4:	b29a      	uxth	r2, r3
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ce:	b29b      	uxth	r3, r3
 80054d0:	3b01      	subs	r3, #1
 80054d2:	b29a      	uxth	r2, r3
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	695b      	ldr	r3, [r3, #20]
 80054de:	f003 0304 	and.w	r3, r3, #4
 80054e2:	2b04      	cmp	r3, #4
 80054e4:	d118      	bne.n	8005518 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	691a      	ldr	r2, [r3, #16]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f0:	b2d2      	uxtb	r2, r2
 80054f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f8:	1c5a      	adds	r2, r3, #1
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005502:	3b01      	subs	r3, #1
 8005504:	b29a      	uxth	r2, r3
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800550e:	b29b      	uxth	r3, r3
 8005510:	3b01      	subs	r3, #1
 8005512:	b29a      	uxth	r2, r3
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800551c:	2b00      	cmp	r3, #0
 800551e:	f47f ae94 	bne.w	800524a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2220      	movs	r2, #32
 8005526:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2200      	movs	r2, #0
 800552e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800553a:	2300      	movs	r3, #0
 800553c:	e000      	b.n	8005540 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 800553e:	2302      	movs	r3, #2
  }
}
 8005540:	4618      	mov	r0, r3
 8005542:	3728      	adds	r7, #40	; 0x28
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}
 8005548:	00010004 	.word	0x00010004
 800554c:	20000010 	.word	0x20000010
 8005550:	14f8b589 	.word	0x14f8b589

08005554 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b08a      	sub	sp, #40	; 0x28
 8005558:	af02      	add	r7, sp, #8
 800555a:	60f8      	str	r0, [r7, #12]
 800555c:	607a      	str	r2, [r7, #4]
 800555e:	603b      	str	r3, [r7, #0]
 8005560:	460b      	mov	r3, r1
 8005562:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005564:	f7fe f9ca 	bl	80038fc <HAL_GetTick>
 8005568:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800556a:	2301      	movs	r3, #1
 800556c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005574:	b2db      	uxtb	r3, r3
 8005576:	2b20      	cmp	r3, #32
 8005578:	f040 8111 	bne.w	800579e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	9300      	str	r3, [sp, #0]
 8005580:	2319      	movs	r3, #25
 8005582:	2201      	movs	r2, #1
 8005584:	4988      	ldr	r1, [pc, #544]	; (80057a8 <HAL_I2C_IsDeviceReady+0x254>)
 8005586:	68f8      	ldr	r0, [r7, #12]
 8005588:	f000 fa90 	bl	8005aac <I2C_WaitOnFlagUntilTimeout>
 800558c:	4603      	mov	r3, r0
 800558e:	2b00      	cmp	r3, #0
 8005590:	d001      	beq.n	8005596 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005592:	2302      	movs	r3, #2
 8005594:	e104      	b.n	80057a0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800559c:	2b01      	cmp	r3, #1
 800559e:	d101      	bne.n	80055a4 <HAL_I2C_IsDeviceReady+0x50>
 80055a0:	2302      	movs	r3, #2
 80055a2:	e0fd      	b.n	80057a0 <HAL_I2C_IsDeviceReady+0x24c>
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f003 0301 	and.w	r3, r3, #1
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d007      	beq.n	80055ca <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681a      	ldr	r2, [r3, #0]
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f042 0201 	orr.w	r2, r2, #1
 80055c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80055d8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2224      	movs	r2, #36	; 0x24
 80055de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2200      	movs	r2, #0
 80055e6:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	4a70      	ldr	r2, [pc, #448]	; (80057ac <HAL_I2C_IsDeviceReady+0x258>)
 80055ec:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055fc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80055fe:	69fb      	ldr	r3, [r7, #28]
 8005600:	9300      	str	r3, [sp, #0]
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	2200      	movs	r2, #0
 8005606:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800560a:	68f8      	ldr	r0, [r7, #12]
 800560c:	f000 fa4e 	bl	8005aac <I2C_WaitOnFlagUntilTimeout>
 8005610:	4603      	mov	r3, r0
 8005612:	2b00      	cmp	r3, #0
 8005614:	d00d      	beq.n	8005632 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005620:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005624:	d103      	bne.n	800562e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	f44f 7200 	mov.w	r2, #512	; 0x200
 800562c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e0b6      	b.n	80057a0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005632:	897b      	ldrh	r3, [r7, #10]
 8005634:	b2db      	uxtb	r3, r3
 8005636:	461a      	mov	r2, r3
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005640:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005642:	f7fe f95b 	bl	80038fc <HAL_GetTick>
 8005646:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	695b      	ldr	r3, [r3, #20]
 800564e:	f003 0302 	and.w	r3, r3, #2
 8005652:	2b02      	cmp	r3, #2
 8005654:	bf0c      	ite	eq
 8005656:	2301      	moveq	r3, #1
 8005658:	2300      	movne	r3, #0
 800565a:	b2db      	uxtb	r3, r3
 800565c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	695b      	ldr	r3, [r3, #20]
 8005664:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005668:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800566c:	bf0c      	ite	eq
 800566e:	2301      	moveq	r3, #1
 8005670:	2300      	movne	r3, #0
 8005672:	b2db      	uxtb	r3, r3
 8005674:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005676:	e025      	b.n	80056c4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005678:	f7fe f940 	bl	80038fc <HAL_GetTick>
 800567c:	4602      	mov	r2, r0
 800567e:	69fb      	ldr	r3, [r7, #28]
 8005680:	1ad3      	subs	r3, r2, r3
 8005682:	683a      	ldr	r2, [r7, #0]
 8005684:	429a      	cmp	r2, r3
 8005686:	d302      	bcc.n	800568e <HAL_I2C_IsDeviceReady+0x13a>
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d103      	bne.n	8005696 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	22a0      	movs	r2, #160	; 0xa0
 8005692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	695b      	ldr	r3, [r3, #20]
 800569c:	f003 0302 	and.w	r3, r3, #2
 80056a0:	2b02      	cmp	r3, #2
 80056a2:	bf0c      	ite	eq
 80056a4:	2301      	moveq	r3, #1
 80056a6:	2300      	movne	r3, #0
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	695b      	ldr	r3, [r3, #20]
 80056b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056ba:	bf0c      	ite	eq
 80056bc:	2301      	moveq	r3, #1
 80056be:	2300      	movne	r3, #0
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	2ba0      	cmp	r3, #160	; 0xa0
 80056ce:	d005      	beq.n	80056dc <HAL_I2C_IsDeviceReady+0x188>
 80056d0:	7dfb      	ldrb	r3, [r7, #23]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d102      	bne.n	80056dc <HAL_I2C_IsDeviceReady+0x188>
 80056d6:	7dbb      	ldrb	r3, [r7, #22]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d0cd      	beq.n	8005678 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2220      	movs	r2, #32
 80056e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	695b      	ldr	r3, [r3, #20]
 80056ea:	f003 0302 	and.w	r3, r3, #2
 80056ee:	2b02      	cmp	r3, #2
 80056f0:	d129      	bne.n	8005746 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005700:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005702:	2300      	movs	r3, #0
 8005704:	613b      	str	r3, [r7, #16]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	695b      	ldr	r3, [r3, #20]
 800570c:	613b      	str	r3, [r7, #16]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	699b      	ldr	r3, [r3, #24]
 8005714:	613b      	str	r3, [r7, #16]
 8005716:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	9300      	str	r3, [sp, #0]
 800571c:	2319      	movs	r3, #25
 800571e:	2201      	movs	r2, #1
 8005720:	4921      	ldr	r1, [pc, #132]	; (80057a8 <HAL_I2C_IsDeviceReady+0x254>)
 8005722:	68f8      	ldr	r0, [r7, #12]
 8005724:	f000 f9c2 	bl	8005aac <I2C_WaitOnFlagUntilTimeout>
 8005728:	4603      	mov	r3, r0
 800572a:	2b00      	cmp	r3, #0
 800572c:	d001      	beq.n	8005732 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	e036      	b.n	80057a0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2220      	movs	r2, #32
 8005736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2200      	movs	r2, #0
 800573e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8005742:	2300      	movs	r3, #0
 8005744:	e02c      	b.n	80057a0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	681a      	ldr	r2, [r3, #0]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005754:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800575e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	9300      	str	r3, [sp, #0]
 8005764:	2319      	movs	r3, #25
 8005766:	2201      	movs	r2, #1
 8005768:	490f      	ldr	r1, [pc, #60]	; (80057a8 <HAL_I2C_IsDeviceReady+0x254>)
 800576a:	68f8      	ldr	r0, [r7, #12]
 800576c:	f000 f99e 	bl	8005aac <I2C_WaitOnFlagUntilTimeout>
 8005770:	4603      	mov	r3, r0
 8005772:	2b00      	cmp	r3, #0
 8005774:	d001      	beq.n	800577a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	e012      	b.n	80057a0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800577a:	69bb      	ldr	r3, [r7, #24]
 800577c:	3301      	adds	r3, #1
 800577e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005780:	69ba      	ldr	r2, [r7, #24]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	429a      	cmp	r2, r3
 8005786:	f4ff af32 	bcc.w	80055ee <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2220      	movs	r2, #32
 800578e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2200      	movs	r2, #0
 8005796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	e000      	b.n	80057a0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800579e:	2302      	movs	r3, #2
  }
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	3720      	adds	r7, #32
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}
 80057a8:	00100002 	.word	0x00100002
 80057ac:	ffff0000 	.word	0xffff0000

080057b0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b088      	sub	sp, #32
 80057b4:	af02      	add	r7, sp, #8
 80057b6:	60f8      	str	r0, [r7, #12]
 80057b8:	4608      	mov	r0, r1
 80057ba:	4611      	mov	r1, r2
 80057bc:	461a      	mov	r2, r3
 80057be:	4603      	mov	r3, r0
 80057c0:	817b      	strh	r3, [r7, #10]
 80057c2:	460b      	mov	r3, r1
 80057c4:	813b      	strh	r3, [r7, #8]
 80057c6:	4613      	mov	r3, r2
 80057c8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80057d8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80057da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057dc:	9300      	str	r3, [sp, #0]
 80057de:	6a3b      	ldr	r3, [r7, #32]
 80057e0:	2200      	movs	r2, #0
 80057e2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80057e6:	68f8      	ldr	r0, [r7, #12]
 80057e8:	f000 f960 	bl	8005aac <I2C_WaitOnFlagUntilTimeout>
 80057ec:	4603      	mov	r3, r0
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00d      	beq.n	800580e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005800:	d103      	bne.n	800580a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005808:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800580a:	2303      	movs	r3, #3
 800580c:	e05f      	b.n	80058ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800580e:	897b      	ldrh	r3, [r7, #10]
 8005810:	b2db      	uxtb	r3, r3
 8005812:	461a      	mov	r2, r3
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800581c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800581e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005820:	6a3a      	ldr	r2, [r7, #32]
 8005822:	492d      	ldr	r1, [pc, #180]	; (80058d8 <I2C_RequestMemoryWrite+0x128>)
 8005824:	68f8      	ldr	r0, [r7, #12]
 8005826:	f000 f998 	bl	8005b5a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800582a:	4603      	mov	r3, r0
 800582c:	2b00      	cmp	r3, #0
 800582e:	d001      	beq.n	8005834 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	e04c      	b.n	80058ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005834:	2300      	movs	r3, #0
 8005836:	617b      	str	r3, [r7, #20]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	695b      	ldr	r3, [r3, #20]
 800583e:	617b      	str	r3, [r7, #20]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	699b      	ldr	r3, [r3, #24]
 8005846:	617b      	str	r3, [r7, #20]
 8005848:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800584a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800584c:	6a39      	ldr	r1, [r7, #32]
 800584e:	68f8      	ldr	r0, [r7, #12]
 8005850:	f000 fa02 	bl	8005c58 <I2C_WaitOnTXEFlagUntilTimeout>
 8005854:	4603      	mov	r3, r0
 8005856:	2b00      	cmp	r3, #0
 8005858:	d00d      	beq.n	8005876 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585e:	2b04      	cmp	r3, #4
 8005860:	d107      	bne.n	8005872 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005870:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e02b      	b.n	80058ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005876:	88fb      	ldrh	r3, [r7, #6]
 8005878:	2b01      	cmp	r3, #1
 800587a:	d105      	bne.n	8005888 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800587c:	893b      	ldrh	r3, [r7, #8]
 800587e:	b2da      	uxtb	r2, r3
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	611a      	str	r2, [r3, #16]
 8005886:	e021      	b.n	80058cc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005888:	893b      	ldrh	r3, [r7, #8]
 800588a:	0a1b      	lsrs	r3, r3, #8
 800588c:	b29b      	uxth	r3, r3
 800588e:	b2da      	uxtb	r2, r3
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005896:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005898:	6a39      	ldr	r1, [r7, #32]
 800589a:	68f8      	ldr	r0, [r7, #12]
 800589c:	f000 f9dc 	bl	8005c58 <I2C_WaitOnTXEFlagUntilTimeout>
 80058a0:	4603      	mov	r3, r0
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d00d      	beq.n	80058c2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058aa:	2b04      	cmp	r3, #4
 80058ac:	d107      	bne.n	80058be <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058bc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	e005      	b.n	80058ce <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80058c2:	893b      	ldrh	r3, [r7, #8]
 80058c4:	b2da      	uxtb	r2, r3
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80058cc:	2300      	movs	r3, #0
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3718      	adds	r7, #24
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}
 80058d6:	bf00      	nop
 80058d8:	00010002 	.word	0x00010002

080058dc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b088      	sub	sp, #32
 80058e0:	af02      	add	r7, sp, #8
 80058e2:	60f8      	str	r0, [r7, #12]
 80058e4:	4608      	mov	r0, r1
 80058e6:	4611      	mov	r1, r2
 80058e8:	461a      	mov	r2, r3
 80058ea:	4603      	mov	r3, r0
 80058ec:	817b      	strh	r3, [r7, #10]
 80058ee:	460b      	mov	r3, r1
 80058f0:	813b      	strh	r3, [r7, #8]
 80058f2:	4613      	mov	r3, r2
 80058f4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005904:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005914:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005918:	9300      	str	r3, [sp, #0]
 800591a:	6a3b      	ldr	r3, [r7, #32]
 800591c:	2200      	movs	r2, #0
 800591e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005922:	68f8      	ldr	r0, [r7, #12]
 8005924:	f000 f8c2 	bl	8005aac <I2C_WaitOnFlagUntilTimeout>
 8005928:	4603      	mov	r3, r0
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00d      	beq.n	800594a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005938:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800593c:	d103      	bne.n	8005946 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005944:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005946:	2303      	movs	r3, #3
 8005948:	e0aa      	b.n	8005aa0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800594a:	897b      	ldrh	r3, [r7, #10]
 800594c:	b2db      	uxtb	r3, r3
 800594e:	461a      	mov	r2, r3
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005958:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800595a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595c:	6a3a      	ldr	r2, [r7, #32]
 800595e:	4952      	ldr	r1, [pc, #328]	; (8005aa8 <I2C_RequestMemoryRead+0x1cc>)
 8005960:	68f8      	ldr	r0, [r7, #12]
 8005962:	f000 f8fa 	bl	8005b5a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005966:	4603      	mov	r3, r0
 8005968:	2b00      	cmp	r3, #0
 800596a:	d001      	beq.n	8005970 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800596c:	2301      	movs	r3, #1
 800596e:	e097      	b.n	8005aa0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005970:	2300      	movs	r3, #0
 8005972:	617b      	str	r3, [r7, #20]
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	695b      	ldr	r3, [r3, #20]
 800597a:	617b      	str	r3, [r7, #20]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	699b      	ldr	r3, [r3, #24]
 8005982:	617b      	str	r3, [r7, #20]
 8005984:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005986:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005988:	6a39      	ldr	r1, [r7, #32]
 800598a:	68f8      	ldr	r0, [r7, #12]
 800598c:	f000 f964 	bl	8005c58 <I2C_WaitOnTXEFlagUntilTimeout>
 8005990:	4603      	mov	r3, r0
 8005992:	2b00      	cmp	r3, #0
 8005994:	d00d      	beq.n	80059b2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800599a:	2b04      	cmp	r3, #4
 800599c:	d107      	bne.n	80059ae <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059ac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e076      	b.n	8005aa0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80059b2:	88fb      	ldrh	r3, [r7, #6]
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	d105      	bne.n	80059c4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80059b8:	893b      	ldrh	r3, [r7, #8]
 80059ba:	b2da      	uxtb	r2, r3
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	611a      	str	r2, [r3, #16]
 80059c2:	e021      	b.n	8005a08 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80059c4:	893b      	ldrh	r3, [r7, #8]
 80059c6:	0a1b      	lsrs	r3, r3, #8
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	b2da      	uxtb	r2, r3
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059d4:	6a39      	ldr	r1, [r7, #32]
 80059d6:	68f8      	ldr	r0, [r7, #12]
 80059d8:	f000 f93e 	bl	8005c58 <I2C_WaitOnTXEFlagUntilTimeout>
 80059dc:	4603      	mov	r3, r0
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d00d      	beq.n	80059fe <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059e6:	2b04      	cmp	r3, #4
 80059e8:	d107      	bne.n	80059fa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059f8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e050      	b.n	8005aa0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80059fe:	893b      	ldrh	r3, [r7, #8]
 8005a00:	b2da      	uxtb	r2, r3
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a0a:	6a39      	ldr	r1, [r7, #32]
 8005a0c:	68f8      	ldr	r0, [r7, #12]
 8005a0e:	f000 f923 	bl	8005c58 <I2C_WaitOnTXEFlagUntilTimeout>
 8005a12:	4603      	mov	r3, r0
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00d      	beq.n	8005a34 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1c:	2b04      	cmp	r3, #4
 8005a1e:	d107      	bne.n	8005a30 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a2e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	e035      	b.n	8005aa0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a42:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a46:	9300      	str	r3, [sp, #0]
 8005a48:	6a3b      	ldr	r3, [r7, #32]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005a50:	68f8      	ldr	r0, [r7, #12]
 8005a52:	f000 f82b 	bl	8005aac <I2C_WaitOnFlagUntilTimeout>
 8005a56:	4603      	mov	r3, r0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d00d      	beq.n	8005a78 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a6a:	d103      	bne.n	8005a74 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a72:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005a74:	2303      	movs	r3, #3
 8005a76:	e013      	b.n	8005aa0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005a78:	897b      	ldrh	r3, [r7, #10]
 8005a7a:	b2db      	uxtb	r3, r3
 8005a7c:	f043 0301 	orr.w	r3, r3, #1
 8005a80:	b2da      	uxtb	r2, r3
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a8a:	6a3a      	ldr	r2, [r7, #32]
 8005a8c:	4906      	ldr	r1, [pc, #24]	; (8005aa8 <I2C_RequestMemoryRead+0x1cc>)
 8005a8e:	68f8      	ldr	r0, [r7, #12]
 8005a90:	f000 f863 	bl	8005b5a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005a94:	4603      	mov	r3, r0
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d001      	beq.n	8005a9e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	e000      	b.n	8005aa0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005a9e:	2300      	movs	r3, #0
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3718      	adds	r7, #24
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	00010002 	.word	0x00010002

08005aac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b084      	sub	sp, #16
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	60f8      	str	r0, [r7, #12]
 8005ab4:	60b9      	str	r1, [r7, #8]
 8005ab6:	603b      	str	r3, [r7, #0]
 8005ab8:	4613      	mov	r3, r2
 8005aba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005abc:	e025      	b.n	8005b0a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ac4:	d021      	beq.n	8005b0a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ac6:	f7fd ff19 	bl	80038fc <HAL_GetTick>
 8005aca:	4602      	mov	r2, r0
 8005acc:	69bb      	ldr	r3, [r7, #24]
 8005ace:	1ad3      	subs	r3, r2, r3
 8005ad0:	683a      	ldr	r2, [r7, #0]
 8005ad2:	429a      	cmp	r2, r3
 8005ad4:	d302      	bcc.n	8005adc <I2C_WaitOnFlagUntilTimeout+0x30>
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d116      	bne.n	8005b0a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2220      	movs	r2, #32
 8005ae6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005af6:	f043 0220 	orr.w	r2, r3, #32
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	e023      	b.n	8005b52 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	0c1b      	lsrs	r3, r3, #16
 8005b0e:	b2db      	uxtb	r3, r3
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d10d      	bne.n	8005b30 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	695b      	ldr	r3, [r3, #20]
 8005b1a:	43da      	mvns	r2, r3
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	4013      	ands	r3, r2
 8005b20:	b29b      	uxth	r3, r3
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	bf0c      	ite	eq
 8005b26:	2301      	moveq	r3, #1
 8005b28:	2300      	movne	r3, #0
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	461a      	mov	r2, r3
 8005b2e:	e00c      	b.n	8005b4a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	699b      	ldr	r3, [r3, #24]
 8005b36:	43da      	mvns	r2, r3
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	4013      	ands	r3, r2
 8005b3c:	b29b      	uxth	r3, r3
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	bf0c      	ite	eq
 8005b42:	2301      	moveq	r3, #1
 8005b44:	2300      	movne	r3, #0
 8005b46:	b2db      	uxtb	r3, r3
 8005b48:	461a      	mov	r2, r3
 8005b4a:	79fb      	ldrb	r3, [r7, #7]
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d0b6      	beq.n	8005abe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005b50:	2300      	movs	r3, #0
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3710      	adds	r7, #16
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}

08005b5a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005b5a:	b580      	push	{r7, lr}
 8005b5c:	b084      	sub	sp, #16
 8005b5e:	af00      	add	r7, sp, #0
 8005b60:	60f8      	str	r0, [r7, #12]
 8005b62:	60b9      	str	r1, [r7, #8]
 8005b64:	607a      	str	r2, [r7, #4]
 8005b66:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005b68:	e051      	b.n	8005c0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	695b      	ldr	r3, [r3, #20]
 8005b70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b78:	d123      	bne.n	8005bc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	681a      	ldr	r2, [r3, #0]
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b88:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005b92:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2200      	movs	r2, #0
 8005b98:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2220      	movs	r2, #32
 8005b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bae:	f043 0204 	orr.w	r2, r3, #4
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e046      	b.n	8005c50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bc8:	d021      	beq.n	8005c0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bca:	f7fd fe97 	bl	80038fc <HAL_GetTick>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	1ad3      	subs	r3, r2, r3
 8005bd4:	687a      	ldr	r2, [r7, #4]
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d302      	bcc.n	8005be0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d116      	bne.n	8005c0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2200      	movs	r2, #0
 8005be4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2220      	movs	r2, #32
 8005bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bfa:	f043 0220 	orr.w	r2, r3, #32
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	e020      	b.n	8005c50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	0c1b      	lsrs	r3, r3, #16
 8005c12:	b2db      	uxtb	r3, r3
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d10c      	bne.n	8005c32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	695b      	ldr	r3, [r3, #20]
 8005c1e:	43da      	mvns	r2, r3
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	4013      	ands	r3, r2
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	bf14      	ite	ne
 8005c2a:	2301      	movne	r3, #1
 8005c2c:	2300      	moveq	r3, #0
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	e00b      	b.n	8005c4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	699b      	ldr	r3, [r3, #24]
 8005c38:	43da      	mvns	r2, r3
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	4013      	ands	r3, r2
 8005c3e:	b29b      	uxth	r3, r3
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	bf14      	ite	ne
 8005c44:	2301      	movne	r3, #1
 8005c46:	2300      	moveq	r3, #0
 8005c48:	b2db      	uxtb	r3, r3
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d18d      	bne.n	8005b6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005c4e:	2300      	movs	r3, #0
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	3710      	adds	r7, #16
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}

08005c58 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b084      	sub	sp, #16
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	60f8      	str	r0, [r7, #12]
 8005c60:	60b9      	str	r1, [r7, #8]
 8005c62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005c64:	e02d      	b.n	8005cc2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005c66:	68f8      	ldr	r0, [r7, #12]
 8005c68:	f000 f8ce 	bl	8005e08 <I2C_IsAcknowledgeFailed>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d001      	beq.n	8005c76 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e02d      	b.n	8005cd2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c7c:	d021      	beq.n	8005cc2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c7e:	f7fd fe3d 	bl	80038fc <HAL_GetTick>
 8005c82:	4602      	mov	r2, r0
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	1ad3      	subs	r3, r2, r3
 8005c88:	68ba      	ldr	r2, [r7, #8]
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	d302      	bcc.n	8005c94 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d116      	bne.n	8005cc2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2200      	movs	r2, #0
 8005c98:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2220      	movs	r2, #32
 8005c9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cae:	f043 0220 	orr.w	r2, r3, #32
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e007      	b.n	8005cd2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	695b      	ldr	r3, [r3, #20]
 8005cc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ccc:	2b80      	cmp	r3, #128	; 0x80
 8005cce:	d1ca      	bne.n	8005c66 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3710      	adds	r7, #16
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}

08005cda <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005cda:	b580      	push	{r7, lr}
 8005cdc:	b084      	sub	sp, #16
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	60f8      	str	r0, [r7, #12]
 8005ce2:	60b9      	str	r1, [r7, #8]
 8005ce4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005ce6:	e02d      	b.n	8005d44 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005ce8:	68f8      	ldr	r0, [r7, #12]
 8005cea:	f000 f88d 	bl	8005e08 <I2C_IsAcknowledgeFailed>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d001      	beq.n	8005cf8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e02d      	b.n	8005d54 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cfe:	d021      	beq.n	8005d44 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d00:	f7fd fdfc 	bl	80038fc <HAL_GetTick>
 8005d04:	4602      	mov	r2, r0
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	1ad3      	subs	r3, r2, r3
 8005d0a:	68ba      	ldr	r2, [r7, #8]
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d302      	bcc.n	8005d16 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d116      	bne.n	8005d44 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2220      	movs	r2, #32
 8005d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2200      	movs	r2, #0
 8005d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d30:	f043 0220 	orr.w	r2, r3, #32
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	e007      	b.n	8005d54 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	695b      	ldr	r3, [r3, #20]
 8005d4a:	f003 0304 	and.w	r3, r3, #4
 8005d4e:	2b04      	cmp	r3, #4
 8005d50:	d1ca      	bne.n	8005ce8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3710      	adds	r7, #16
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005d68:	e042      	b.n	8005df0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	695b      	ldr	r3, [r3, #20]
 8005d70:	f003 0310 	and.w	r3, r3, #16
 8005d74:	2b10      	cmp	r3, #16
 8005d76:	d119      	bne.n	8005dac <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f06f 0210 	mvn.w	r2, #16
 8005d80:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2200      	movs	r2, #0
 8005d86:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2220      	movs	r2, #32
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2200      	movs	r2, #0
 8005d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	e029      	b.n	8005e00 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dac:	f7fd fda6 	bl	80038fc <HAL_GetTick>
 8005db0:	4602      	mov	r2, r0
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	1ad3      	subs	r3, r2, r3
 8005db6:	68ba      	ldr	r2, [r7, #8]
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d302      	bcc.n	8005dc2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d116      	bne.n	8005df0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2220      	movs	r2, #32
 8005dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ddc:	f043 0220 	orr.w	r2, r3, #32
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2200      	movs	r2, #0
 8005de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005dec:	2301      	movs	r3, #1
 8005dee:	e007      	b.n	8005e00 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	695b      	ldr	r3, [r3, #20]
 8005df6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dfa:	2b40      	cmp	r3, #64	; 0x40
 8005dfc:	d1b5      	bne.n	8005d6a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005dfe:	2300      	movs	r3, #0
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3710      	adds	r7, #16
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}

08005e08 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	695b      	ldr	r3, [r3, #20]
 8005e16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e1e:	d11b      	bne.n	8005e58 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005e28:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2220      	movs	r2, #32
 8005e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e44:	f043 0204 	orr.w	r2, r3, #4
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	e000      	b.n	8005e5a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005e58:	2300      	movs	r3, #0
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	370c      	adds	r7, #12
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bc80      	pop	{r7}
 8005e62:	4770      	bx	lr

08005e64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b086      	sub	sp, #24
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d101      	bne.n	8005e76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e272      	b.n	800635c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f003 0301 	and.w	r3, r3, #1
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	f000 8087 	beq.w	8005f92 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005e84:	4b92      	ldr	r3, [pc, #584]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	f003 030c 	and.w	r3, r3, #12
 8005e8c:	2b04      	cmp	r3, #4
 8005e8e:	d00c      	beq.n	8005eaa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005e90:	4b8f      	ldr	r3, [pc, #572]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	f003 030c 	and.w	r3, r3, #12
 8005e98:	2b08      	cmp	r3, #8
 8005e9a:	d112      	bne.n	8005ec2 <HAL_RCC_OscConfig+0x5e>
 8005e9c:	4b8c      	ldr	r3, [pc, #560]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ea4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ea8:	d10b      	bne.n	8005ec2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005eaa:	4b89      	ldr	r3, [pc, #548]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d06c      	beq.n	8005f90 <HAL_RCC_OscConfig+0x12c>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d168      	bne.n	8005f90 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e24c      	b.n	800635c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005eca:	d106      	bne.n	8005eda <HAL_RCC_OscConfig+0x76>
 8005ecc:	4b80      	ldr	r3, [pc, #512]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a7f      	ldr	r2, [pc, #508]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005ed2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ed6:	6013      	str	r3, [r2, #0]
 8005ed8:	e02e      	b.n	8005f38 <HAL_RCC_OscConfig+0xd4>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d10c      	bne.n	8005efc <HAL_RCC_OscConfig+0x98>
 8005ee2:	4b7b      	ldr	r3, [pc, #492]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a7a      	ldr	r2, [pc, #488]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005ee8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005eec:	6013      	str	r3, [r2, #0]
 8005eee:	4b78      	ldr	r3, [pc, #480]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a77      	ldr	r2, [pc, #476]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005ef4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ef8:	6013      	str	r3, [r2, #0]
 8005efa:	e01d      	b.n	8005f38 <HAL_RCC_OscConfig+0xd4>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005f04:	d10c      	bne.n	8005f20 <HAL_RCC_OscConfig+0xbc>
 8005f06:	4b72      	ldr	r3, [pc, #456]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a71      	ldr	r2, [pc, #452]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005f0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005f10:	6013      	str	r3, [r2, #0]
 8005f12:	4b6f      	ldr	r3, [pc, #444]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a6e      	ldr	r2, [pc, #440]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005f18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f1c:	6013      	str	r3, [r2, #0]
 8005f1e:	e00b      	b.n	8005f38 <HAL_RCC_OscConfig+0xd4>
 8005f20:	4b6b      	ldr	r3, [pc, #428]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a6a      	ldr	r2, [pc, #424]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005f26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f2a:	6013      	str	r3, [r2, #0]
 8005f2c:	4b68      	ldr	r3, [pc, #416]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a67      	ldr	r2, [pc, #412]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005f32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005f36:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	685b      	ldr	r3, [r3, #4]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d013      	beq.n	8005f68 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f40:	f7fd fcdc 	bl	80038fc <HAL_GetTick>
 8005f44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f46:	e008      	b.n	8005f5a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f48:	f7fd fcd8 	bl	80038fc <HAL_GetTick>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	1ad3      	subs	r3, r2, r3
 8005f52:	2b64      	cmp	r3, #100	; 0x64
 8005f54:	d901      	bls.n	8005f5a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005f56:	2303      	movs	r3, #3
 8005f58:	e200      	b.n	800635c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f5a:	4b5d      	ldr	r3, [pc, #372]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d0f0      	beq.n	8005f48 <HAL_RCC_OscConfig+0xe4>
 8005f66:	e014      	b.n	8005f92 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f68:	f7fd fcc8 	bl	80038fc <HAL_GetTick>
 8005f6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f6e:	e008      	b.n	8005f82 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f70:	f7fd fcc4 	bl	80038fc <HAL_GetTick>
 8005f74:	4602      	mov	r2, r0
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	1ad3      	subs	r3, r2, r3
 8005f7a:	2b64      	cmp	r3, #100	; 0x64
 8005f7c:	d901      	bls.n	8005f82 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005f7e:	2303      	movs	r3, #3
 8005f80:	e1ec      	b.n	800635c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f82:	4b53      	ldr	r3, [pc, #332]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d1f0      	bne.n	8005f70 <HAL_RCC_OscConfig+0x10c>
 8005f8e:	e000      	b.n	8005f92 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f003 0302 	and.w	r3, r3, #2
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d063      	beq.n	8006066 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005f9e:	4b4c      	ldr	r3, [pc, #304]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	f003 030c 	and.w	r3, r3, #12
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00b      	beq.n	8005fc2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005faa:	4b49      	ldr	r3, [pc, #292]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005fac:	685b      	ldr	r3, [r3, #4]
 8005fae:	f003 030c 	and.w	r3, r3, #12
 8005fb2:	2b08      	cmp	r3, #8
 8005fb4:	d11c      	bne.n	8005ff0 <HAL_RCC_OscConfig+0x18c>
 8005fb6:	4b46      	ldr	r3, [pc, #280]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d116      	bne.n	8005ff0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005fc2:	4b43      	ldr	r3, [pc, #268]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f003 0302 	and.w	r3, r3, #2
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d005      	beq.n	8005fda <HAL_RCC_OscConfig+0x176>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	691b      	ldr	r3, [r3, #16]
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	d001      	beq.n	8005fda <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e1c0      	b.n	800635c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005fda:	4b3d      	ldr	r3, [pc, #244]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	695b      	ldr	r3, [r3, #20]
 8005fe6:	00db      	lsls	r3, r3, #3
 8005fe8:	4939      	ldr	r1, [pc, #228]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005fee:	e03a      	b.n	8006066 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	691b      	ldr	r3, [r3, #16]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d020      	beq.n	800603a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ff8:	4b36      	ldr	r3, [pc, #216]	; (80060d4 <HAL_RCC_OscConfig+0x270>)
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ffe:	f7fd fc7d 	bl	80038fc <HAL_GetTick>
 8006002:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006004:	e008      	b.n	8006018 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006006:	f7fd fc79 	bl	80038fc <HAL_GetTick>
 800600a:	4602      	mov	r2, r0
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	1ad3      	subs	r3, r2, r3
 8006010:	2b02      	cmp	r3, #2
 8006012:	d901      	bls.n	8006018 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006014:	2303      	movs	r3, #3
 8006016:	e1a1      	b.n	800635c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006018:	4b2d      	ldr	r3, [pc, #180]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f003 0302 	and.w	r3, r3, #2
 8006020:	2b00      	cmp	r3, #0
 8006022:	d0f0      	beq.n	8006006 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006024:	4b2a      	ldr	r3, [pc, #168]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	695b      	ldr	r3, [r3, #20]
 8006030:	00db      	lsls	r3, r3, #3
 8006032:	4927      	ldr	r1, [pc, #156]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 8006034:	4313      	orrs	r3, r2
 8006036:	600b      	str	r3, [r1, #0]
 8006038:	e015      	b.n	8006066 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800603a:	4b26      	ldr	r3, [pc, #152]	; (80060d4 <HAL_RCC_OscConfig+0x270>)
 800603c:	2200      	movs	r2, #0
 800603e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006040:	f7fd fc5c 	bl	80038fc <HAL_GetTick>
 8006044:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006046:	e008      	b.n	800605a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006048:	f7fd fc58 	bl	80038fc <HAL_GetTick>
 800604c:	4602      	mov	r2, r0
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	1ad3      	subs	r3, r2, r3
 8006052:	2b02      	cmp	r3, #2
 8006054:	d901      	bls.n	800605a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006056:	2303      	movs	r3, #3
 8006058:	e180      	b.n	800635c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800605a:	4b1d      	ldr	r3, [pc, #116]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 0302 	and.w	r3, r3, #2
 8006062:	2b00      	cmp	r3, #0
 8006064:	d1f0      	bne.n	8006048 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f003 0308 	and.w	r3, r3, #8
 800606e:	2b00      	cmp	r3, #0
 8006070:	d03a      	beq.n	80060e8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	699b      	ldr	r3, [r3, #24]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d019      	beq.n	80060ae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800607a:	4b17      	ldr	r3, [pc, #92]	; (80060d8 <HAL_RCC_OscConfig+0x274>)
 800607c:	2201      	movs	r2, #1
 800607e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006080:	f7fd fc3c 	bl	80038fc <HAL_GetTick>
 8006084:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006086:	e008      	b.n	800609a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006088:	f7fd fc38 	bl	80038fc <HAL_GetTick>
 800608c:	4602      	mov	r2, r0
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	1ad3      	subs	r3, r2, r3
 8006092:	2b02      	cmp	r3, #2
 8006094:	d901      	bls.n	800609a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e160      	b.n	800635c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800609a:	4b0d      	ldr	r3, [pc, #52]	; (80060d0 <HAL_RCC_OscConfig+0x26c>)
 800609c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800609e:	f003 0302 	and.w	r3, r3, #2
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d0f0      	beq.n	8006088 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80060a6:	2001      	movs	r0, #1
 80060a8:	f000 fad8 	bl	800665c <RCC_Delay>
 80060ac:	e01c      	b.n	80060e8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80060ae:	4b0a      	ldr	r3, [pc, #40]	; (80060d8 <HAL_RCC_OscConfig+0x274>)
 80060b0:	2200      	movs	r2, #0
 80060b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060b4:	f7fd fc22 	bl	80038fc <HAL_GetTick>
 80060b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060ba:	e00f      	b.n	80060dc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80060bc:	f7fd fc1e 	bl	80038fc <HAL_GetTick>
 80060c0:	4602      	mov	r2, r0
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	1ad3      	subs	r3, r2, r3
 80060c6:	2b02      	cmp	r3, #2
 80060c8:	d908      	bls.n	80060dc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80060ca:	2303      	movs	r3, #3
 80060cc:	e146      	b.n	800635c <HAL_RCC_OscConfig+0x4f8>
 80060ce:	bf00      	nop
 80060d0:	40021000 	.word	0x40021000
 80060d4:	42420000 	.word	0x42420000
 80060d8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80060dc:	4b92      	ldr	r3, [pc, #584]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 80060de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e0:	f003 0302 	and.w	r3, r3, #2
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d1e9      	bne.n	80060bc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f003 0304 	and.w	r3, r3, #4
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	f000 80a6 	beq.w	8006242 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80060f6:	2300      	movs	r3, #0
 80060f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80060fa:	4b8b      	ldr	r3, [pc, #556]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 80060fc:	69db      	ldr	r3, [r3, #28]
 80060fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006102:	2b00      	cmp	r3, #0
 8006104:	d10d      	bne.n	8006122 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006106:	4b88      	ldr	r3, [pc, #544]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 8006108:	69db      	ldr	r3, [r3, #28]
 800610a:	4a87      	ldr	r2, [pc, #540]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 800610c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006110:	61d3      	str	r3, [r2, #28]
 8006112:	4b85      	ldr	r3, [pc, #532]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 8006114:	69db      	ldr	r3, [r3, #28]
 8006116:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800611a:	60bb      	str	r3, [r7, #8]
 800611c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800611e:	2301      	movs	r3, #1
 8006120:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006122:	4b82      	ldr	r3, [pc, #520]	; (800632c <HAL_RCC_OscConfig+0x4c8>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800612a:	2b00      	cmp	r3, #0
 800612c:	d118      	bne.n	8006160 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800612e:	4b7f      	ldr	r3, [pc, #508]	; (800632c <HAL_RCC_OscConfig+0x4c8>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a7e      	ldr	r2, [pc, #504]	; (800632c <HAL_RCC_OscConfig+0x4c8>)
 8006134:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006138:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800613a:	f7fd fbdf 	bl	80038fc <HAL_GetTick>
 800613e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006140:	e008      	b.n	8006154 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006142:	f7fd fbdb 	bl	80038fc <HAL_GetTick>
 8006146:	4602      	mov	r2, r0
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	1ad3      	subs	r3, r2, r3
 800614c:	2b64      	cmp	r3, #100	; 0x64
 800614e:	d901      	bls.n	8006154 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006150:	2303      	movs	r3, #3
 8006152:	e103      	b.n	800635c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006154:	4b75      	ldr	r3, [pc, #468]	; (800632c <HAL_RCC_OscConfig+0x4c8>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800615c:	2b00      	cmp	r3, #0
 800615e:	d0f0      	beq.n	8006142 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	68db      	ldr	r3, [r3, #12]
 8006164:	2b01      	cmp	r3, #1
 8006166:	d106      	bne.n	8006176 <HAL_RCC_OscConfig+0x312>
 8006168:	4b6f      	ldr	r3, [pc, #444]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 800616a:	6a1b      	ldr	r3, [r3, #32]
 800616c:	4a6e      	ldr	r2, [pc, #440]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 800616e:	f043 0301 	orr.w	r3, r3, #1
 8006172:	6213      	str	r3, [r2, #32]
 8006174:	e02d      	b.n	80061d2 <HAL_RCC_OscConfig+0x36e>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	68db      	ldr	r3, [r3, #12]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d10c      	bne.n	8006198 <HAL_RCC_OscConfig+0x334>
 800617e:	4b6a      	ldr	r3, [pc, #424]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 8006180:	6a1b      	ldr	r3, [r3, #32]
 8006182:	4a69      	ldr	r2, [pc, #420]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 8006184:	f023 0301 	bic.w	r3, r3, #1
 8006188:	6213      	str	r3, [r2, #32]
 800618a:	4b67      	ldr	r3, [pc, #412]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 800618c:	6a1b      	ldr	r3, [r3, #32]
 800618e:	4a66      	ldr	r2, [pc, #408]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 8006190:	f023 0304 	bic.w	r3, r3, #4
 8006194:	6213      	str	r3, [r2, #32]
 8006196:	e01c      	b.n	80061d2 <HAL_RCC_OscConfig+0x36e>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	68db      	ldr	r3, [r3, #12]
 800619c:	2b05      	cmp	r3, #5
 800619e:	d10c      	bne.n	80061ba <HAL_RCC_OscConfig+0x356>
 80061a0:	4b61      	ldr	r3, [pc, #388]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 80061a2:	6a1b      	ldr	r3, [r3, #32]
 80061a4:	4a60      	ldr	r2, [pc, #384]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 80061a6:	f043 0304 	orr.w	r3, r3, #4
 80061aa:	6213      	str	r3, [r2, #32]
 80061ac:	4b5e      	ldr	r3, [pc, #376]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 80061ae:	6a1b      	ldr	r3, [r3, #32]
 80061b0:	4a5d      	ldr	r2, [pc, #372]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 80061b2:	f043 0301 	orr.w	r3, r3, #1
 80061b6:	6213      	str	r3, [r2, #32]
 80061b8:	e00b      	b.n	80061d2 <HAL_RCC_OscConfig+0x36e>
 80061ba:	4b5b      	ldr	r3, [pc, #364]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 80061bc:	6a1b      	ldr	r3, [r3, #32]
 80061be:	4a5a      	ldr	r2, [pc, #360]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 80061c0:	f023 0301 	bic.w	r3, r3, #1
 80061c4:	6213      	str	r3, [r2, #32]
 80061c6:	4b58      	ldr	r3, [pc, #352]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 80061c8:	6a1b      	ldr	r3, [r3, #32]
 80061ca:	4a57      	ldr	r2, [pc, #348]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 80061cc:	f023 0304 	bic.w	r3, r3, #4
 80061d0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	68db      	ldr	r3, [r3, #12]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d015      	beq.n	8006206 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80061da:	f7fd fb8f 	bl	80038fc <HAL_GetTick>
 80061de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061e0:	e00a      	b.n	80061f8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061e2:	f7fd fb8b 	bl	80038fc <HAL_GetTick>
 80061e6:	4602      	mov	r2, r0
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	1ad3      	subs	r3, r2, r3
 80061ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d901      	bls.n	80061f8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80061f4:	2303      	movs	r3, #3
 80061f6:	e0b1      	b.n	800635c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061f8:	4b4b      	ldr	r3, [pc, #300]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 80061fa:	6a1b      	ldr	r3, [r3, #32]
 80061fc:	f003 0302 	and.w	r3, r3, #2
 8006200:	2b00      	cmp	r3, #0
 8006202:	d0ee      	beq.n	80061e2 <HAL_RCC_OscConfig+0x37e>
 8006204:	e014      	b.n	8006230 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006206:	f7fd fb79 	bl	80038fc <HAL_GetTick>
 800620a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800620c:	e00a      	b.n	8006224 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800620e:	f7fd fb75 	bl	80038fc <HAL_GetTick>
 8006212:	4602      	mov	r2, r0
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	1ad3      	subs	r3, r2, r3
 8006218:	f241 3288 	movw	r2, #5000	; 0x1388
 800621c:	4293      	cmp	r3, r2
 800621e:	d901      	bls.n	8006224 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006220:	2303      	movs	r3, #3
 8006222:	e09b      	b.n	800635c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006224:	4b40      	ldr	r3, [pc, #256]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 8006226:	6a1b      	ldr	r3, [r3, #32]
 8006228:	f003 0302 	and.w	r3, r3, #2
 800622c:	2b00      	cmp	r3, #0
 800622e:	d1ee      	bne.n	800620e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006230:	7dfb      	ldrb	r3, [r7, #23]
 8006232:	2b01      	cmp	r3, #1
 8006234:	d105      	bne.n	8006242 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006236:	4b3c      	ldr	r3, [pc, #240]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 8006238:	69db      	ldr	r3, [r3, #28]
 800623a:	4a3b      	ldr	r2, [pc, #236]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 800623c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006240:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	69db      	ldr	r3, [r3, #28]
 8006246:	2b00      	cmp	r3, #0
 8006248:	f000 8087 	beq.w	800635a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800624c:	4b36      	ldr	r3, [pc, #216]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	f003 030c 	and.w	r3, r3, #12
 8006254:	2b08      	cmp	r3, #8
 8006256:	d061      	beq.n	800631c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	69db      	ldr	r3, [r3, #28]
 800625c:	2b02      	cmp	r3, #2
 800625e:	d146      	bne.n	80062ee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006260:	4b33      	ldr	r3, [pc, #204]	; (8006330 <HAL_RCC_OscConfig+0x4cc>)
 8006262:	2200      	movs	r2, #0
 8006264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006266:	f7fd fb49 	bl	80038fc <HAL_GetTick>
 800626a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800626c:	e008      	b.n	8006280 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800626e:	f7fd fb45 	bl	80038fc <HAL_GetTick>
 8006272:	4602      	mov	r2, r0
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	1ad3      	subs	r3, r2, r3
 8006278:	2b02      	cmp	r3, #2
 800627a:	d901      	bls.n	8006280 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800627c:	2303      	movs	r3, #3
 800627e:	e06d      	b.n	800635c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006280:	4b29      	ldr	r3, [pc, #164]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006288:	2b00      	cmp	r3, #0
 800628a:	d1f0      	bne.n	800626e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6a1b      	ldr	r3, [r3, #32]
 8006290:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006294:	d108      	bne.n	80062a8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006296:	4b24      	ldr	r3, [pc, #144]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	689b      	ldr	r3, [r3, #8]
 80062a2:	4921      	ldr	r1, [pc, #132]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 80062a4:	4313      	orrs	r3, r2
 80062a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80062a8:	4b1f      	ldr	r3, [pc, #124]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6a19      	ldr	r1, [r3, #32]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b8:	430b      	orrs	r3, r1
 80062ba:	491b      	ldr	r1, [pc, #108]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 80062bc:	4313      	orrs	r3, r2
 80062be:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80062c0:	4b1b      	ldr	r3, [pc, #108]	; (8006330 <HAL_RCC_OscConfig+0x4cc>)
 80062c2:	2201      	movs	r2, #1
 80062c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062c6:	f7fd fb19 	bl	80038fc <HAL_GetTick>
 80062ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80062cc:	e008      	b.n	80062e0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062ce:	f7fd fb15 	bl	80038fc <HAL_GetTick>
 80062d2:	4602      	mov	r2, r0
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	2b02      	cmp	r3, #2
 80062da:	d901      	bls.n	80062e0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80062dc:	2303      	movs	r3, #3
 80062de:	e03d      	b.n	800635c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80062e0:	4b11      	ldr	r3, [pc, #68]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d0f0      	beq.n	80062ce <HAL_RCC_OscConfig+0x46a>
 80062ec:	e035      	b.n	800635a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062ee:	4b10      	ldr	r3, [pc, #64]	; (8006330 <HAL_RCC_OscConfig+0x4cc>)
 80062f0:	2200      	movs	r2, #0
 80062f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062f4:	f7fd fb02 	bl	80038fc <HAL_GetTick>
 80062f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80062fa:	e008      	b.n	800630e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062fc:	f7fd fafe 	bl	80038fc <HAL_GetTick>
 8006300:	4602      	mov	r2, r0
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	1ad3      	subs	r3, r2, r3
 8006306:	2b02      	cmp	r3, #2
 8006308:	d901      	bls.n	800630e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800630a:	2303      	movs	r3, #3
 800630c:	e026      	b.n	800635c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800630e:	4b06      	ldr	r3, [pc, #24]	; (8006328 <HAL_RCC_OscConfig+0x4c4>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006316:	2b00      	cmp	r3, #0
 8006318:	d1f0      	bne.n	80062fc <HAL_RCC_OscConfig+0x498>
 800631a:	e01e      	b.n	800635a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	69db      	ldr	r3, [r3, #28]
 8006320:	2b01      	cmp	r3, #1
 8006322:	d107      	bne.n	8006334 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	e019      	b.n	800635c <HAL_RCC_OscConfig+0x4f8>
 8006328:	40021000 	.word	0x40021000
 800632c:	40007000 	.word	0x40007000
 8006330:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006334:	4b0b      	ldr	r3, [pc, #44]	; (8006364 <HAL_RCC_OscConfig+0x500>)
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6a1b      	ldr	r3, [r3, #32]
 8006344:	429a      	cmp	r2, r3
 8006346:	d106      	bne.n	8006356 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006352:	429a      	cmp	r2, r3
 8006354:	d001      	beq.n	800635a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e000      	b.n	800635c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800635a:	2300      	movs	r3, #0
}
 800635c:	4618      	mov	r0, r3
 800635e:	3718      	adds	r7, #24
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}
 8006364:	40021000 	.word	0x40021000

08006368 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d101      	bne.n	800637c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006378:	2301      	movs	r3, #1
 800637a:	e0d0      	b.n	800651e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800637c:	4b6a      	ldr	r3, [pc, #424]	; (8006528 <HAL_RCC_ClockConfig+0x1c0>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 0307 	and.w	r3, r3, #7
 8006384:	683a      	ldr	r2, [r7, #0]
 8006386:	429a      	cmp	r2, r3
 8006388:	d910      	bls.n	80063ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800638a:	4b67      	ldr	r3, [pc, #412]	; (8006528 <HAL_RCC_ClockConfig+0x1c0>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	f023 0207 	bic.w	r2, r3, #7
 8006392:	4965      	ldr	r1, [pc, #404]	; (8006528 <HAL_RCC_ClockConfig+0x1c0>)
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	4313      	orrs	r3, r2
 8006398:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800639a:	4b63      	ldr	r3, [pc, #396]	; (8006528 <HAL_RCC_ClockConfig+0x1c0>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f003 0307 	and.w	r3, r3, #7
 80063a2:	683a      	ldr	r2, [r7, #0]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d001      	beq.n	80063ac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80063a8:	2301      	movs	r3, #1
 80063aa:	e0b8      	b.n	800651e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f003 0302 	and.w	r3, r3, #2
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d020      	beq.n	80063fa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f003 0304 	and.w	r3, r3, #4
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d005      	beq.n	80063d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80063c4:	4b59      	ldr	r3, [pc, #356]	; (800652c <HAL_RCC_ClockConfig+0x1c4>)
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	4a58      	ldr	r2, [pc, #352]	; (800652c <HAL_RCC_ClockConfig+0x1c4>)
 80063ca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80063ce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f003 0308 	and.w	r3, r3, #8
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d005      	beq.n	80063e8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80063dc:	4b53      	ldr	r3, [pc, #332]	; (800652c <HAL_RCC_ClockConfig+0x1c4>)
 80063de:	685b      	ldr	r3, [r3, #4]
 80063e0:	4a52      	ldr	r2, [pc, #328]	; (800652c <HAL_RCC_ClockConfig+0x1c4>)
 80063e2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80063e6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063e8:	4b50      	ldr	r3, [pc, #320]	; (800652c <HAL_RCC_ClockConfig+0x1c4>)
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	689b      	ldr	r3, [r3, #8]
 80063f4:	494d      	ldr	r1, [pc, #308]	; (800652c <HAL_RCC_ClockConfig+0x1c4>)
 80063f6:	4313      	orrs	r3, r2
 80063f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f003 0301 	and.w	r3, r3, #1
 8006402:	2b00      	cmp	r3, #0
 8006404:	d040      	beq.n	8006488 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	2b01      	cmp	r3, #1
 800640c:	d107      	bne.n	800641e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800640e:	4b47      	ldr	r3, [pc, #284]	; (800652c <HAL_RCC_ClockConfig+0x1c4>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006416:	2b00      	cmp	r3, #0
 8006418:	d115      	bne.n	8006446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	e07f      	b.n	800651e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	2b02      	cmp	r3, #2
 8006424:	d107      	bne.n	8006436 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006426:	4b41      	ldr	r3, [pc, #260]	; (800652c <HAL_RCC_ClockConfig+0x1c4>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800642e:	2b00      	cmp	r3, #0
 8006430:	d109      	bne.n	8006446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	e073      	b.n	800651e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006436:	4b3d      	ldr	r3, [pc, #244]	; (800652c <HAL_RCC_ClockConfig+0x1c4>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f003 0302 	and.w	r3, r3, #2
 800643e:	2b00      	cmp	r3, #0
 8006440:	d101      	bne.n	8006446 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e06b      	b.n	800651e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006446:	4b39      	ldr	r3, [pc, #228]	; (800652c <HAL_RCC_ClockConfig+0x1c4>)
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	f023 0203 	bic.w	r2, r3, #3
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	4936      	ldr	r1, [pc, #216]	; (800652c <HAL_RCC_ClockConfig+0x1c4>)
 8006454:	4313      	orrs	r3, r2
 8006456:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006458:	f7fd fa50 	bl	80038fc <HAL_GetTick>
 800645c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800645e:	e00a      	b.n	8006476 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006460:	f7fd fa4c 	bl	80038fc <HAL_GetTick>
 8006464:	4602      	mov	r2, r0
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	1ad3      	subs	r3, r2, r3
 800646a:	f241 3288 	movw	r2, #5000	; 0x1388
 800646e:	4293      	cmp	r3, r2
 8006470:	d901      	bls.n	8006476 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006472:	2303      	movs	r3, #3
 8006474:	e053      	b.n	800651e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006476:	4b2d      	ldr	r3, [pc, #180]	; (800652c <HAL_RCC_ClockConfig+0x1c4>)
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	f003 020c 	and.w	r2, r3, #12
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	009b      	lsls	r3, r3, #2
 8006484:	429a      	cmp	r2, r3
 8006486:	d1eb      	bne.n	8006460 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006488:	4b27      	ldr	r3, [pc, #156]	; (8006528 <HAL_RCC_ClockConfig+0x1c0>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f003 0307 	and.w	r3, r3, #7
 8006490:	683a      	ldr	r2, [r7, #0]
 8006492:	429a      	cmp	r2, r3
 8006494:	d210      	bcs.n	80064b8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006496:	4b24      	ldr	r3, [pc, #144]	; (8006528 <HAL_RCC_ClockConfig+0x1c0>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f023 0207 	bic.w	r2, r3, #7
 800649e:	4922      	ldr	r1, [pc, #136]	; (8006528 <HAL_RCC_ClockConfig+0x1c0>)
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064a6:	4b20      	ldr	r3, [pc, #128]	; (8006528 <HAL_RCC_ClockConfig+0x1c0>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f003 0307 	and.w	r3, r3, #7
 80064ae:	683a      	ldr	r2, [r7, #0]
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d001      	beq.n	80064b8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80064b4:	2301      	movs	r3, #1
 80064b6:	e032      	b.n	800651e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f003 0304 	and.w	r3, r3, #4
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d008      	beq.n	80064d6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064c4:	4b19      	ldr	r3, [pc, #100]	; (800652c <HAL_RCC_ClockConfig+0x1c4>)
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	68db      	ldr	r3, [r3, #12]
 80064d0:	4916      	ldr	r1, [pc, #88]	; (800652c <HAL_RCC_ClockConfig+0x1c4>)
 80064d2:	4313      	orrs	r3, r2
 80064d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f003 0308 	and.w	r3, r3, #8
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d009      	beq.n	80064f6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80064e2:	4b12      	ldr	r3, [pc, #72]	; (800652c <HAL_RCC_ClockConfig+0x1c4>)
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	691b      	ldr	r3, [r3, #16]
 80064ee:	00db      	lsls	r3, r3, #3
 80064f0:	490e      	ldr	r1, [pc, #56]	; (800652c <HAL_RCC_ClockConfig+0x1c4>)
 80064f2:	4313      	orrs	r3, r2
 80064f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80064f6:	f000 f821 	bl	800653c <HAL_RCC_GetSysClockFreq>
 80064fa:	4602      	mov	r2, r0
 80064fc:	4b0b      	ldr	r3, [pc, #44]	; (800652c <HAL_RCC_ClockConfig+0x1c4>)
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	091b      	lsrs	r3, r3, #4
 8006502:	f003 030f 	and.w	r3, r3, #15
 8006506:	490a      	ldr	r1, [pc, #40]	; (8006530 <HAL_RCC_ClockConfig+0x1c8>)
 8006508:	5ccb      	ldrb	r3, [r1, r3]
 800650a:	fa22 f303 	lsr.w	r3, r2, r3
 800650e:	4a09      	ldr	r2, [pc, #36]	; (8006534 <HAL_RCC_ClockConfig+0x1cc>)
 8006510:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006512:	4b09      	ldr	r3, [pc, #36]	; (8006538 <HAL_RCC_ClockConfig+0x1d0>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4618      	mov	r0, r3
 8006518:	f7fd f9ae 	bl	8003878 <HAL_InitTick>

  return HAL_OK;
 800651c:	2300      	movs	r3, #0
}
 800651e:	4618      	mov	r0, r3
 8006520:	3710      	adds	r7, #16
 8006522:	46bd      	mov	sp, r7
 8006524:	bd80      	pop	{r7, pc}
 8006526:	bf00      	nop
 8006528:	40022000 	.word	0x40022000
 800652c:	40021000 	.word	0x40021000
 8006530:	080088a0 	.word	0x080088a0
 8006534:	20000010 	.word	0x20000010
 8006538:	20000014 	.word	0x20000014

0800653c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800653c:	b490      	push	{r4, r7}
 800653e:	b08a      	sub	sp, #40	; 0x28
 8006540:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006542:	4b29      	ldr	r3, [pc, #164]	; (80065e8 <HAL_RCC_GetSysClockFreq+0xac>)
 8006544:	1d3c      	adds	r4, r7, #4
 8006546:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006548:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800654c:	f240 2301 	movw	r3, #513	; 0x201
 8006550:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006552:	2300      	movs	r3, #0
 8006554:	61fb      	str	r3, [r7, #28]
 8006556:	2300      	movs	r3, #0
 8006558:	61bb      	str	r3, [r7, #24]
 800655a:	2300      	movs	r3, #0
 800655c:	627b      	str	r3, [r7, #36]	; 0x24
 800655e:	2300      	movs	r3, #0
 8006560:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006562:	2300      	movs	r3, #0
 8006564:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006566:	4b21      	ldr	r3, [pc, #132]	; (80065ec <HAL_RCC_GetSysClockFreq+0xb0>)
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800656c:	69fb      	ldr	r3, [r7, #28]
 800656e:	f003 030c 	and.w	r3, r3, #12
 8006572:	2b04      	cmp	r3, #4
 8006574:	d002      	beq.n	800657c <HAL_RCC_GetSysClockFreq+0x40>
 8006576:	2b08      	cmp	r3, #8
 8006578:	d003      	beq.n	8006582 <HAL_RCC_GetSysClockFreq+0x46>
 800657a:	e02b      	b.n	80065d4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800657c:	4b1c      	ldr	r3, [pc, #112]	; (80065f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800657e:	623b      	str	r3, [r7, #32]
      break;
 8006580:	e02b      	b.n	80065da <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006582:	69fb      	ldr	r3, [r7, #28]
 8006584:	0c9b      	lsrs	r3, r3, #18
 8006586:	f003 030f 	and.w	r3, r3, #15
 800658a:	3328      	adds	r3, #40	; 0x28
 800658c:	443b      	add	r3, r7
 800658e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006592:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006594:	69fb      	ldr	r3, [r7, #28]
 8006596:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800659a:	2b00      	cmp	r3, #0
 800659c:	d012      	beq.n	80065c4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800659e:	4b13      	ldr	r3, [pc, #76]	; (80065ec <HAL_RCC_GetSysClockFreq+0xb0>)
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	0c5b      	lsrs	r3, r3, #17
 80065a4:	f003 0301 	and.w	r3, r3, #1
 80065a8:	3328      	adds	r3, #40	; 0x28
 80065aa:	443b      	add	r3, r7
 80065ac:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80065b0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	4a0e      	ldr	r2, [pc, #56]	; (80065f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80065b6:	fb03 f202 	mul.w	r2, r3, r2
 80065ba:	69bb      	ldr	r3, [r7, #24]
 80065bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80065c0:	627b      	str	r3, [r7, #36]	; 0x24
 80065c2:	e004      	b.n	80065ce <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	4a0b      	ldr	r2, [pc, #44]	; (80065f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80065c8:	fb02 f303 	mul.w	r3, r2, r3
 80065cc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80065ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d0:	623b      	str	r3, [r7, #32]
      break;
 80065d2:	e002      	b.n	80065da <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80065d4:	4b06      	ldr	r3, [pc, #24]	; (80065f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80065d6:	623b      	str	r3, [r7, #32]
      break;
 80065d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80065da:	6a3b      	ldr	r3, [r7, #32]
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3728      	adds	r7, #40	; 0x28
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bc90      	pop	{r4, r7}
 80065e4:	4770      	bx	lr
 80065e6:	bf00      	nop
 80065e8:	08008880 	.word	0x08008880
 80065ec:	40021000 	.word	0x40021000
 80065f0:	007a1200 	.word	0x007a1200
 80065f4:	003d0900 	.word	0x003d0900

080065f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065f8:	b480      	push	{r7}
 80065fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80065fc:	4b02      	ldr	r3, [pc, #8]	; (8006608 <HAL_RCC_GetHCLKFreq+0x10>)
 80065fe:	681b      	ldr	r3, [r3, #0]
}
 8006600:	4618      	mov	r0, r3
 8006602:	46bd      	mov	sp, r7
 8006604:	bc80      	pop	{r7}
 8006606:	4770      	bx	lr
 8006608:	20000010 	.word	0x20000010

0800660c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006610:	f7ff fff2 	bl	80065f8 <HAL_RCC_GetHCLKFreq>
 8006614:	4602      	mov	r2, r0
 8006616:	4b05      	ldr	r3, [pc, #20]	; (800662c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	0a1b      	lsrs	r3, r3, #8
 800661c:	f003 0307 	and.w	r3, r3, #7
 8006620:	4903      	ldr	r1, [pc, #12]	; (8006630 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006622:	5ccb      	ldrb	r3, [r1, r3]
 8006624:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006628:	4618      	mov	r0, r3
 800662a:	bd80      	pop	{r7, pc}
 800662c:	40021000 	.word	0x40021000
 8006630:	080088b0 	.word	0x080088b0

08006634 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006638:	f7ff ffde 	bl	80065f8 <HAL_RCC_GetHCLKFreq>
 800663c:	4602      	mov	r2, r0
 800663e:	4b05      	ldr	r3, [pc, #20]	; (8006654 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	0adb      	lsrs	r3, r3, #11
 8006644:	f003 0307 	and.w	r3, r3, #7
 8006648:	4903      	ldr	r1, [pc, #12]	; (8006658 <HAL_RCC_GetPCLK2Freq+0x24>)
 800664a:	5ccb      	ldrb	r3, [r1, r3]
 800664c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006650:	4618      	mov	r0, r3
 8006652:	bd80      	pop	{r7, pc}
 8006654:	40021000 	.word	0x40021000
 8006658:	080088b0 	.word	0x080088b0

0800665c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800665c:	b480      	push	{r7}
 800665e:	b085      	sub	sp, #20
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006664:	4b0a      	ldr	r3, [pc, #40]	; (8006690 <RCC_Delay+0x34>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a0a      	ldr	r2, [pc, #40]	; (8006694 <RCC_Delay+0x38>)
 800666a:	fba2 2303 	umull	r2, r3, r2, r3
 800666e:	0a5b      	lsrs	r3, r3, #9
 8006670:	687a      	ldr	r2, [r7, #4]
 8006672:	fb02 f303 	mul.w	r3, r2, r3
 8006676:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006678:	bf00      	nop
  }
  while (Delay --);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	1e5a      	subs	r2, r3, #1
 800667e:	60fa      	str	r2, [r7, #12]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d1f9      	bne.n	8006678 <RCC_Delay+0x1c>
}
 8006684:	bf00      	nop
 8006686:	bf00      	nop
 8006688:	3714      	adds	r7, #20
 800668a:	46bd      	mov	sp, r7
 800668c:	bc80      	pop	{r7}
 800668e:	4770      	bx	lr
 8006690:	20000010 	.word	0x20000010
 8006694:	10624dd3 	.word	0x10624dd3

08006698 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b086      	sub	sp, #24
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80066a0:	2300      	movs	r3, #0
 80066a2:	613b      	str	r3, [r7, #16]
 80066a4:	2300      	movs	r3, #0
 80066a6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f003 0301 	and.w	r3, r3, #1
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d07d      	beq.n	80067b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80066b4:	2300      	movs	r3, #0
 80066b6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066b8:	4b4f      	ldr	r3, [pc, #316]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80066ba:	69db      	ldr	r3, [r3, #28]
 80066bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d10d      	bne.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066c4:	4b4c      	ldr	r3, [pc, #304]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80066c6:	69db      	ldr	r3, [r3, #28]
 80066c8:	4a4b      	ldr	r2, [pc, #300]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80066ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066ce:	61d3      	str	r3, [r2, #28]
 80066d0:	4b49      	ldr	r3, [pc, #292]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80066d2:	69db      	ldr	r3, [r3, #28]
 80066d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066d8:	60bb      	str	r3, [r7, #8]
 80066da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80066dc:	2301      	movs	r3, #1
 80066de:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066e0:	4b46      	ldr	r3, [pc, #280]	; (80067fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d118      	bne.n	800671e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80066ec:	4b43      	ldr	r3, [pc, #268]	; (80067fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a42      	ldr	r2, [pc, #264]	; (80067fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80066f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066f6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80066f8:	f7fd f900 	bl	80038fc <HAL_GetTick>
 80066fc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80066fe:	e008      	b.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006700:	f7fd f8fc 	bl	80038fc <HAL_GetTick>
 8006704:	4602      	mov	r2, r0
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	1ad3      	subs	r3, r2, r3
 800670a:	2b64      	cmp	r3, #100	; 0x64
 800670c:	d901      	bls.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800670e:	2303      	movs	r3, #3
 8006710:	e06d      	b.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006712:	4b3a      	ldr	r3, [pc, #232]	; (80067fc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800671a:	2b00      	cmp	r3, #0
 800671c:	d0f0      	beq.n	8006700 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800671e:	4b36      	ldr	r3, [pc, #216]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006720:	6a1b      	ldr	r3, [r3, #32]
 8006722:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006726:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d02e      	beq.n	800678c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006736:	68fa      	ldr	r2, [r7, #12]
 8006738:	429a      	cmp	r2, r3
 800673a:	d027      	beq.n	800678c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800673c:	4b2e      	ldr	r3, [pc, #184]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800673e:	6a1b      	ldr	r3, [r3, #32]
 8006740:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006744:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006746:	4b2e      	ldr	r3, [pc, #184]	; (8006800 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006748:	2201      	movs	r2, #1
 800674a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800674c:	4b2c      	ldr	r3, [pc, #176]	; (8006800 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800674e:	2200      	movs	r2, #0
 8006750:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006752:	4a29      	ldr	r2, [pc, #164]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	f003 0301 	and.w	r3, r3, #1
 800675e:	2b00      	cmp	r3, #0
 8006760:	d014      	beq.n	800678c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006762:	f7fd f8cb 	bl	80038fc <HAL_GetTick>
 8006766:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006768:	e00a      	b.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800676a:	f7fd f8c7 	bl	80038fc <HAL_GetTick>
 800676e:	4602      	mov	r2, r0
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	1ad3      	subs	r3, r2, r3
 8006774:	f241 3288 	movw	r2, #5000	; 0x1388
 8006778:	4293      	cmp	r3, r2
 800677a:	d901      	bls.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800677c:	2303      	movs	r3, #3
 800677e:	e036      	b.n	80067ee <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006780:	4b1d      	ldr	r3, [pc, #116]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006782:	6a1b      	ldr	r3, [r3, #32]
 8006784:	f003 0302 	and.w	r3, r3, #2
 8006788:	2b00      	cmp	r3, #0
 800678a:	d0ee      	beq.n	800676a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800678c:	4b1a      	ldr	r3, [pc, #104]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800678e:	6a1b      	ldr	r3, [r3, #32]
 8006790:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	4917      	ldr	r1, [pc, #92]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800679a:	4313      	orrs	r3, r2
 800679c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800679e:	7dfb      	ldrb	r3, [r7, #23]
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d105      	bne.n	80067b0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80067a4:	4b14      	ldr	r3, [pc, #80]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067a6:	69db      	ldr	r3, [r3, #28]
 80067a8:	4a13      	ldr	r2, [pc, #76]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80067ae:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f003 0302 	and.w	r3, r3, #2
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d008      	beq.n	80067ce <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80067bc:	4b0e      	ldr	r3, [pc, #56]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	490b      	ldr	r1, [pc, #44]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067ca:	4313      	orrs	r3, r2
 80067cc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f003 0310 	and.w	r3, r3, #16
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d008      	beq.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80067da:	4b07      	ldr	r3, [pc, #28]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	68db      	ldr	r3, [r3, #12]
 80067e6:	4904      	ldr	r1, [pc, #16]	; (80067f8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067e8:	4313      	orrs	r3, r2
 80067ea:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80067ec:	2300      	movs	r3, #0
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3718      	adds	r7, #24
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
 80067f6:	bf00      	nop
 80067f8:	40021000 	.word	0x40021000
 80067fc:	40007000 	.word	0x40007000
 8006800:	42420440 	.word	0x42420440

08006804 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006804:	b590      	push	{r4, r7, lr}
 8006806:	b08d      	sub	sp, #52	; 0x34
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800680c:	4b58      	ldr	r3, [pc, #352]	; (8006970 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800680e:	f107 040c 	add.w	r4, r7, #12
 8006812:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006814:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006818:	f240 2301 	movw	r3, #513	; 0x201
 800681c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800681e:	2300      	movs	r3, #0
 8006820:	627b      	str	r3, [r7, #36]	; 0x24
 8006822:	2300      	movs	r3, #0
 8006824:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006826:	2300      	movs	r3, #0
 8006828:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800682a:	2300      	movs	r3, #0
 800682c:	61fb      	str	r3, [r7, #28]
 800682e:	2300      	movs	r3, #0
 8006830:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2b10      	cmp	r3, #16
 8006836:	d00a      	beq.n	800684e <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2b10      	cmp	r3, #16
 800683c:	f200 808e 	bhi.w	800695c <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2b01      	cmp	r3, #1
 8006844:	d049      	beq.n	80068da <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2b02      	cmp	r3, #2
 800684a:	d079      	beq.n	8006940 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800684c:	e086      	b.n	800695c <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 800684e:	4b49      	ldr	r3, [pc, #292]	; (8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006854:	4b47      	ldr	r3, [pc, #284]	; (8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800685c:	2b00      	cmp	r3, #0
 800685e:	d07f      	beq.n	8006960 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006860:	69fb      	ldr	r3, [r7, #28]
 8006862:	0c9b      	lsrs	r3, r3, #18
 8006864:	f003 030f 	and.w	r3, r3, #15
 8006868:	3330      	adds	r3, #48	; 0x30
 800686a:	443b      	add	r3, r7
 800686c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006870:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006872:	69fb      	ldr	r3, [r7, #28]
 8006874:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006878:	2b00      	cmp	r3, #0
 800687a:	d017      	beq.n	80068ac <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800687c:	4b3d      	ldr	r3, [pc, #244]	; (8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	0c5b      	lsrs	r3, r3, #17
 8006882:	f003 0301 	and.w	r3, r3, #1
 8006886:	3330      	adds	r3, #48	; 0x30
 8006888:	443b      	add	r3, r7
 800688a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800688e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006890:	69fb      	ldr	r3, [r7, #28]
 8006892:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006896:	2b00      	cmp	r3, #0
 8006898:	d00d      	beq.n	80068b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800689a:	4a37      	ldr	r2, [pc, #220]	; (8006978 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 800689c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800689e:	fbb2 f2f3 	udiv	r2, r2, r3
 80068a2:	6a3b      	ldr	r3, [r7, #32]
 80068a4:	fb02 f303 	mul.w	r3, r2, r3
 80068a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80068aa:	e004      	b.n	80068b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80068ac:	6a3b      	ldr	r3, [r7, #32]
 80068ae:	4a33      	ldr	r2, [pc, #204]	; (800697c <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80068b0:	fb02 f303 	mul.w	r3, r2, r3
 80068b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80068b6:	4b2f      	ldr	r3, [pc, #188]	; (8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80068c2:	d102      	bne.n	80068ca <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 80068c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068c6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80068c8:	e04a      	b.n	8006960 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 80068ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068cc:	005b      	lsls	r3, r3, #1
 80068ce:	4a2c      	ldr	r2, [pc, #176]	; (8006980 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 80068d0:	fba2 2303 	umull	r2, r3, r2, r3
 80068d4:	085b      	lsrs	r3, r3, #1
 80068d6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80068d8:	e042      	b.n	8006960 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 80068da:	4b26      	ldr	r3, [pc, #152]	; (8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80068dc:	6a1b      	ldr	r3, [r3, #32]
 80068de:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068ea:	d108      	bne.n	80068fe <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 80068ec:	69fb      	ldr	r3, [r7, #28]
 80068ee:	f003 0302 	and.w	r3, r3, #2
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d003      	beq.n	80068fe <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 80068f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80068fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80068fc:	e01f      	b.n	800693e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80068fe:	69fb      	ldr	r3, [r7, #28]
 8006900:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006904:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006908:	d109      	bne.n	800691e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 800690a:	4b1a      	ldr	r3, [pc, #104]	; (8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800690c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800690e:	f003 0302 	and.w	r3, r3, #2
 8006912:	2b00      	cmp	r3, #0
 8006914:	d003      	beq.n	800691e <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8006916:	f649 4340 	movw	r3, #40000	; 0x9c40
 800691a:	62bb      	str	r3, [r7, #40]	; 0x28
 800691c:	e00f      	b.n	800693e <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800691e:	69fb      	ldr	r3, [r7, #28]
 8006920:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006924:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006928:	d11c      	bne.n	8006964 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800692a:	4b12      	ldr	r3, [pc, #72]	; (8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006932:	2b00      	cmp	r3, #0
 8006934:	d016      	beq.n	8006964 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8006936:	f24f 4324 	movw	r3, #62500	; 0xf424
 800693a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800693c:	e012      	b.n	8006964 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 800693e:	e011      	b.n	8006964 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006940:	f7ff fe78 	bl	8006634 <HAL_RCC_GetPCLK2Freq>
 8006944:	4602      	mov	r2, r0
 8006946:	4b0b      	ldr	r3, [pc, #44]	; (8006974 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	0b9b      	lsrs	r3, r3, #14
 800694c:	f003 0303 	and.w	r3, r3, #3
 8006950:	3301      	adds	r3, #1
 8006952:	005b      	lsls	r3, r3, #1
 8006954:	fbb2 f3f3 	udiv	r3, r2, r3
 8006958:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800695a:	e004      	b.n	8006966 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 800695c:	bf00      	nop
 800695e:	e002      	b.n	8006966 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8006960:	bf00      	nop
 8006962:	e000      	b.n	8006966 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8006964:	bf00      	nop
    }
  }
  return (frequency);
 8006966:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8006968:	4618      	mov	r0, r3
 800696a:	3734      	adds	r7, #52	; 0x34
 800696c:	46bd      	mov	sp, r7
 800696e:	bd90      	pop	{r4, r7, pc}
 8006970:	08008890 	.word	0x08008890
 8006974:	40021000 	.word	0x40021000
 8006978:	007a1200 	.word	0x007a1200
 800697c:	003d0900 	.word	0x003d0900
 8006980:	aaaaaaab 	.word	0xaaaaaaab

08006984 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b082      	sub	sp, #8
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d101      	bne.n	8006996 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006992:	2301      	movs	r3, #1
 8006994:	e03f      	b.n	8006a16 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800699c:	b2db      	uxtb	r3, r3
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d106      	bne.n	80069b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2200      	movs	r2, #0
 80069a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f7fc f980 	bl	8002cb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2224      	movs	r2, #36	; 0x24
 80069b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	68da      	ldr	r2, [r3, #12]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80069c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 fc85 	bl	80072d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	691a      	ldr	r2, [r3, #16]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80069dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	695a      	ldr	r2, [r3, #20]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80069ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	68da      	ldr	r2, [r3, #12]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80069fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2200      	movs	r2, #0
 8006a02:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2220      	movs	r2, #32
 8006a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2220      	movs	r2, #32
 8006a10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006a14:	2300      	movs	r3, #0
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3708      	adds	r7, #8
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}

08006a1e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a1e:	b580      	push	{r7, lr}
 8006a20:	b08a      	sub	sp, #40	; 0x28
 8006a22:	af02      	add	r7, sp, #8
 8006a24:	60f8      	str	r0, [r7, #12]
 8006a26:	60b9      	str	r1, [r7, #8]
 8006a28:	603b      	str	r3, [r7, #0]
 8006a2a:	4613      	mov	r3, r2
 8006a2c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a38:	b2db      	uxtb	r3, r3
 8006a3a:	2b20      	cmp	r3, #32
 8006a3c:	d17c      	bne.n	8006b38 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d002      	beq.n	8006a4a <HAL_UART_Transmit+0x2c>
 8006a44:	88fb      	ldrh	r3, [r7, #6]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d101      	bne.n	8006a4e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e075      	b.n	8006b3a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d101      	bne.n	8006a5c <HAL_UART_Transmit+0x3e>
 8006a58:	2302      	movs	r3, #2
 8006a5a:	e06e      	b.n	8006b3a <HAL_UART_Transmit+0x11c>
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2200      	movs	r2, #0
 8006a68:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2221      	movs	r2, #33	; 0x21
 8006a6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a72:	f7fc ff43 	bl	80038fc <HAL_GetTick>
 8006a76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	88fa      	ldrh	r2, [r7, #6]
 8006a7c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	88fa      	ldrh	r2, [r7, #6]
 8006a82:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	689b      	ldr	r3, [r3, #8]
 8006a88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a8c:	d108      	bne.n	8006aa0 <HAL_UART_Transmit+0x82>
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	691b      	ldr	r3, [r3, #16]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d104      	bne.n	8006aa0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006a96:	2300      	movs	r3, #0
 8006a98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	61bb      	str	r3, [r7, #24]
 8006a9e:	e003      	b.n	8006aa8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006ab0:	e02a      	b.n	8006b08 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	9300      	str	r3, [sp, #0]
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	2180      	movs	r1, #128	; 0x80
 8006abc:	68f8      	ldr	r0, [r7, #12]
 8006abe:	f000 fa38 	bl	8006f32 <UART_WaitOnFlagUntilTimeout>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d001      	beq.n	8006acc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006ac8:	2303      	movs	r3, #3
 8006aca:	e036      	b.n	8006b3a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006acc:	69fb      	ldr	r3, [r7, #28]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d10b      	bne.n	8006aea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ad2:	69bb      	ldr	r3, [r7, #24]
 8006ad4:	881b      	ldrh	r3, [r3, #0]
 8006ad6:	461a      	mov	r2, r3
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ae0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006ae2:	69bb      	ldr	r3, [r7, #24]
 8006ae4:	3302      	adds	r3, #2
 8006ae6:	61bb      	str	r3, [r7, #24]
 8006ae8:	e007      	b.n	8006afa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006aea:	69fb      	ldr	r3, [r7, #28]
 8006aec:	781a      	ldrb	r2, [r3, #0]
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	3301      	adds	r3, #1
 8006af8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	3b01      	subs	r3, #1
 8006b02:	b29a      	uxth	r2, r3
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006b0c:	b29b      	uxth	r3, r3
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d1cf      	bne.n	8006ab2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	9300      	str	r3, [sp, #0]
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	2140      	movs	r1, #64	; 0x40
 8006b1c:	68f8      	ldr	r0, [r7, #12]
 8006b1e:	f000 fa08 	bl	8006f32 <UART_WaitOnFlagUntilTimeout>
 8006b22:	4603      	mov	r3, r0
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d001      	beq.n	8006b2c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006b28:	2303      	movs	r3, #3
 8006b2a:	e006      	b.n	8006b3a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2220      	movs	r2, #32
 8006b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006b34:	2300      	movs	r3, #0
 8006b36:	e000      	b.n	8006b3a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006b38:	2302      	movs	r3, #2
  }
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	3720      	adds	r7, #32
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}

08006b42 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b42:	b580      	push	{r7, lr}
 8006b44:	b084      	sub	sp, #16
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	60f8      	str	r0, [r7, #12]
 8006b4a:	60b9      	str	r1, [r7, #8]
 8006b4c:	4613      	mov	r3, r2
 8006b4e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	2b20      	cmp	r3, #32
 8006b5a:	d11d      	bne.n	8006b98 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d002      	beq.n	8006b68 <HAL_UART_Receive_IT+0x26>
 8006b62:	88fb      	ldrh	r3, [r7, #6]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d101      	bne.n	8006b6c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006b68:	2301      	movs	r3, #1
 8006b6a:	e016      	b.n	8006b9a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b72:	2b01      	cmp	r3, #1
 8006b74:	d101      	bne.n	8006b7a <HAL_UART_Receive_IT+0x38>
 8006b76:	2302      	movs	r3, #2
 8006b78:	e00f      	b.n	8006b9a <HAL_UART_Receive_IT+0x58>
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2200      	movs	r2, #0
 8006b86:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006b88:	88fb      	ldrh	r3, [r7, #6]
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	68b9      	ldr	r1, [r7, #8]
 8006b8e:	68f8      	ldr	r0, [r7, #12]
 8006b90:	f000 fa19 	bl	8006fc6 <UART_Start_Receive_IT>
 8006b94:	4603      	mov	r3, r0
 8006b96:	e000      	b.n	8006b9a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006b98:	2302      	movs	r3, #2
  }
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3710      	adds	r7, #16
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
	...

08006ba4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b08a      	sub	sp, #40	; 0x28
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	68db      	ldr	r3, [r3, #12]
 8006bba:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	695b      	ldr	r3, [r3, #20]
 8006bc2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bce:	f003 030f 	and.w	r3, r3, #15
 8006bd2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8006bd4:	69bb      	ldr	r3, [r7, #24]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d10d      	bne.n	8006bf6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bdc:	f003 0320 	and.w	r3, r3, #32
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d008      	beq.n	8006bf6 <HAL_UART_IRQHandler+0x52>
 8006be4:	6a3b      	ldr	r3, [r7, #32]
 8006be6:	f003 0320 	and.w	r3, r3, #32
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d003      	beq.n	8006bf6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 fac9 	bl	8007186 <UART_Receive_IT>
      return;
 8006bf4:	e17b      	b.n	8006eee <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006bf6:	69bb      	ldr	r3, [r7, #24]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	f000 80b1 	beq.w	8006d60 <HAL_UART_IRQHandler+0x1bc>
 8006bfe:	69fb      	ldr	r3, [r7, #28]
 8006c00:	f003 0301 	and.w	r3, r3, #1
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d105      	bne.n	8006c14 <HAL_UART_IRQHandler+0x70>
 8006c08:	6a3b      	ldr	r3, [r7, #32]
 8006c0a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	f000 80a6 	beq.w	8006d60 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c16:	f003 0301 	and.w	r3, r3, #1
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00a      	beq.n	8006c34 <HAL_UART_IRQHandler+0x90>
 8006c1e:	6a3b      	ldr	r3, [r7, #32]
 8006c20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d005      	beq.n	8006c34 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c2c:	f043 0201 	orr.w	r2, r3, #1
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c36:	f003 0304 	and.w	r3, r3, #4
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d00a      	beq.n	8006c54 <HAL_UART_IRQHandler+0xb0>
 8006c3e:	69fb      	ldr	r3, [r7, #28]
 8006c40:	f003 0301 	and.w	r3, r3, #1
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d005      	beq.n	8006c54 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c4c:	f043 0202 	orr.w	r2, r3, #2
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c56:	f003 0302 	and.w	r3, r3, #2
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d00a      	beq.n	8006c74 <HAL_UART_IRQHandler+0xd0>
 8006c5e:	69fb      	ldr	r3, [r7, #28]
 8006c60:	f003 0301 	and.w	r3, r3, #1
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d005      	beq.n	8006c74 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c6c:	f043 0204 	orr.w	r2, r3, #4
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c76:	f003 0308 	and.w	r3, r3, #8
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d00f      	beq.n	8006c9e <HAL_UART_IRQHandler+0xfa>
 8006c7e:	6a3b      	ldr	r3, [r7, #32]
 8006c80:	f003 0320 	and.w	r3, r3, #32
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d104      	bne.n	8006c92 <HAL_UART_IRQHandler+0xee>
 8006c88:	69fb      	ldr	r3, [r7, #28]
 8006c8a:	f003 0301 	and.w	r3, r3, #1
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d005      	beq.n	8006c9e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c96:	f043 0208 	orr.w	r2, r3, #8
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	f000 811e 	beq.w	8006ee4 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006caa:	f003 0320 	and.w	r3, r3, #32
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d007      	beq.n	8006cc2 <HAL_UART_IRQHandler+0x11e>
 8006cb2:	6a3b      	ldr	r3, [r7, #32]
 8006cb4:	f003 0320 	and.w	r3, r3, #32
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d002      	beq.n	8006cc2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8006cbc:	6878      	ldr	r0, [r7, #4]
 8006cbe:	f000 fa62 	bl	8007186 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	695b      	ldr	r3, [r3, #20]
 8006cc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	bf14      	ite	ne
 8006cd0:	2301      	movne	r3, #1
 8006cd2:	2300      	moveq	r3, #0
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cdc:	f003 0308 	and.w	r3, r3, #8
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d102      	bne.n	8006cea <HAL_UART_IRQHandler+0x146>
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d031      	beq.n	8006d4e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f000 f9a4 	bl	8007038 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	695b      	ldr	r3, [r3, #20]
 8006cf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d023      	beq.n	8006d46 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	695a      	ldr	r2, [r3, #20]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d0c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d013      	beq.n	8006d3e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d1a:	4a76      	ldr	r2, [pc, #472]	; (8006ef4 <HAL_UART_IRQHandler+0x350>)
 8006d1c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d22:	4618      	mov	r0, r3
 8006d24:	f7fd fd44 	bl	80047b0 <HAL_DMA_Abort_IT>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d016      	beq.n	8006d5c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006d38:	4610      	mov	r0, r2
 8006d3a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d3c:	e00e      	b.n	8006d5c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 f8e3 	bl	8006f0a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d44:	e00a      	b.n	8006d5c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f000 f8df 	bl	8006f0a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d4c:	e006      	b.n	8006d5c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f000 f8db 	bl	8006f0a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2200      	movs	r2, #0
 8006d58:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006d5a:	e0c3      	b.n	8006ee4 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d5c:	bf00      	nop
    return;
 8006d5e:	e0c1      	b.n	8006ee4 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	f040 80a1 	bne.w	8006eac <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8006d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d6c:	f003 0310 	and.w	r3, r3, #16
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	f000 809b 	beq.w	8006eac <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8006d76:	6a3b      	ldr	r3, [r7, #32]
 8006d78:	f003 0310 	and.w	r3, r3, #16
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	f000 8095 	beq.w	8006eac <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006d82:	2300      	movs	r3, #0
 8006d84:	60fb      	str	r3, [r7, #12]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	60fb      	str	r3, [r7, #12]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	60fb      	str	r3, [r7, #12]
 8006d96:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	695b      	ldr	r3, [r3, #20]
 8006d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d04e      	beq.n	8006e44 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8006db0:	8a3b      	ldrh	r3, [r7, #16]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	f000 8098 	beq.w	8006ee8 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006dbc:	8a3a      	ldrh	r2, [r7, #16]
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	f080 8092 	bcs.w	8006ee8 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	8a3a      	ldrh	r2, [r7, #16]
 8006dc8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dce:	699b      	ldr	r3, [r3, #24]
 8006dd0:	2b20      	cmp	r3, #32
 8006dd2:	d02b      	beq.n	8006e2c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	68da      	ldr	r2, [r3, #12]
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006de2:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	695a      	ldr	r2, [r3, #20]
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f022 0201 	bic.w	r2, r2, #1
 8006df2:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	695a      	ldr	r2, [r3, #20]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e02:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2220      	movs	r2, #32
 8006e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	68da      	ldr	r2, [r3, #12]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f022 0210 	bic.w	r2, r2, #16
 8006e20:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e26:	4618      	mov	r0, r3
 8006e28:	f7fd fc87 	bl	800473a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006e34:	b29b      	uxth	r3, r3
 8006e36:	1ad3      	subs	r3, r2, r3
 8006e38:	b29b      	uxth	r3, r3
 8006e3a:	4619      	mov	r1, r3
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f000 f86d 	bl	8006f1c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006e42:	e051      	b.n	8006ee8 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	1ad3      	subs	r3, r2, r3
 8006e50:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006e56:	b29b      	uxth	r3, r3
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d047      	beq.n	8006eec <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8006e5c:	8a7b      	ldrh	r3, [r7, #18]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d044      	beq.n	8006eec <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	68da      	ldr	r2, [r3, #12]
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006e70:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	695a      	ldr	r2, [r3, #20]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f022 0201 	bic.w	r2, r2, #1
 8006e80:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2220      	movs	r2, #32
 8006e86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	68da      	ldr	r2, [r3, #12]
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f022 0210 	bic.w	r2, r2, #16
 8006e9e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ea0:	8a7b      	ldrh	r3, [r7, #18]
 8006ea2:	4619      	mov	r1, r3
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f000 f839 	bl	8006f1c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006eaa:	e01f      	b.n	8006eec <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d008      	beq.n	8006ec8 <HAL_UART_IRQHandler+0x324>
 8006eb6:	6a3b      	ldr	r3, [r7, #32]
 8006eb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d003      	beq.n	8006ec8 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f000 f8f9 	bl	80070b8 <UART_Transmit_IT>
    return;
 8006ec6:	e012      	b.n	8006eee <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d00d      	beq.n	8006eee <HAL_UART_IRQHandler+0x34a>
 8006ed2:	6a3b      	ldr	r3, [r7, #32]
 8006ed4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d008      	beq.n	8006eee <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f000 f93a 	bl	8007156 <UART_EndTransmit_IT>
    return;
 8006ee2:	e004      	b.n	8006eee <HAL_UART_IRQHandler+0x34a>
    return;
 8006ee4:	bf00      	nop
 8006ee6:	e002      	b.n	8006eee <HAL_UART_IRQHandler+0x34a>
      return;
 8006ee8:	bf00      	nop
 8006eea:	e000      	b.n	8006eee <HAL_UART_IRQHandler+0x34a>
      return;
 8006eec:	bf00      	nop
  }
}
 8006eee:	3728      	adds	r7, #40	; 0x28
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd80      	pop	{r7, pc}
 8006ef4:	08007091 	.word	0x08007091

08006ef8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b083      	sub	sp, #12
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006f00:	bf00      	nop
 8006f02:	370c      	adds	r7, #12
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bc80      	pop	{r7}
 8006f08:	4770      	bx	lr

08006f0a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006f0a:	b480      	push	{r7}
 8006f0c:	b083      	sub	sp, #12
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006f12:	bf00      	nop
 8006f14:	370c      	adds	r7, #12
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bc80      	pop	{r7}
 8006f1a:	4770      	bx	lr

08006f1c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b083      	sub	sp, #12
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
 8006f24:	460b      	mov	r3, r1
 8006f26:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006f28:	bf00      	nop
 8006f2a:	370c      	adds	r7, #12
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bc80      	pop	{r7}
 8006f30:	4770      	bx	lr

08006f32 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006f32:	b580      	push	{r7, lr}
 8006f34:	b084      	sub	sp, #16
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	60f8      	str	r0, [r7, #12]
 8006f3a:	60b9      	str	r1, [r7, #8]
 8006f3c:	603b      	str	r3, [r7, #0]
 8006f3e:	4613      	mov	r3, r2
 8006f40:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f42:	e02c      	b.n	8006f9e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f44:	69bb      	ldr	r3, [r7, #24]
 8006f46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f4a:	d028      	beq.n	8006f9e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006f4c:	69bb      	ldr	r3, [r7, #24]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d007      	beq.n	8006f62 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f52:	f7fc fcd3 	bl	80038fc <HAL_GetTick>
 8006f56:	4602      	mov	r2, r0
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	1ad3      	subs	r3, r2, r3
 8006f5c:	69ba      	ldr	r2, [r7, #24]
 8006f5e:	429a      	cmp	r2, r3
 8006f60:	d21d      	bcs.n	8006f9e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	68da      	ldr	r2, [r3, #12]
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006f70:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	695a      	ldr	r2, [r3, #20]
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	f022 0201 	bic.w	r2, r2, #1
 8006f80:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	2220      	movs	r2, #32
 8006f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	2220      	movs	r2, #32
 8006f8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2200      	movs	r2, #0
 8006f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006f9a:	2303      	movs	r3, #3
 8006f9c:	e00f      	b.n	8006fbe <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	681a      	ldr	r2, [r3, #0]
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	4013      	ands	r3, r2
 8006fa8:	68ba      	ldr	r2, [r7, #8]
 8006faa:	429a      	cmp	r2, r3
 8006fac:	bf0c      	ite	eq
 8006fae:	2301      	moveq	r3, #1
 8006fb0:	2300      	movne	r3, #0
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	461a      	mov	r2, r3
 8006fb6:	79fb      	ldrb	r3, [r7, #7]
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d0c3      	beq.n	8006f44 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006fbc:	2300      	movs	r3, #0
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3710      	adds	r7, #16
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}

08006fc6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006fc6:	b480      	push	{r7}
 8006fc8:	b085      	sub	sp, #20
 8006fca:	af00      	add	r7, sp, #0
 8006fcc:	60f8      	str	r0, [r7, #12]
 8006fce:	60b9      	str	r1, [r7, #8]
 8006fd0:	4613      	mov	r3, r2
 8006fd2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	68ba      	ldr	r2, [r7, #8]
 8006fd8:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	88fa      	ldrh	r2, [r7, #6]
 8006fde:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	88fa      	ldrh	r2, [r7, #6]
 8006fe4:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2222      	movs	r2, #34	; 0x22
 8006ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	68da      	ldr	r2, [r3, #12]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800700a:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	695a      	ldr	r2, [r3, #20]
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f042 0201 	orr.w	r2, r2, #1
 800701a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	68da      	ldr	r2, [r3, #12]
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f042 0220 	orr.w	r2, r2, #32
 800702a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800702c:	2300      	movs	r3, #0
}
 800702e:	4618      	mov	r0, r3
 8007030:	3714      	adds	r7, #20
 8007032:	46bd      	mov	sp, r7
 8007034:	bc80      	pop	{r7}
 8007036:	4770      	bx	lr

08007038 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007038:	b480      	push	{r7}
 800703a:	b083      	sub	sp, #12
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	68da      	ldr	r2, [r3, #12]
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800704e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	695a      	ldr	r2, [r3, #20]
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f022 0201 	bic.w	r2, r2, #1
 800705e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007064:	2b01      	cmp	r3, #1
 8007066:	d107      	bne.n	8007078 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	68da      	ldr	r2, [r3, #12]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f022 0210 	bic.w	r2, r2, #16
 8007076:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2220      	movs	r2, #32
 800707c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2200      	movs	r2, #0
 8007084:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007086:	bf00      	nop
 8007088:	370c      	adds	r7, #12
 800708a:	46bd      	mov	sp, r7
 800708c:	bc80      	pop	{r7}
 800708e:	4770      	bx	lr

08007090 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b084      	sub	sp, #16
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800709c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2200      	movs	r2, #0
 80070a2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2200      	movs	r2, #0
 80070a8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80070aa:	68f8      	ldr	r0, [r7, #12]
 80070ac:	f7ff ff2d 	bl	8006f0a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070b0:	bf00      	nop
 80070b2:	3710      	adds	r7, #16
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b085      	sub	sp, #20
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070c6:	b2db      	uxtb	r3, r3
 80070c8:	2b21      	cmp	r3, #33	; 0x21
 80070ca:	d13e      	bne.n	800714a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070d4:	d114      	bne.n	8007100 <UART_Transmit_IT+0x48>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	691b      	ldr	r3, [r3, #16]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d110      	bne.n	8007100 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6a1b      	ldr	r3, [r3, #32]
 80070e2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	881b      	ldrh	r3, [r3, #0]
 80070e8:	461a      	mov	r2, r3
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070f2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6a1b      	ldr	r3, [r3, #32]
 80070f8:	1c9a      	adds	r2, r3, #2
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	621a      	str	r2, [r3, #32]
 80070fe:	e008      	b.n	8007112 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6a1b      	ldr	r3, [r3, #32]
 8007104:	1c59      	adds	r1, r3, #1
 8007106:	687a      	ldr	r2, [r7, #4]
 8007108:	6211      	str	r1, [r2, #32]
 800710a:	781a      	ldrb	r2, [r3, #0]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007116:	b29b      	uxth	r3, r3
 8007118:	3b01      	subs	r3, #1
 800711a:	b29b      	uxth	r3, r3
 800711c:	687a      	ldr	r2, [r7, #4]
 800711e:	4619      	mov	r1, r3
 8007120:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007122:	2b00      	cmp	r3, #0
 8007124:	d10f      	bne.n	8007146 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	68da      	ldr	r2, [r3, #12]
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007134:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	68da      	ldr	r2, [r3, #12]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007144:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007146:	2300      	movs	r3, #0
 8007148:	e000      	b.n	800714c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800714a:	2302      	movs	r3, #2
  }
}
 800714c:	4618      	mov	r0, r3
 800714e:	3714      	adds	r7, #20
 8007150:	46bd      	mov	sp, r7
 8007152:	bc80      	pop	{r7}
 8007154:	4770      	bx	lr

08007156 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007156:	b580      	push	{r7, lr}
 8007158:	b082      	sub	sp, #8
 800715a:	af00      	add	r7, sp, #0
 800715c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	68da      	ldr	r2, [r3, #12]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800716c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2220      	movs	r2, #32
 8007172:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f7ff febe 	bl	8006ef8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800717c:	2300      	movs	r3, #0
}
 800717e:	4618      	mov	r0, r3
 8007180:	3708      	adds	r7, #8
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}

08007186 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007186:	b580      	push	{r7, lr}
 8007188:	b086      	sub	sp, #24
 800718a:	af00      	add	r7, sp, #0
 800718c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007194:	b2db      	uxtb	r3, r3
 8007196:	2b22      	cmp	r3, #34	; 0x22
 8007198:	f040 8099 	bne.w	80072ce <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071a4:	d117      	bne.n	80071d6 <UART_Receive_IT+0x50>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	691b      	ldr	r3, [r3, #16]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d113      	bne.n	80071d6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80071ae:	2300      	movs	r3, #0
 80071b0:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071b6:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	b29b      	uxth	r3, r3
 80071c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071c4:	b29a      	uxth	r2, r3
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071ce:	1c9a      	adds	r2, r3, #2
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	629a      	str	r2, [r3, #40]	; 0x28
 80071d4:	e026      	b.n	8007224 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071da:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80071dc:	2300      	movs	r3, #0
 80071de:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071e8:	d007      	beq.n	80071fa <UART_Receive_IT+0x74>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	689b      	ldr	r3, [r3, #8]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d10a      	bne.n	8007208 <UART_Receive_IT+0x82>
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	691b      	ldr	r3, [r3, #16]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d106      	bne.n	8007208 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	b2da      	uxtb	r2, r3
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	701a      	strb	r2, [r3, #0]
 8007206:	e008      	b.n	800721a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	b2db      	uxtb	r3, r3
 8007210:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007214:	b2da      	uxtb	r2, r3
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800721e:	1c5a      	adds	r2, r3, #1
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007228:	b29b      	uxth	r3, r3
 800722a:	3b01      	subs	r3, #1
 800722c:	b29b      	uxth	r3, r3
 800722e:	687a      	ldr	r2, [r7, #4]
 8007230:	4619      	mov	r1, r3
 8007232:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007234:	2b00      	cmp	r3, #0
 8007236:	d148      	bne.n	80072ca <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	68da      	ldr	r2, [r3, #12]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f022 0220 	bic.w	r2, r2, #32
 8007246:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	68da      	ldr	r2, [r3, #12]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007256:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	695a      	ldr	r2, [r3, #20]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f022 0201 	bic.w	r2, r2, #1
 8007266:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2220      	movs	r2, #32
 800726c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007274:	2b01      	cmp	r3, #1
 8007276:	d123      	bne.n	80072c0 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2200      	movs	r2, #0
 800727c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	68da      	ldr	r2, [r3, #12]
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f022 0210 	bic.w	r2, r2, #16
 800728c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f003 0310 	and.w	r3, r3, #16
 8007298:	2b10      	cmp	r3, #16
 800729a:	d10a      	bne.n	80072b2 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800729c:	2300      	movs	r3, #0
 800729e:	60fb      	str	r3, [r7, #12]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	60fb      	str	r3, [r7, #12]
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	60fb      	str	r3, [r7, #12]
 80072b0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80072b6:	4619      	mov	r1, r3
 80072b8:	6878      	ldr	r0, [r7, #4]
 80072ba:	f7ff fe2f 	bl	8006f1c <HAL_UARTEx_RxEventCallback>
 80072be:	e002      	b.n	80072c6 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f7f9 ff87 	bl	80011d4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80072c6:	2300      	movs	r3, #0
 80072c8:	e002      	b.n	80072d0 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80072ca:	2300      	movs	r3, #0
 80072cc:	e000      	b.n	80072d0 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80072ce:	2302      	movs	r3, #2
  }
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	3718      	adds	r7, #24
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}

080072d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b084      	sub	sp, #16
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	691b      	ldr	r3, [r3, #16]
 80072e6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	68da      	ldr	r2, [r3, #12]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	430a      	orrs	r2, r1
 80072f4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	689a      	ldr	r2, [r3, #8]
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	691b      	ldr	r3, [r3, #16]
 80072fe:	431a      	orrs	r2, r3
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	695b      	ldr	r3, [r3, #20]
 8007304:	4313      	orrs	r3, r2
 8007306:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	68db      	ldr	r3, [r3, #12]
 800730e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007312:	f023 030c 	bic.w	r3, r3, #12
 8007316:	687a      	ldr	r2, [r7, #4]
 8007318:	6812      	ldr	r2, [r2, #0]
 800731a:	68b9      	ldr	r1, [r7, #8]
 800731c:	430b      	orrs	r3, r1
 800731e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	695b      	ldr	r3, [r3, #20]
 8007326:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	699a      	ldr	r2, [r3, #24]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	430a      	orrs	r2, r1
 8007334:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a2c      	ldr	r2, [pc, #176]	; (80073ec <UART_SetConfig+0x114>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d103      	bne.n	8007348 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007340:	f7ff f978 	bl	8006634 <HAL_RCC_GetPCLK2Freq>
 8007344:	60f8      	str	r0, [r7, #12]
 8007346:	e002      	b.n	800734e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007348:	f7ff f960 	bl	800660c <HAL_RCC_GetPCLK1Freq>
 800734c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800734e:	68fa      	ldr	r2, [r7, #12]
 8007350:	4613      	mov	r3, r2
 8007352:	009b      	lsls	r3, r3, #2
 8007354:	4413      	add	r3, r2
 8007356:	009a      	lsls	r2, r3, #2
 8007358:	441a      	add	r2, r3
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	009b      	lsls	r3, r3, #2
 8007360:	fbb2 f3f3 	udiv	r3, r2, r3
 8007364:	4a22      	ldr	r2, [pc, #136]	; (80073f0 <UART_SetConfig+0x118>)
 8007366:	fba2 2303 	umull	r2, r3, r2, r3
 800736a:	095b      	lsrs	r3, r3, #5
 800736c:	0119      	lsls	r1, r3, #4
 800736e:	68fa      	ldr	r2, [r7, #12]
 8007370:	4613      	mov	r3, r2
 8007372:	009b      	lsls	r3, r3, #2
 8007374:	4413      	add	r3, r2
 8007376:	009a      	lsls	r2, r3, #2
 8007378:	441a      	add	r2, r3
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	009b      	lsls	r3, r3, #2
 8007380:	fbb2 f2f3 	udiv	r2, r2, r3
 8007384:	4b1a      	ldr	r3, [pc, #104]	; (80073f0 <UART_SetConfig+0x118>)
 8007386:	fba3 0302 	umull	r0, r3, r3, r2
 800738a:	095b      	lsrs	r3, r3, #5
 800738c:	2064      	movs	r0, #100	; 0x64
 800738e:	fb00 f303 	mul.w	r3, r0, r3
 8007392:	1ad3      	subs	r3, r2, r3
 8007394:	011b      	lsls	r3, r3, #4
 8007396:	3332      	adds	r3, #50	; 0x32
 8007398:	4a15      	ldr	r2, [pc, #84]	; (80073f0 <UART_SetConfig+0x118>)
 800739a:	fba2 2303 	umull	r2, r3, r2, r3
 800739e:	095b      	lsrs	r3, r3, #5
 80073a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80073a4:	4419      	add	r1, r3
 80073a6:	68fa      	ldr	r2, [r7, #12]
 80073a8:	4613      	mov	r3, r2
 80073aa:	009b      	lsls	r3, r3, #2
 80073ac:	4413      	add	r3, r2
 80073ae:	009a      	lsls	r2, r3, #2
 80073b0:	441a      	add	r2, r3
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	009b      	lsls	r3, r3, #2
 80073b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80073bc:	4b0c      	ldr	r3, [pc, #48]	; (80073f0 <UART_SetConfig+0x118>)
 80073be:	fba3 0302 	umull	r0, r3, r3, r2
 80073c2:	095b      	lsrs	r3, r3, #5
 80073c4:	2064      	movs	r0, #100	; 0x64
 80073c6:	fb00 f303 	mul.w	r3, r0, r3
 80073ca:	1ad3      	subs	r3, r2, r3
 80073cc:	011b      	lsls	r3, r3, #4
 80073ce:	3332      	adds	r3, #50	; 0x32
 80073d0:	4a07      	ldr	r2, [pc, #28]	; (80073f0 <UART_SetConfig+0x118>)
 80073d2:	fba2 2303 	umull	r2, r3, r2, r3
 80073d6:	095b      	lsrs	r3, r3, #5
 80073d8:	f003 020f 	and.w	r2, r3, #15
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	440a      	add	r2, r1
 80073e2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80073e4:	bf00      	nop
 80073e6:	3710      	adds	r7, #16
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}
 80073ec:	40013800 	.word	0x40013800
 80073f0:	51eb851f 	.word	0x51eb851f

080073f4 <__libc_init_array>:
 80073f4:	b570      	push	{r4, r5, r6, lr}
 80073f6:	2600      	movs	r6, #0
 80073f8:	4d0c      	ldr	r5, [pc, #48]	; (800742c <__libc_init_array+0x38>)
 80073fa:	4c0d      	ldr	r4, [pc, #52]	; (8007430 <__libc_init_array+0x3c>)
 80073fc:	1b64      	subs	r4, r4, r5
 80073fe:	10a4      	asrs	r4, r4, #2
 8007400:	42a6      	cmp	r6, r4
 8007402:	d109      	bne.n	8007418 <__libc_init_array+0x24>
 8007404:	f000 f82a 	bl	800745c <_init>
 8007408:	2600      	movs	r6, #0
 800740a:	4d0a      	ldr	r5, [pc, #40]	; (8007434 <__libc_init_array+0x40>)
 800740c:	4c0a      	ldr	r4, [pc, #40]	; (8007438 <__libc_init_array+0x44>)
 800740e:	1b64      	subs	r4, r4, r5
 8007410:	10a4      	asrs	r4, r4, #2
 8007412:	42a6      	cmp	r6, r4
 8007414:	d105      	bne.n	8007422 <__libc_init_array+0x2e>
 8007416:	bd70      	pop	{r4, r5, r6, pc}
 8007418:	f855 3b04 	ldr.w	r3, [r5], #4
 800741c:	4798      	blx	r3
 800741e:	3601      	adds	r6, #1
 8007420:	e7ee      	b.n	8007400 <__libc_init_array+0xc>
 8007422:	f855 3b04 	ldr.w	r3, [r5], #4
 8007426:	4798      	blx	r3
 8007428:	3601      	adds	r6, #1
 800742a:	e7f2      	b.n	8007412 <__libc_init_array+0x1e>
 800742c:	080088b8 	.word	0x080088b8
 8007430:	080088b8 	.word	0x080088b8
 8007434:	080088b8 	.word	0x080088b8
 8007438:	080088bc 	.word	0x080088bc

0800743c <memset>:
 800743c:	4603      	mov	r3, r0
 800743e:	4402      	add	r2, r0
 8007440:	4293      	cmp	r3, r2
 8007442:	d100      	bne.n	8007446 <memset+0xa>
 8007444:	4770      	bx	lr
 8007446:	f803 1b01 	strb.w	r1, [r3], #1
 800744a:	e7f9      	b.n	8007440 <memset+0x4>

0800744c <strcpy>:
 800744c:	4603      	mov	r3, r0
 800744e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007452:	f803 2b01 	strb.w	r2, [r3], #1
 8007456:	2a00      	cmp	r2, #0
 8007458:	d1f9      	bne.n	800744e <strcpy+0x2>
 800745a:	4770      	bx	lr

0800745c <_init>:
 800745c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800745e:	bf00      	nop
 8007460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007462:	bc08      	pop	{r3}
 8007464:	469e      	mov	lr, r3
 8007466:	4770      	bx	lr

08007468 <_fini>:
 8007468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800746a:	bf00      	nop
 800746c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800746e:	bc08      	pop	{r3}
 8007470:	469e      	mov	lr, r3
 8007472:	4770      	bx	lr
