# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_assignment_toby.gen/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" \
"../../../../project_assignment_toby.srcs/sources_1/new/compareAdd.vhd" \
"../../../../project_assignment_toby.srcs/sim_1/new/compareAdd_tb.vhd" \

# Do not sort compile order
nosort
