# [doc = "Register `INT_EVENT0_RIS` reader"] pub type R = crate :: R < INT_EVENT0_RIS_SPEC > ; # [doc = "Field `INT_EVENT0_RIS_MRXDONE` reader - Master Receive Transaction completed Interrupt"] pub type INT_EVENT0_RIS_MRXDONE_R = crate :: BitReader < INT_EVENT0_RIS_MRXDONE_A > ; # [doc = "Master Receive Transaction completed Interrupt\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_MRXDONE_A { # [doc = "0: CLR"] INT_EVENT0_RIS_MRXDONE_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_MRXDONE_SET = 1 , } impl From < INT_EVENT0_RIS_MRXDONE_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_MRXDONE_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_MRXDONE_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_MRXDONE_A { match self . bits { false => INT_EVENT0_RIS_MRXDONE_A :: INT_EVENT0_RIS_MRXDONE_CLR , true => INT_EVENT0_RIS_MRXDONE_A :: INT_EVENT0_RIS_MRXDONE_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_mrxdone_clr (& self) -> bool { * self == INT_EVENT0_RIS_MRXDONE_A :: INT_EVENT0_RIS_MRXDONE_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_mrxdone_set (& self) -> bool { * self == INT_EVENT0_RIS_MRXDONE_A :: INT_EVENT0_RIS_MRXDONE_SET } } # [doc = "Field `INT_EVENT0_RIS_MTXDONE` reader - Master Transmit Transaction completed Interrupt"] pub type INT_EVENT0_RIS_MTXDONE_R = crate :: BitReader < INT_EVENT0_RIS_MTXDONE_A > ; # [doc = "Master Transmit Transaction completed Interrupt\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_MTXDONE_A { # [doc = "0: CLR"] INT_EVENT0_RIS_MTXDONE_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_MTXDONE_SET = 1 , } impl From < INT_EVENT0_RIS_MTXDONE_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_MTXDONE_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_MTXDONE_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_MTXDONE_A { match self . bits { false => INT_EVENT0_RIS_MTXDONE_A :: INT_EVENT0_RIS_MTXDONE_CLR , true => INT_EVENT0_RIS_MTXDONE_A :: INT_EVENT0_RIS_MTXDONE_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_mtxdone_clr (& self) -> bool { * self == INT_EVENT0_RIS_MTXDONE_A :: INT_EVENT0_RIS_MTXDONE_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_mtxdone_set (& self) -> bool { * self == INT_EVENT0_RIS_MTXDONE_A :: INT_EVENT0_RIS_MTXDONE_SET } } # [doc = "Field `INT_EVENT0_RIS_MRXFIFOTRG` reader - Master Receive FIFO Trigger Trigger when RX FIFO contains &amp;gt;= defined bytes"] pub type INT_EVENT0_RIS_MRXFIFOTRG_R = crate :: BitReader < INT_EVENT0_RIS_MRXFIFOTRG_A > ; # [doc = "Master Receive FIFO Trigger Trigger when RX FIFO contains &amp;gt;= defined bytes\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_MRXFIFOTRG_A { # [doc = "0: CLR"] INT_EVENT0_RIS_MRXFIFOTRG_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_MRXFIFOTRG_SET = 1 , } impl From < INT_EVENT0_RIS_MRXFIFOTRG_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_MRXFIFOTRG_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_MRXFIFOTRG_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_MRXFIFOTRG_A { match self . bits { false => INT_EVENT0_RIS_MRXFIFOTRG_A :: INT_EVENT0_RIS_MRXFIFOTRG_CLR , true => INT_EVENT0_RIS_MRXFIFOTRG_A :: INT_EVENT0_RIS_MRXFIFOTRG_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_mrxfifotrg_clr (& self) -> bool { * self == INT_EVENT0_RIS_MRXFIFOTRG_A :: INT_EVENT0_RIS_MRXFIFOTRG_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_mrxfifotrg_set (& self) -> bool { * self == INT_EVENT0_RIS_MRXFIFOTRG_A :: INT_EVENT0_RIS_MRXFIFOTRG_SET } } # [doc = "Field `INT_EVENT0_RIS_MTXFIFOTRG` reader - Master Transmit FIFO Trigger Trigger when Transmit FIFO contains &amp;lt;= defined bytes"] pub type INT_EVENT0_RIS_MTXFIFOTRG_R = crate :: BitReader < INT_EVENT0_RIS_MTXFIFOTRG_A > ; # [doc = "Master Transmit FIFO Trigger Trigger when Transmit FIFO contains &amp;lt;= defined bytes\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_MTXFIFOTRG_A { # [doc = "0: CLR"] INT_EVENT0_RIS_MTXFIFOTRG_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_MTXFIFOTRG_SET = 1 , } impl From < INT_EVENT0_RIS_MTXFIFOTRG_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_MTXFIFOTRG_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_MTXFIFOTRG_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_MTXFIFOTRG_A { match self . bits { false => INT_EVENT0_RIS_MTXFIFOTRG_A :: INT_EVENT0_RIS_MTXFIFOTRG_CLR , true => INT_EVENT0_RIS_MTXFIFOTRG_A :: INT_EVENT0_RIS_MTXFIFOTRG_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_mtxfifotrg_clr (& self) -> bool { * self == INT_EVENT0_RIS_MTXFIFOTRG_A :: INT_EVENT0_RIS_MTXFIFOTRG_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_mtxfifotrg_set (& self) -> bool { * self == INT_EVENT0_RIS_MTXFIFOTRG_A :: INT_EVENT0_RIS_MTXFIFOTRG_SET } } # [doc = "Field `INT_EVENT0_RIS_MRXFIFOFULL` reader - RXFIFO full event. This interrupt is set if an RX FIFO is full."] pub type INT_EVENT0_RIS_MRXFIFOFULL_R = crate :: BitReader < INT_EVENT0_RIS_MRXFIFOFULL_A > ; # [doc = "RXFIFO full event. This interrupt is set if an RX FIFO is full.\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_MRXFIFOFULL_A { # [doc = "0: CLR"] INT_EVENT0_RIS_MRXFIFOFULL_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_MRXFIFOFULL_SET = 1 , } impl From < INT_EVENT0_RIS_MRXFIFOFULL_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_MRXFIFOFULL_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_MRXFIFOFULL_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_MRXFIFOFULL_A { match self . bits { false => INT_EVENT0_RIS_MRXFIFOFULL_A :: INT_EVENT0_RIS_MRXFIFOFULL_CLR , true => INT_EVENT0_RIS_MRXFIFOFULL_A :: INT_EVENT0_RIS_MRXFIFOFULL_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_mrxfifofull_clr (& self) -> bool { * self == INT_EVENT0_RIS_MRXFIFOFULL_A :: INT_EVENT0_RIS_MRXFIFOFULL_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_mrxfifofull_set (& self) -> bool { * self == INT_EVENT0_RIS_MRXFIFOFULL_A :: INT_EVENT0_RIS_MRXFIFOFULL_SET } } # [doc = "Field `INT_EVENT0_RIS_MTXEMPTY` reader - Transmit FIFO Empty interrupt mask. This interrupt is set if all data in the Transmit FIFO have been shifted out and the transmit goes into idle mode."] pub type INT_EVENT0_RIS_MTXEMPTY_R = crate :: BitReader < INT_EVENT0_RIS_MTXEMPTY_A > ; # [doc = "Transmit FIFO Empty interrupt mask. This interrupt is set if all data in the Transmit FIFO have been shifted out and the transmit goes into idle mode.\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_MTXEMPTY_A { # [doc = "0: CLR"] INT_EVENT0_RIS_MTXEMPTY_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_MTXEMPTY_SET = 1 , } impl From < INT_EVENT0_RIS_MTXEMPTY_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_MTXEMPTY_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_MTXEMPTY_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_MTXEMPTY_A { match self . bits { false => INT_EVENT0_RIS_MTXEMPTY_A :: INT_EVENT0_RIS_MTXEMPTY_CLR , true => INT_EVENT0_RIS_MTXEMPTY_A :: INT_EVENT0_RIS_MTXEMPTY_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_mtxempty_clr (& self) -> bool { * self == INT_EVENT0_RIS_MTXEMPTY_A :: INT_EVENT0_RIS_MTXEMPTY_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_mtxempty_set (& self) -> bool { * self == INT_EVENT0_RIS_MTXEMPTY_A :: INT_EVENT0_RIS_MTXEMPTY_SET } } # [doc = "Field `INT_EVENT0_RIS_MNACK` reader - Address/Data NACK Interrupt"] pub type INT_EVENT0_RIS_MNACK_R = crate :: BitReader < INT_EVENT0_RIS_MNACK_A > ; # [doc = "Address/Data NACK Interrupt\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_MNACK_A { # [doc = "0: CLR"] INT_EVENT0_RIS_MNACK_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_MNACK_SET = 1 , } impl From < INT_EVENT0_RIS_MNACK_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_MNACK_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_MNACK_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_MNACK_A { match self . bits { false => INT_EVENT0_RIS_MNACK_A :: INT_EVENT0_RIS_MNACK_CLR , true => INT_EVENT0_RIS_MNACK_A :: INT_EVENT0_RIS_MNACK_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_mnack_clr (& self) -> bool { * self == INT_EVENT0_RIS_MNACK_A :: INT_EVENT0_RIS_MNACK_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_mnack_set (& self) -> bool { * self == INT_EVENT0_RIS_MNACK_A :: INT_EVENT0_RIS_MNACK_SET } } # [doc = "Field `INT_EVENT0_RIS_MSTART` reader - START Detection Interrupt"] pub type INT_EVENT0_RIS_MSTART_R = crate :: BitReader < INT_EVENT0_RIS_MSTART_A > ; # [doc = "START Detection Interrupt\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_MSTART_A { # [doc = "0: CLR"] INT_EVENT0_RIS_MSTART_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_MSTART_SET = 1 , } impl From < INT_EVENT0_RIS_MSTART_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_MSTART_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_MSTART_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_MSTART_A { match self . bits { false => INT_EVENT0_RIS_MSTART_A :: INT_EVENT0_RIS_MSTART_CLR , true => INT_EVENT0_RIS_MSTART_A :: INT_EVENT0_RIS_MSTART_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_mstart_clr (& self) -> bool { * self == INT_EVENT0_RIS_MSTART_A :: INT_EVENT0_RIS_MSTART_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_mstart_set (& self) -> bool { * self == INT_EVENT0_RIS_MSTART_A :: INT_EVENT0_RIS_MSTART_SET } } # [doc = "Field `INT_EVENT0_RIS_MSTOP` reader - STOP Detection Interrupt"] pub type INT_EVENT0_RIS_MSTOP_R = crate :: BitReader < INT_EVENT0_RIS_MSTOP_A > ; # [doc = "STOP Detection Interrupt\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_MSTOP_A { # [doc = "0: CLR"] INT_EVENT0_RIS_MSTOP_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_MSTOP_SET = 1 , } impl From < INT_EVENT0_RIS_MSTOP_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_MSTOP_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_MSTOP_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_MSTOP_A { match self . bits { false => INT_EVENT0_RIS_MSTOP_A :: INT_EVENT0_RIS_MSTOP_CLR , true => INT_EVENT0_RIS_MSTOP_A :: INT_EVENT0_RIS_MSTOP_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_mstop_clr (& self) -> bool { * self == INT_EVENT0_RIS_MSTOP_A :: INT_EVENT0_RIS_MSTOP_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_mstop_set (& self) -> bool { * self == INT_EVENT0_RIS_MSTOP_A :: INT_EVENT0_RIS_MSTOP_SET } } # [doc = "Field `INT_EVENT0_RIS_MARBLOST` reader - Arbitration Lost Interrupt"] pub type INT_EVENT0_RIS_MARBLOST_R = crate :: BitReader < INT_EVENT0_RIS_MARBLOST_A > ; # [doc = "Arbitration Lost Interrupt\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_MARBLOST_A { # [doc = "0: CLR"] INT_EVENT0_RIS_MARBLOST_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_MARBLOST_SET = 1 , } impl From < INT_EVENT0_RIS_MARBLOST_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_MARBLOST_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_MARBLOST_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_MARBLOST_A { match self . bits { false => INT_EVENT0_RIS_MARBLOST_A :: INT_EVENT0_RIS_MARBLOST_CLR , true => INT_EVENT0_RIS_MARBLOST_A :: INT_EVENT0_RIS_MARBLOST_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_marblost_clr (& self) -> bool { * self == INT_EVENT0_RIS_MARBLOST_A :: INT_EVENT0_RIS_MARBLOST_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_marblost_set (& self) -> bool { * self == INT_EVENT0_RIS_MARBLOST_A :: INT_EVENT0_RIS_MARBLOST_SET } } # [doc = "Field `INT_EVENT0_RIS_MDMA_DONE1_2` reader - DMA Done 1 on Event Channel 2"] pub type INT_EVENT0_RIS_MDMA_DONE1_2_R = crate :: BitReader < INT_EVENT0_RIS_MDMA_DONE1_2_A > ; # [doc = "DMA Done 1 on Event Channel 2\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_MDMA_DONE1_2_A { # [doc = "0: CLR"] INT_EVENT0_RIS_MDMA_DONE1_2_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_MDMA_DONE1_2_SET = 1 , } impl From < INT_EVENT0_RIS_MDMA_DONE1_2_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_MDMA_DONE1_2_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_MDMA_DONE1_2_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_MDMA_DONE1_2_A { match self . bits { false => INT_EVENT0_RIS_MDMA_DONE1_2_A :: INT_EVENT0_RIS_MDMA_DONE1_2_CLR , true => INT_EVENT0_RIS_MDMA_DONE1_2_A :: INT_EVENT0_RIS_MDMA_DONE1_2_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_mdma_done1_2_clr (& self) -> bool { * self == INT_EVENT0_RIS_MDMA_DONE1_2_A :: INT_EVENT0_RIS_MDMA_DONE1_2_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_mdma_done1_2_set (& self) -> bool { * self == INT_EVENT0_RIS_MDMA_DONE1_2_A :: INT_EVENT0_RIS_MDMA_DONE1_2_SET } } # [doc = "Field `INT_EVENT0_RIS_MDMA_DONE1_3` reader - DMA Done 1 on Event Channel 3"] pub type INT_EVENT0_RIS_MDMA_DONE1_3_R = crate :: BitReader < INT_EVENT0_RIS_MDMA_DONE1_3_A > ; # [doc = "DMA Done 1 on Event Channel 3\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_MDMA_DONE1_3_A { # [doc = "0: CLR"] INT_EVENT0_RIS_MDMA_DONE1_3_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_MDMA_DONE1_3_SET = 1 , } impl From < INT_EVENT0_RIS_MDMA_DONE1_3_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_MDMA_DONE1_3_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_MDMA_DONE1_3_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_MDMA_DONE1_3_A { match self . bits { false => INT_EVENT0_RIS_MDMA_DONE1_3_A :: INT_EVENT0_RIS_MDMA_DONE1_3_CLR , true => INT_EVENT0_RIS_MDMA_DONE1_3_A :: INT_EVENT0_RIS_MDMA_DONE1_3_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_mdma_done1_3_clr (& self) -> bool { * self == INT_EVENT0_RIS_MDMA_DONE1_3_A :: INT_EVENT0_RIS_MDMA_DONE1_3_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_mdma_done1_3_set (& self) -> bool { * self == INT_EVENT0_RIS_MDMA_DONE1_3_A :: INT_EVENT0_RIS_MDMA_DONE1_3_SET } } # [doc = "Field `INT_EVENT0_RIS_MPEC_RX_ERR` reader - Master RX Pec Error Interrupt"] pub type INT_EVENT0_RIS_MPEC_RX_ERR_R = crate :: BitReader < INT_EVENT0_RIS_MPEC_RX_ERR_A > ; # [doc = "Master RX Pec Error Interrupt\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_MPEC_RX_ERR_A { # [doc = "0: CLR"] INT_EVENT0_RIS_MPEC_RX_ERR_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_MPEC_RX_ERR_SET = 1 , } impl From < INT_EVENT0_RIS_MPEC_RX_ERR_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_MPEC_RX_ERR_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_MPEC_RX_ERR_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_MPEC_RX_ERR_A { match self . bits { false => INT_EVENT0_RIS_MPEC_RX_ERR_A :: INT_EVENT0_RIS_MPEC_RX_ERR_CLR , true => INT_EVENT0_RIS_MPEC_RX_ERR_A :: INT_EVENT0_RIS_MPEC_RX_ERR_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_mpec_rx_err_clr (& self) -> bool { * self == INT_EVENT0_RIS_MPEC_RX_ERR_A :: INT_EVENT0_RIS_MPEC_RX_ERR_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_mpec_rx_err_set (& self) -> bool { * self == INT_EVENT0_RIS_MPEC_RX_ERR_A :: INT_EVENT0_RIS_MPEC_RX_ERR_SET } } # [doc = "Field `INT_EVENT0_RIS_TIMEOUTA` reader - Timeout A Interrupt"] pub type INT_EVENT0_RIS_TIMEOUTA_R = crate :: BitReader < INT_EVENT0_RIS_TIMEOUTA_A > ; # [doc = "Timeout A Interrupt\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_TIMEOUTA_A { # [doc = "0: CLR"] INT_EVENT0_RIS_TIMEOUTA_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_TIMEOUTA_SET = 1 , } impl From < INT_EVENT0_RIS_TIMEOUTA_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_TIMEOUTA_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_TIMEOUTA_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_TIMEOUTA_A { match self . bits { false => INT_EVENT0_RIS_TIMEOUTA_A :: INT_EVENT0_RIS_TIMEOUTA_CLR , true => INT_EVENT0_RIS_TIMEOUTA_A :: INT_EVENT0_RIS_TIMEOUTA_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_timeouta_clr (& self) -> bool { * self == INT_EVENT0_RIS_TIMEOUTA_A :: INT_EVENT0_RIS_TIMEOUTA_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_timeouta_set (& self) -> bool { * self == INT_EVENT0_RIS_TIMEOUTA_A :: INT_EVENT0_RIS_TIMEOUTA_SET } } # [doc = "Field `INT_EVENT0_RIS_TIMEOUTB` reader - Timeout B Interrupt"] pub type INT_EVENT0_RIS_TIMEOUTB_R = crate :: BitReader < INT_EVENT0_RIS_TIMEOUTB_A > ; # [doc = "Timeout B Interrupt\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_TIMEOUTB_A { # [doc = "0: CLR"] INT_EVENT0_RIS_TIMEOUTB_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_TIMEOUTB_SET = 1 , } impl From < INT_EVENT0_RIS_TIMEOUTB_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_TIMEOUTB_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_TIMEOUTB_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_TIMEOUTB_A { match self . bits { false => INT_EVENT0_RIS_TIMEOUTB_A :: INT_EVENT0_RIS_TIMEOUTB_CLR , true => INT_EVENT0_RIS_TIMEOUTB_A :: INT_EVENT0_RIS_TIMEOUTB_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_timeoutb_clr (& self) -> bool { * self == INT_EVENT0_RIS_TIMEOUTB_A :: INT_EVENT0_RIS_TIMEOUTB_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_timeoutb_set (& self) -> bool { * self == INT_EVENT0_RIS_TIMEOUTB_A :: INT_EVENT0_RIS_TIMEOUTB_SET } } # [doc = "Field `INT_EVENT0_RIS_SRXDONE` reader - Slave Receive Data Interrupt Signals that a byte has been received"] pub type INT_EVENT0_RIS_SRXDONE_R = crate :: BitReader < INT_EVENT0_RIS_SRXDONE_A > ; # [doc = "Slave Receive Data Interrupt Signals that a byte has been received\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_SRXDONE_A { # [doc = "0: CLR"] INT_EVENT0_RIS_SRXDONE_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_SRXDONE_SET = 1 , } impl From < INT_EVENT0_RIS_SRXDONE_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_SRXDONE_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_SRXDONE_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_SRXDONE_A { match self . bits { false => INT_EVENT0_RIS_SRXDONE_A :: INT_EVENT0_RIS_SRXDONE_CLR , true => INT_EVENT0_RIS_SRXDONE_A :: INT_EVENT0_RIS_SRXDONE_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_srxdone_clr (& self) -> bool { * self == INT_EVENT0_RIS_SRXDONE_A :: INT_EVENT0_RIS_SRXDONE_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_srxdone_set (& self) -> bool { * self == INT_EVENT0_RIS_SRXDONE_A :: INT_EVENT0_RIS_SRXDONE_SET } } # [doc = "Field `INT_EVENT0_RIS_STXDONE` reader - Slave Transmit Transaction completed Interrupt"] pub type INT_EVENT0_RIS_STXDONE_R = crate :: BitReader < INT_EVENT0_RIS_STXDONE_A > ; # [doc = "Slave Transmit Transaction completed Interrupt\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_STXDONE_A { # [doc = "0: CLR"] INT_EVENT0_RIS_STXDONE_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_STXDONE_SET = 1 , } impl From < INT_EVENT0_RIS_STXDONE_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_STXDONE_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_STXDONE_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_STXDONE_A { match self . bits { false => INT_EVENT0_RIS_STXDONE_A :: INT_EVENT0_RIS_STXDONE_CLR , true => INT_EVENT0_RIS_STXDONE_A :: INT_EVENT0_RIS_STXDONE_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_stxdone_clr (& self) -> bool { * self == INT_EVENT0_RIS_STXDONE_A :: INT_EVENT0_RIS_STXDONE_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_stxdone_set (& self) -> bool { * self == INT_EVENT0_RIS_STXDONE_A :: INT_EVENT0_RIS_STXDONE_SET } } # [doc = "Field `INT_EVENT0_RIS_SRXFIFOTRG` reader - Slave Receive FIFO Trigger"] pub type INT_EVENT0_RIS_SRXFIFOTRG_R = crate :: BitReader < INT_EVENT0_RIS_SRXFIFOTRG_A > ; # [doc = "Slave Receive FIFO Trigger\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_SRXFIFOTRG_A { # [doc = "0: CLR"] INT_EVENT0_RIS_SRXFIFOTRG_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_SRXFIFOTRG_SET = 1 , } impl From < INT_EVENT0_RIS_SRXFIFOTRG_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_SRXFIFOTRG_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_SRXFIFOTRG_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_SRXFIFOTRG_A { match self . bits { false => INT_EVENT0_RIS_SRXFIFOTRG_A :: INT_EVENT0_RIS_SRXFIFOTRG_CLR , true => INT_EVENT0_RIS_SRXFIFOTRG_A :: INT_EVENT0_RIS_SRXFIFOTRG_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_srxfifotrg_clr (& self) -> bool { * self == INT_EVENT0_RIS_SRXFIFOTRG_A :: INT_EVENT0_RIS_SRXFIFOTRG_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_srxfifotrg_set (& self) -> bool { * self == INT_EVENT0_RIS_SRXFIFOTRG_A :: INT_EVENT0_RIS_SRXFIFOTRG_SET } } # [doc = "Field `INT_EVENT0_RIS_STXFIFOTRG` reader - Slave Transmit FIFO Trigger"] pub type INT_EVENT0_RIS_STXFIFOTRG_R = crate :: BitReader < INT_EVENT0_RIS_STXFIFOTRG_A > ; # [doc = "Slave Transmit FIFO Trigger\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_STXFIFOTRG_A { # [doc = "0: CLR"] INT_EVENT0_RIS_STXFIFOTRG_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_STXFIFOTRG_SET = 1 , } impl From < INT_EVENT0_RIS_STXFIFOTRG_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_STXFIFOTRG_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_STXFIFOTRG_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_STXFIFOTRG_A { match self . bits { false => INT_EVENT0_RIS_STXFIFOTRG_A :: INT_EVENT0_RIS_STXFIFOTRG_CLR , true => INT_EVENT0_RIS_STXFIFOTRG_A :: INT_EVENT0_RIS_STXFIFOTRG_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_stxfifotrg_clr (& self) -> bool { * self == INT_EVENT0_RIS_STXFIFOTRG_A :: INT_EVENT0_RIS_STXFIFOTRG_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_stxfifotrg_set (& self) -> bool { * self == INT_EVENT0_RIS_STXFIFOTRG_A :: INT_EVENT0_RIS_STXFIFOTRG_SET } } # [doc = "Field `INT_EVENT0_RIS_SRXFIFOFULL` reader - RXFIFO full event. This interrupt is set if an RX FIFO is full."] pub type INT_EVENT0_RIS_SRXFIFOFULL_R = crate :: BitReader < INT_EVENT0_RIS_SRXFIFOFULL_A > ; # [doc = "RXFIFO full event. This interrupt is set if an RX FIFO is full.\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_SRXFIFOFULL_A { # [doc = "0: CLR"] INT_EVENT0_RIS_SRXFIFOFULL_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_SRXFIFOFULL_SET = 1 , } impl From < INT_EVENT0_RIS_SRXFIFOFULL_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_SRXFIFOFULL_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_SRXFIFOFULL_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_SRXFIFOFULL_A { match self . bits { false => INT_EVENT0_RIS_SRXFIFOFULL_A :: INT_EVENT0_RIS_SRXFIFOFULL_CLR , true => INT_EVENT0_RIS_SRXFIFOFULL_A :: INT_EVENT0_RIS_SRXFIFOFULL_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_srxfifofull_clr (& self) -> bool { * self == INT_EVENT0_RIS_SRXFIFOFULL_A :: INT_EVENT0_RIS_SRXFIFOFULL_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_srxfifofull_set (& self) -> bool { * self == INT_EVENT0_RIS_SRXFIFOFULL_A :: INT_EVENT0_RIS_SRXFIFOFULL_SET } } # [doc = "Field `INT_EVENT0_RIS_STXEMPTY` reader - Transmit FIFO Empty interrupt mask. This interrupt is set if all data in the Transmit FIFO have been shifted out and the transmit goes into idle mode."] pub type INT_EVENT0_RIS_STXEMPTY_R = crate :: BitReader < INT_EVENT0_RIS_STXEMPTY_A > ; # [doc = "Transmit FIFO Empty interrupt mask. This interrupt is set if all data in the Transmit FIFO have been shifted out and the transmit goes into idle mode.\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_STXEMPTY_A { # [doc = "0: CLR"] INT_EVENT0_RIS_STXEMPTY_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_STXEMPTY_SET = 1 , } impl From < INT_EVENT0_RIS_STXEMPTY_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_STXEMPTY_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_STXEMPTY_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_STXEMPTY_A { match self . bits { false => INT_EVENT0_RIS_STXEMPTY_A :: INT_EVENT0_RIS_STXEMPTY_CLR , true => INT_EVENT0_RIS_STXEMPTY_A :: INT_EVENT0_RIS_STXEMPTY_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_stxempty_clr (& self) -> bool { * self == INT_EVENT0_RIS_STXEMPTY_A :: INT_EVENT0_RIS_STXEMPTY_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_stxempty_set (& self) -> bool { * self == INT_EVENT0_RIS_STXEMPTY_A :: INT_EVENT0_RIS_STXEMPTY_SET } } # [doc = "Field `INT_EVENT0_RIS_SSTART` reader - Start Condition Interrupt"] pub type INT_EVENT0_RIS_SSTART_R = crate :: BitReader < INT_EVENT0_RIS_SSTART_A > ; # [doc = "Start Condition Interrupt\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_SSTART_A { # [doc = "0: CLR"] INT_EVENT0_RIS_SSTART_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_SSTART_SET = 1 , } impl From < INT_EVENT0_RIS_SSTART_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_SSTART_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_SSTART_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_SSTART_A { match self . bits { false => INT_EVENT0_RIS_SSTART_A :: INT_EVENT0_RIS_SSTART_CLR , true => INT_EVENT0_RIS_SSTART_A :: INT_EVENT0_RIS_SSTART_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_sstart_clr (& self) -> bool { * self == INT_EVENT0_RIS_SSTART_A :: INT_EVENT0_RIS_SSTART_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_sstart_set (& self) -> bool { * self == INT_EVENT0_RIS_SSTART_A :: INT_EVENT0_RIS_SSTART_SET } } # [doc = "Field `INT_EVENT0_RIS_SSTOP` reader - Stop Condition Interrupt"] pub type INT_EVENT0_RIS_SSTOP_R = crate :: BitReader < INT_EVENT0_RIS_SSTOP_A > ; # [doc = "Stop Condition Interrupt\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_SSTOP_A { # [doc = "0: CLR"] INT_EVENT0_RIS_SSTOP_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_SSTOP_SET = 1 , } impl From < INT_EVENT0_RIS_SSTOP_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_SSTOP_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_SSTOP_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_SSTOP_A { match self . bits { false => INT_EVENT0_RIS_SSTOP_A :: INT_EVENT0_RIS_SSTOP_CLR , true => INT_EVENT0_RIS_SSTOP_A :: INT_EVENT0_RIS_SSTOP_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_sstop_clr (& self) -> bool { * self == INT_EVENT0_RIS_SSTOP_A :: INT_EVENT0_RIS_SSTOP_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_sstop_set (& self) -> bool { * self == INT_EVENT0_RIS_SSTOP_A :: INT_EVENT0_RIS_SSTOP_SET } } # [doc = "Field `INT_EVENT0_RIS_SGENCALL` reader - General Call Interrupt"] pub type INT_EVENT0_RIS_SGENCALL_R = crate :: BitReader < INT_EVENT0_RIS_SGENCALL_A > ; # [doc = "General Call Interrupt\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_SGENCALL_A { # [doc = "0: CLR"] INT_EVENT0_RIS_SGENCALL_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_SGENCALL_SET = 1 , } impl From < INT_EVENT0_RIS_SGENCALL_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_SGENCALL_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_SGENCALL_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_SGENCALL_A { match self . bits { false => INT_EVENT0_RIS_SGENCALL_A :: INT_EVENT0_RIS_SGENCALL_CLR , true => INT_EVENT0_RIS_SGENCALL_A :: INT_EVENT0_RIS_SGENCALL_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_sgencall_clr (& self) -> bool { * self == INT_EVENT0_RIS_SGENCALL_A :: INT_EVENT0_RIS_SGENCALL_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_sgencall_set (& self) -> bool { * self == INT_EVENT0_RIS_SGENCALL_A :: INT_EVENT0_RIS_SGENCALL_SET } } # [doc = "Field `INT_EVENT0_RIS_SDMA_DONE1_2` reader - DMA Done 1 on Event Channel 2"] pub type INT_EVENT0_RIS_SDMA_DONE1_2_R = crate :: BitReader < INT_EVENT0_RIS_SDMA_DONE1_2_A > ; # [doc = "DMA Done 1 on Event Channel 2\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_SDMA_DONE1_2_A { # [doc = "0: CLR"] INT_EVENT0_RIS_SDMA_DONE1_2_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_SDMA_DONE1_2_SET = 1 , } impl From < INT_EVENT0_RIS_SDMA_DONE1_2_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_SDMA_DONE1_2_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_SDMA_DONE1_2_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_SDMA_DONE1_2_A { match self . bits { false => INT_EVENT0_RIS_SDMA_DONE1_2_A :: INT_EVENT0_RIS_SDMA_DONE1_2_CLR , true => INT_EVENT0_RIS_SDMA_DONE1_2_A :: INT_EVENT0_RIS_SDMA_DONE1_2_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_sdma_done1_2_clr (& self) -> bool { * self == INT_EVENT0_RIS_SDMA_DONE1_2_A :: INT_EVENT0_RIS_SDMA_DONE1_2_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_sdma_done1_2_set (& self) -> bool { * self == INT_EVENT0_RIS_SDMA_DONE1_2_A :: INT_EVENT0_RIS_SDMA_DONE1_2_SET } } # [doc = "Field `INT_EVENT0_RIS_SDMA_DONE1_3` reader - DMA Done 1 on Event Channel 3"] pub type INT_EVENT0_RIS_SDMA_DONE1_3_R = crate :: BitReader < INT_EVENT0_RIS_SDMA_DONE1_3_A > ; # [doc = "DMA Done 1 on Event Channel 3\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_SDMA_DONE1_3_A { # [doc = "0: CLR"] INT_EVENT0_RIS_SDMA_DONE1_3_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_SDMA_DONE1_3_SET = 1 , } impl From < INT_EVENT0_RIS_SDMA_DONE1_3_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_SDMA_DONE1_3_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_SDMA_DONE1_3_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_SDMA_DONE1_3_A { match self . bits { false => INT_EVENT0_RIS_SDMA_DONE1_3_A :: INT_EVENT0_RIS_SDMA_DONE1_3_CLR , true => INT_EVENT0_RIS_SDMA_DONE1_3_A :: INT_EVENT0_RIS_SDMA_DONE1_3_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_sdma_done1_3_clr (& self) -> bool { * self == INT_EVENT0_RIS_SDMA_DONE1_3_A :: INT_EVENT0_RIS_SDMA_DONE1_3_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_sdma_done1_3_set (& self) -> bool { * self == INT_EVENT0_RIS_SDMA_DONE1_3_A :: INT_EVENT0_RIS_SDMA_DONE1_3_SET } } # [doc = "Field `INT_EVENT0_RIS_SPEC_RX_ERR` reader - Slave RX Pec Error Interrupt"] pub type INT_EVENT0_RIS_SPEC_RX_ERR_R = crate :: BitReader < INT_EVENT0_RIS_SPEC_RX_ERR_A > ; # [doc = "Slave RX Pec Error Interrupt\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_SPEC_RX_ERR_A { # [doc = "0: CLR"] INT_EVENT0_RIS_SPEC_RX_ERR_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_SPEC_RX_ERR_SET = 1 , } impl From < INT_EVENT0_RIS_SPEC_RX_ERR_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_SPEC_RX_ERR_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_SPEC_RX_ERR_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_SPEC_RX_ERR_A { match self . bits { false => INT_EVENT0_RIS_SPEC_RX_ERR_A :: INT_EVENT0_RIS_SPEC_RX_ERR_CLR , true => INT_EVENT0_RIS_SPEC_RX_ERR_A :: INT_EVENT0_RIS_SPEC_RX_ERR_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_spec_rx_err_clr (& self) -> bool { * self == INT_EVENT0_RIS_SPEC_RX_ERR_A :: INT_EVENT0_RIS_SPEC_RX_ERR_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_spec_rx_err_set (& self) -> bool { * self == INT_EVENT0_RIS_SPEC_RX_ERR_A :: INT_EVENT0_RIS_SPEC_RX_ERR_SET } } # [doc = "Field `INT_EVENT0_RIS_STX_UNFL` reader - Slave TX FIFO underflow"] pub type INT_EVENT0_RIS_STX_UNFL_R = crate :: BitReader < INT_EVENT0_RIS_STX_UNFL_A > ; # [doc = "Slave TX FIFO underflow\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_STX_UNFL_A { # [doc = "0: CLR"] INT_EVENT0_RIS_STX_UNFL_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_STX_UNFL_SET = 1 , } impl From < INT_EVENT0_RIS_STX_UNFL_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_STX_UNFL_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_STX_UNFL_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_STX_UNFL_A { match self . bits { false => INT_EVENT0_RIS_STX_UNFL_A :: INT_EVENT0_RIS_STX_UNFL_CLR , true => INT_EVENT0_RIS_STX_UNFL_A :: INT_EVENT0_RIS_STX_UNFL_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_stx_unfl_clr (& self) -> bool { * self == INT_EVENT0_RIS_STX_UNFL_A :: INT_EVENT0_RIS_STX_UNFL_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_stx_unfl_set (& self) -> bool { * self == INT_EVENT0_RIS_STX_UNFL_A :: INT_EVENT0_RIS_STX_UNFL_SET } } # [doc = "Field `INT_EVENT0_RIS_SRX_OVFL` reader - Slave RX FIFO overflow"] pub type INT_EVENT0_RIS_SRX_OVFL_R = crate :: BitReader < INT_EVENT0_RIS_SRX_OVFL_A > ; # [doc = "Slave RX FIFO overflow\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_SRX_OVFL_A { # [doc = "0: CLR"] INT_EVENT0_RIS_SRX_OVFL_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_SRX_OVFL_SET = 1 , } impl From < INT_EVENT0_RIS_SRX_OVFL_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_SRX_OVFL_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_SRX_OVFL_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_SRX_OVFL_A { match self . bits { false => INT_EVENT0_RIS_SRX_OVFL_A :: INT_EVENT0_RIS_SRX_OVFL_CLR , true => INT_EVENT0_RIS_SRX_OVFL_A :: INT_EVENT0_RIS_SRX_OVFL_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_srx_ovfl_clr (& self) -> bool { * self == INT_EVENT0_RIS_SRX_OVFL_A :: INT_EVENT0_RIS_SRX_OVFL_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_srx_ovfl_set (& self) -> bool { * self == INT_EVENT0_RIS_SRX_OVFL_A :: INT_EVENT0_RIS_SRX_OVFL_SET } } # [doc = "Field `INT_EVENT0_RIS_SARBLOST` reader - Slave Arbitration Lost"] pub type INT_EVENT0_RIS_SARBLOST_R = crate :: BitReader < INT_EVENT0_RIS_SARBLOST_A > ; # [doc = "Slave Arbitration Lost\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_SARBLOST_A { # [doc = "0: CLR"] INT_EVENT0_RIS_SARBLOST_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_SARBLOST_SET = 1 , } impl From < INT_EVENT0_RIS_SARBLOST_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_SARBLOST_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_SARBLOST_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_SARBLOST_A { match self . bits { false => INT_EVENT0_RIS_SARBLOST_A :: INT_EVENT0_RIS_SARBLOST_CLR , true => INT_EVENT0_RIS_SARBLOST_A :: INT_EVENT0_RIS_SARBLOST_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_sarblost_clr (& self) -> bool { * self == INT_EVENT0_RIS_SARBLOST_A :: INT_EVENT0_RIS_SARBLOST_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_sarblost_set (& self) -> bool { * self == INT_EVENT0_RIS_SARBLOST_A :: INT_EVENT0_RIS_SARBLOST_SET } } # [doc = "Field `INT_EVENT0_RIS_INTR_OVFL` reader - Interrupt overflow interrupt It is set when SSTART or SSTOP interrupts overflow i.e. occur twice without being serviced"] pub type INT_EVENT0_RIS_INTR_OVFL_R = crate :: BitReader < INT_EVENT0_RIS_INTR_OVFL_A > ; # [doc = "Interrupt overflow interrupt It is set when SSTART or SSTOP interrupts overflow i.e. occur twice without being serviced\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT0_RIS_INTR_OVFL_A { # [doc = "0: CLR"] INT_EVENT0_RIS_INTR_OVFL_CLR = 0 , # [doc = "1: SET"] INT_EVENT0_RIS_INTR_OVFL_SET = 1 , } impl From < INT_EVENT0_RIS_INTR_OVFL_A > for bool { # [inline (always)] fn from (variant : INT_EVENT0_RIS_INTR_OVFL_A) -> Self { variant as u8 != 0 } } impl INT_EVENT0_RIS_INTR_OVFL_R { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> INT_EVENT0_RIS_INTR_OVFL_A { match self . bits { false => INT_EVENT0_RIS_INTR_OVFL_A :: INT_EVENT0_RIS_INTR_OVFL_CLR , true => INT_EVENT0_RIS_INTR_OVFL_A :: INT_EVENT0_RIS_INTR_OVFL_SET , } } # [doc = "CLR"] # [inline (always)] pub fn is_int_event0_ris_intr_ovfl_clr (& self) -> bool { * self == INT_EVENT0_RIS_INTR_OVFL_A :: INT_EVENT0_RIS_INTR_OVFL_CLR } # [doc = "SET"] # [inline (always)] pub fn is_int_event0_ris_intr_ovfl_set (& self) -> bool { * self == INT_EVENT0_RIS_INTR_OVFL_A :: INT_EVENT0_RIS_INTR_OVFL_SET } } impl R { # [doc = "Bit 0 - Master Receive Transaction completed Interrupt"] # [inline (always)] pub fn int_event0_ris_mrxdone (& self) -> INT_EVENT0_RIS_MRXDONE_R { INT_EVENT0_RIS_MRXDONE_R :: new ((self . bits & 1) != 0) } # [doc = "Bit 1 - Master Transmit Transaction completed Interrupt"] # [inline (always)] pub fn int_event0_ris_mtxdone (& self) -> INT_EVENT0_RIS_MTXDONE_R { INT_EVENT0_RIS_MTXDONE_R :: new (((self . bits >> 1) & 1) != 0) } # [doc = "Bit 2 - Master Receive FIFO Trigger Trigger when RX FIFO contains &amp;gt;= defined bytes"] # [inline (always)] pub fn int_event0_ris_mrxfifotrg (& self) -> INT_EVENT0_RIS_MRXFIFOTRG_R { INT_EVENT0_RIS_MRXFIFOTRG_R :: new (((self . bits >> 2) & 1) != 0) } # [doc = "Bit 3 - Master Transmit FIFO Trigger Trigger when Transmit FIFO contains &amp;lt;= defined bytes"] # [inline (always)] pub fn int_event0_ris_mtxfifotrg (& self) -> INT_EVENT0_RIS_MTXFIFOTRG_R { INT_EVENT0_RIS_MTXFIFOTRG_R :: new (((self . bits >> 3) & 1) != 0) } # [doc = "Bit 4 - RXFIFO full event. This interrupt is set if an RX FIFO is full."] # [inline (always)] pub fn int_event0_ris_mrxfifofull (& self) -> INT_EVENT0_RIS_MRXFIFOFULL_R { INT_EVENT0_RIS_MRXFIFOFULL_R :: new (((self . bits >> 4) & 1) != 0) } # [doc = "Bit 5 - Transmit FIFO Empty interrupt mask. This interrupt is set if all data in the Transmit FIFO have been shifted out and the transmit goes into idle mode."] # [inline (always)] pub fn int_event0_ris_mtxempty (& self) -> INT_EVENT0_RIS_MTXEMPTY_R { INT_EVENT0_RIS_MTXEMPTY_R :: new (((self . bits >> 5) & 1) != 0) } # [doc = "Bit 7 - Address/Data NACK Interrupt"] # [inline (always)] pub fn int_event0_ris_mnack (& self) -> INT_EVENT0_RIS_MNACK_R { INT_EVENT0_RIS_MNACK_R :: new (((self . bits >> 7) & 1) != 0) } # [doc = "Bit 8 - START Detection Interrupt"] # [inline (always)] pub fn int_event0_ris_mstart (& self) -> INT_EVENT0_RIS_MSTART_R { INT_EVENT0_RIS_MSTART_R :: new (((self . bits >> 8) & 1) != 0) } # [doc = "Bit 9 - STOP Detection Interrupt"] # [inline (always)] pub fn int_event0_ris_mstop (& self) -> INT_EVENT0_RIS_MSTOP_R { INT_EVENT0_RIS_MSTOP_R :: new (((self . bits >> 9) & 1) != 0) } # [doc = "Bit 10 - Arbitration Lost Interrupt"] # [inline (always)] pub fn int_event0_ris_marblost (& self) -> INT_EVENT0_RIS_MARBLOST_R { INT_EVENT0_RIS_MARBLOST_R :: new (((self . bits >> 10) & 1) != 0) } # [doc = "Bit 11 - DMA Done 1 on Event Channel 2"] # [inline (always)] pub fn int_event0_ris_mdma_done1_2 (& self) -> INT_EVENT0_RIS_MDMA_DONE1_2_R { INT_EVENT0_RIS_MDMA_DONE1_2_R :: new (((self . bits >> 11) & 1) != 0) } # [doc = "Bit 12 - DMA Done 1 on Event Channel 3"] # [inline (always)] pub fn int_event0_ris_mdma_done1_3 (& self) -> INT_EVENT0_RIS_MDMA_DONE1_3_R { INT_EVENT0_RIS_MDMA_DONE1_3_R :: new (((self . bits >> 12) & 1) != 0) } # [doc = "Bit 13 - Master RX Pec Error Interrupt"] # [inline (always)] pub fn int_event0_ris_mpec_rx_err (& self) -> INT_EVENT0_RIS_MPEC_RX_ERR_R { INT_EVENT0_RIS_MPEC_RX_ERR_R :: new (((self . bits >> 13) & 1) != 0) } # [doc = "Bit 14 - Timeout A Interrupt"] # [inline (always)] pub fn int_event0_ris_timeouta (& self) -> INT_EVENT0_RIS_TIMEOUTA_R { INT_EVENT0_RIS_TIMEOUTA_R :: new (((self . bits >> 14) & 1) != 0) } # [doc = "Bit 15 - Timeout B Interrupt"] # [inline (always)] pub fn int_event0_ris_timeoutb (& self) -> INT_EVENT0_RIS_TIMEOUTB_R { INT_EVENT0_RIS_TIMEOUTB_R :: new (((self . bits >> 15) & 1) != 0) } # [doc = "Bit 16 - Slave Receive Data Interrupt Signals that a byte has been received"] # [inline (always)] pub fn int_event0_ris_srxdone (& self) -> INT_EVENT0_RIS_SRXDONE_R { INT_EVENT0_RIS_SRXDONE_R :: new (((self . bits >> 16) & 1) != 0) } # [doc = "Bit 17 - Slave Transmit Transaction completed Interrupt"] # [inline (always)] pub fn int_event0_ris_stxdone (& self) -> INT_EVENT0_RIS_STXDONE_R { INT_EVENT0_RIS_STXDONE_R :: new (((self . bits >> 17) & 1) != 0) } # [doc = "Bit 18 - Slave Receive FIFO Trigger"] # [inline (always)] pub fn int_event0_ris_srxfifotrg (& self) -> INT_EVENT0_RIS_SRXFIFOTRG_R { INT_EVENT0_RIS_SRXFIFOTRG_R :: new (((self . bits >> 18) & 1) != 0) } # [doc = "Bit 19 - Slave Transmit FIFO Trigger"] # [inline (always)] pub fn int_event0_ris_stxfifotrg (& self) -> INT_EVENT0_RIS_STXFIFOTRG_R { INT_EVENT0_RIS_STXFIFOTRG_R :: new (((self . bits >> 19) & 1) != 0) } # [doc = "Bit 20 - RXFIFO full event. This interrupt is set if an RX FIFO is full."] # [inline (always)] pub fn int_event0_ris_srxfifofull (& self) -> INT_EVENT0_RIS_SRXFIFOFULL_R { INT_EVENT0_RIS_SRXFIFOFULL_R :: new (((self . bits >> 20) & 1) != 0) } # [doc = "Bit 21 - Transmit FIFO Empty interrupt mask. This interrupt is set if all data in the Transmit FIFO have been shifted out and the transmit goes into idle mode."] # [inline (always)] pub fn int_event0_ris_stxempty (& self) -> INT_EVENT0_RIS_STXEMPTY_R { INT_EVENT0_RIS_STXEMPTY_R :: new (((self . bits >> 21) & 1) != 0) } # [doc = "Bit 22 - Start Condition Interrupt"] # [inline (always)] pub fn int_event0_ris_sstart (& self) -> INT_EVENT0_RIS_SSTART_R { INT_EVENT0_RIS_SSTART_R :: new (((self . bits >> 22) & 1) != 0) } # [doc = "Bit 23 - Stop Condition Interrupt"] # [inline (always)] pub fn int_event0_ris_sstop (& self) -> INT_EVENT0_RIS_SSTOP_R { INT_EVENT0_RIS_SSTOP_R :: new (((self . bits >> 23) & 1) != 0) } # [doc = "Bit 24 - General Call Interrupt"] # [inline (always)] pub fn int_event0_ris_sgencall (& self) -> INT_EVENT0_RIS_SGENCALL_R { INT_EVENT0_RIS_SGENCALL_R :: new (((self . bits >> 24) & 1) != 0) } # [doc = "Bit 25 - DMA Done 1 on Event Channel 2"] # [inline (always)] pub fn int_event0_ris_sdma_done1_2 (& self) -> INT_EVENT0_RIS_SDMA_DONE1_2_R { INT_EVENT0_RIS_SDMA_DONE1_2_R :: new (((self . bits >> 25) & 1) != 0) } # [doc = "Bit 26 - DMA Done 1 on Event Channel 3"] # [inline (always)] pub fn int_event0_ris_sdma_done1_3 (& self) -> INT_EVENT0_RIS_SDMA_DONE1_3_R { INT_EVENT0_RIS_SDMA_DONE1_3_R :: new (((self . bits >> 26) & 1) != 0) } # [doc = "Bit 27 - Slave RX Pec Error Interrupt"] # [inline (always)] pub fn int_event0_ris_spec_rx_err (& self) -> INT_EVENT0_RIS_SPEC_RX_ERR_R { INT_EVENT0_RIS_SPEC_RX_ERR_R :: new (((self . bits >> 27) & 1) != 0) } # [doc = "Bit 28 - Slave TX FIFO underflow"] # [inline (always)] pub fn int_event0_ris_stx_unfl (& self) -> INT_EVENT0_RIS_STX_UNFL_R { INT_EVENT0_RIS_STX_UNFL_R :: new (((self . bits >> 28) & 1) != 0) } # [doc = "Bit 29 - Slave RX FIFO overflow"] # [inline (always)] pub fn int_event0_ris_srx_ovfl (& self) -> INT_EVENT0_RIS_SRX_OVFL_R { INT_EVENT0_RIS_SRX_OVFL_R :: new (((self . bits >> 29) & 1) != 0) } # [doc = "Bit 30 - Slave Arbitration Lost"] # [inline (always)] pub fn int_event0_ris_sarblost (& self) -> INT_EVENT0_RIS_SARBLOST_R { INT_EVENT0_RIS_SARBLOST_R :: new (((self . bits >> 30) & 1) != 0) } # [doc = "Bit 31 - Interrupt overflow interrupt It is set when SSTART or SSTOP interrupts overflow i.e. occur twice without being serviced"] # [inline (always)] pub fn int_event0_ris_intr_ovfl (& self) -> INT_EVENT0_RIS_INTR_OVFL_R { INT_EVENT0_RIS_INTR_OVFL_R :: new (((self . bits >> 31) & 1) != 0) } } # [doc = "Raw interrupt status\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`int_event0_ris::R`](R).  See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct INT_EVENT0_RIS_SPEC ; impl crate :: RegisterSpec for INT_EVENT0_RIS_SPEC { type Ux = u32 ; } # [doc = "`read()` method returns [`int_event0_ris::R`](R) reader structure"] impl crate :: Readable for INT_EVENT0_RIS_SPEC { } # [doc = "`reset()` method sets INT_EVENT0_RIS to value 0"] impl crate :: Resettable for INT_EVENT0_RIS_SPEC { const RESET_VALUE : Self :: Ux = 0 ; }