{'data_out': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['fifo', 'read_address']],
              'DLines': ['2092:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78db4d0>]},
 'fifo': {'CDeps': [[[], [], ['wr', 'fifo_full']]],
          'CLines': [[None, None, '2087:C']],
          'Clocked': True,
          'DDeps': [['data_in']],
          'DLines': ['2088:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78db290>]},
 'fifo_cnt': {'CDeps': [[[], [], ['rst'], ['reset_mode']],
                        [[],
                         [],
                         ['rst'],
                         ['reset_mode'],
                         ['wr', 'release_buffer', 'fifo_full'],
                         ['wr', 'release_buffer', 'fifo_empty']],
                        [[],
                         [],
                         ['rst'],
                         ['reset_mode'],
                         ['wr', 'release_buffer', 'fifo_full'],
                         ['wr', 'release_buffer', 'fifo_empty'],
                         ['wr',
                          'release_buffer',
                          'fifo_full',
                          'fifo_empty']],
                        [[],
                         [],
                         ['rst'],
                         ['reset_mode'],
                         ['wr', 'release_buffer', 'fifo_full']],
                        [[], [], ['rst']]],
              'CLines': [[None, None, '1737:C', '1739:C'],
                         [None,
                          None,
                          '1737:C',
                          '1739:C',
                          '1741:C',
                          '1743:C'],
                         [None,
                          None,
                          '1737:C',
                          '1739:C',
                          '1741:C',
                          '1743:C',
                          '1745:C'],
                         [None, None, '1737:C', '1739:C', '1741:C'],
                         [None, None, '1737:C']],
              'Clocked': True,
              'DDeps': [[],
                        ['fifo_cnt', 'length_info'],
                        ['fifo_cnt', 'length_info'],
                        ['fifo_cnt'],
                        []],
              'DLines': ['1740:D', '1744:D', '1746:D', '1742:D', '1738:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e75750>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e862d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e86910>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e75cd0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e75490>]},
 'fifo_empty': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['fifo_cnt']],
                'DLines': ['1750:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44d5e86990>]},
 'fifo_full': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['fifo_cnt']],
               'DLines': ['1749:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44d5e75d50>]},
 'info_cnt': {'CDeps': [[[], [], ['rst']],
                        [[], [], ['rst'], ['reset_mode']],
                        [[],
                         [],
                         ['rst'],
                         ['reset_mode'],
                         ['write_length_info', 'release_buffer'],
                         [],
                         ['release_buffer', 'info_empty'],
                         ['write_length_info', 'info_full']],
                        [[],
                         [],
                         ['rst'],
                         ['reset_mode'],
                         ['write_length_info', 'release_buffer'],
                         [],
                         ['release_buffer', 'info_empty']]],
              'CLines': [[None, None, '1756:C'],
                         [None, None, '1756:C', '1758:C'],
                         [None,
                          None,
                          '1756:C',
                          '1758:C',
                          '1760:C',
                          None,
                          '1762:C',
                          '1764:C'],
                         [None,
                          None,
                          '1756:C',
                          '1758:C',
                          '1760:C',
                          None,
                          '1762:C']],
              'Clocked': True,
              'DDeps': [[], [], ['info_cnt'], ['info_cnt']],
              'DLines': ['1757:D', '1759:D', '1765:D', '1763:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e86e10>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e81150>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e81cd0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e81850>]},
 'info_empty': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['info_cnt']],
                'DLines': ['1770:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44d5e81d90>]},
 'info_full': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['info_cnt']],
               'DLines': ['1769:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44d5e81d50>]},
 'initialize_memories': {'CDeps': [[[], [], ['rst'], ['wr_info_pointer']],
                                   [[], [], ['rst']]],
                         'CLines': [[None, None, '1785:C', '1787:C'],
                                    [None, None, '1785:C']],
                         'Clocked': True,
                         'DDeps': [[], []],
                         'DLines': ['1788:D', '1786:D'],
                         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78d8e10>,
                                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78d8a90>]},
 'latch_overrun': {'CDeps': [[[], [], ['rst']],
                             [[],
                              [],
                              ['rst'],
                              ['reset_mode', 'write_length_info'],
                              ['wr', 'fifo_full']],
                             [[],
                              [],
                              ['rst'],
                              ['reset_mode', 'write_length_info']]],
                   'CLines': [[None, None, '1725:C'],
                              [None, None, '1725:C', '1727:C', '1729:C'],
                              [None, None, '1725:C', '1727:C']],
                   'Clocked': True,
                   'DDeps': [[], [], []],
                   'DLines': ['1726:D', '1730:D', '1728:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e93a50>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e75210>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e93e10>]},
 'len_cnt': {'CDeps': [[[], [], ['rst']],
                       [[],
                        [],
                        ['rst'],
                        ['reset_mode', 'write_length_info']],
                       [[],
                        [],
                        ['rst'],
                        ['reset_mode', 'write_length_info'],
                        ['wr', 'fifo_full']]],
             'CLines': [[None, None, '1668:C'],
                        [None, None, '1668:C', '1670:C'],
                        [None, None, '1668:C', '1670:C', '1672:C']],
             'Clocked': True,
             'DDeps': [[], [], ['len_cnt']],
             'DLines': ['1669:D', '1671:D', '1673:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e68990>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e68d10>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e7a1d0>]},
 'length_fifo': {'CDeps': [[[],
                            [],
                            ['write_length_info',
                             'info_full',
                             'initialize_memories']]],
                 'CLines': [[None, None, '2098:C']],
                 'Clocked': True,
                 'DDeps': [['len_cnt', 'initialize_memories']],
                 'DLines': ['2099:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78dbd50>]},
 'length_info': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['length_fifo', 'rd_info_pointer']],
                 'DLines': ['2104:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78dbf50>]},
 'overrun': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['overrun_info', 'rd_info_pointer']],
             'DLines': ['2115:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78e0ad0>]},
 'overrun_info': {'CDeps': [[[],
                             [],
                             ['write_length_info',
                              'info_full',
                              'initialize_memories']]],
                  'CLines': [[None, None, '2109:C']],
                  'Clocked': True,
                  'DDeps': [['latch_overrun',
                             'wr',
                             'fifo_full',
                             'initialize_memories']],
                  'DLines': ['2110:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78e0910>]},
 'rd_info_pointer': {'CDeps': [[[],
                                [],
                                ['rst'],
                                ['release_buffer', 'info_full']],
                               [[], [], ['rst']]],
                     'CLines': [[None, None, '1693:C', '1695:C'],
                                [None, None, '1693:C']],
                     'Clocked': True,
                     'DDeps': [['rd_info_pointer'], []],
                     'DLines': ['1696:D', '1694:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e63550>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e63050>]},
 'rd_pointer': {'CDeps': [[[], [], ['rst']],
                          [[],
                           [],
                           ['rst'],
                           ['release_buffer', 'fifo_empty']]],
                'CLines': [[None, None, '1703:C'],
                           [None, None, '1703:C', '1705:C']],
                'Clocked': True,
                'DDeps': [[], ['rd_pointer', 'length_info']],
                'DLines': ['1704:D', '1706:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e63850>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e63d50>]},
 'read_address': {'CDeps': [[[], [], ['extended_mode']],
                            [[], [], ['extended_mode']]],
                  'CLines': [[None, None, '1776:C'], [None, None, '1776:C']],
                  'Clocked': False,
                  'DDeps': [['rd_pointer', 'addr'], ['rd_pointer', 'addr']],
                  'DLines': ['1779:D', '1777:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f78d86d0>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f78d8410>]},
 'wr_info_pointer': {'CDeps': [[[], [], ['rst']],
                               [[],
                                [],
                                ['rst'],
                                ['write_length_info',
                                 'info_full',
                                 'initialize_memories']],
                               [[],
                                [],
                                ['rst'],
                                ['write_length_info',
                                 'info_full',
                                 'initialize_memories'],
                                ['reset_mode']]],
                     'CLines': [[None, None, '1680:C'],
                                [None, None, '1680:C', '1682:C'],
                                [None, None, '1680:C', '1682:C', '1684:C']],
                     'Clocked': True,
                     'DDeps': [[], ['wr_info_pointer'], ['rd_info_pointer']],
                     'DLines': ['1681:D', '1683:D', '1685:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e7a450>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e7aa10>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e7ad50>]},
 'wr_pointer': {'CDeps': [[[], [], ['rst']],
                          [[], [], ['rst'], ['reset_mode']],
                          [[],
                           [],
                           ['rst'],
                           ['reset_mode'],
                           ['wr', 'fifo_full']]],
                'CLines': [[None, None, '1713:C'],
                           [None, None, '1713:C', '1715:C'],
                           [None, None, '1713:C', '1715:C', '1717:C']],
                'Clocked': True,
                'DDeps': [[], ['rd_pointer'], ['wr_pointer']],
                'DLines': ['1714:D', '1716:D', '1718:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e93090>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e93350>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e937d0>]},
 'wr_q': {'CDeps': [[[], [], ['rst'], ['reset_mode']],
                    [[], [], ['rst'], ['reset_mode']],
                    [[], [], ['rst']]],
          'CLines': [[None, None, '1656:C', '1658:C'],
                     [None, None, '1656:C', '1658:C'],
                     [None, None, '1656:C']],
          'Clocked': True,
          'DDeps': [['wr'], [], []],
          'DLines': ['1661:D', '1659:D', '1657:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e686d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e684d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44d5e681d0>]},
 'write_length_info': {'CDeps': [],
                       'CLines': [],
                       'Clocked': False,
                       'DDeps': [['wr', 'wr_q']],
                       'DLines': ['1651:D'],
                       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44d5e89d10>]}}
