ila_8_16384_1120.v,verilog,xil_defaultlib,../../../../ila_8_16384_1120/sim/ila_8_16384_1120.v,incdir="../../../../ila_8_16384_1120/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
