$date
	Sat Oct 22 22:12:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#481954
b100 &
b100 %
1$
b100 !
1"
#481955
0"
#481958
b10 &
b10 %
#481962
b1 &
b1 %
1#
#481966
b0 &
0#
b0 %
0$
#1473205
b110 !
1"
#1473206
b110 &
b110 %
1$
#1473207
0"
#1473210
b11 &
b11 %
#1473214
b1010 &
b1010 %
#1473218
b101 &
b101 %
#1473222
b10000 &
b10000 %
#1473226
b1000 &
b1000 %
#1473230
b100 &
b100 %
#1473234
b10 &
b10 %
#1473238
b1 &
1#
b1 %
#1473242
b0 &
b0 %
0#
0$
#2428401
b11010 !
1"
#2428402
b11010 &
b11010 %
1$
#2428403
0"
#2428406
b1101 &
b1101 %
#2428410
b101000 &
b101000 %
#2428414
b10100 &
b10100 %
#2428418
b1010 &
b1010 %
#2428422
b101 &
b101 %
#2428426
b10000 &
b10000 %
#2428430
b1000 &
b1000 %
#2428434
b100 &
b100 %
#2428438
b10 &
b10 %
#2428442
b1 &
b1 %
1#
#2428446
b0 &
0#
b0 %
0$
#4500012
