// Seed: 2613040708
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  inout id_1;
  type_5(
      id_2, 1, 1
  ); type_6(
      id_3, id_2, 1'h0
  );
  initial begin
    if (1) id_3 <= 1;
    else begin
      if (id_2) begin
        id_3 <= id_1;
      end
    end
  end
  reg   id_3;
  logic id_4;
  assign id_1 = 1;
endmodule
