set verilog_files {\
	Determinant.v\
}

set clk clk

set top_des_name Determinant

set dont_touch_module_name TSC
