Fitter report for quartus_compile
Thu Feb 29 17:17:01 2024
Quartus Prime Version 21.1.0 Build 169 03/24/2021 Patches 0.36 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Partition Summary
  6. Fitter Netlist Optimizations
---- Plan Stage Reports ----
       7. Fitter Device Options
       8. Operating Settings and Conditions
       9. I/O Bank Usage
      10. All Package Pins
      11. Control Signals
      12. Floating Point DSP Block Details
---- Place Stage Reports ----
      13. Fitter Partition Statistics
      14. Global & Other Fast Signals Summary
      15. Global Signal Visualization
      16. Global & Other Fast Signals Details
      17. Non-Global High Fan-Out Signals
      18. Fitter RAM Summary
      19. Fitter Physical RAM Information
      20. Fitter DSP Block Usage Summary
      21. Fitter Resource Usage Summary
      22. Fitter Resource Utilization by Entity
---- Route Stage Reports ----
      23. Routing Usage Summary
      24. Estimated Delay Added for Hold Timing Summary
      25. Estimated Delay Added for Hold Timing Details
      26. Global Router Wire Utilization Map
      27. Peak Wire Demand Summary
      28. Peak Wire Demand Details
      29. Peak Total Grid Crossings
---- Retime Stage Reports ----
      30. Hyper-Retimer Settings
      31. Reset Sequence Requirement
      32. Retiming Limit Summary
      33. Critical Chain Summary for Clock Domain clock
      34. Hyper-Retimer INI Usage
---- Finalize Stage Reports ----
      35. Routing Usage Summary
 36. Ignored Assignments
 37. Fitter INI Usage
 38. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------------+
; Fitter Summary                                                                            ;
+---------------------------------+---------------------------------------------------------+
; Fitter Status                   ; Successful - Thu Feb 29 17:17:01 2024                   ;
; Quartus Prime Version           ; 21.1.0 Build 169 03/24/2021 Patches 0.36 SC Pro Edition ;
; Revision Name                   ; quartus_compile                                         ;
; Top-level Entity Name           ; quartus_compile                                         ;
; Family                          ; Stratix 10                                              ;
; Device                          ; 1ST110EN1F43E1VG                                        ;
; Timing Models                   ; Final                                                   ;
; Power Models                    ; Final                                                   ;
; Device Status                   ; Final                                                   ;
; Logic utilization (in ALMs)     ; 5,138 / 449,280 ( 1 % )                                 ;
; Total dedicated logic registers ; 12948                                                   ;
; Total pins                      ; 0 / 666 ( 0 % )                                         ;
; Total block memory bits         ; 339,008 / 111,841,280 ( < 1 % )                         ;
; Total RAM Blocks                ; 30 / 5,461 ( < 1 % )                                    ;
; Total DSP Blocks                ; 2 / 2,592 ( < 1 % )                                     ;
; Total HSSI RX channels          ; 0 / 24 ( 0 % )                                          ;
; Total HSSI TX channels          ; 0 / 24 ( 0 % )                                          ;
; Total HSSI E-Tile Channels      ; 0 / 24 ( 0 % )                                          ;
; Total HSSI HPS                  ; 0 / 1 ( 0 % )                                           ;
; Total HSSI EHIPs                ; 0 / 5 ( 0 % )                                           ;
; Total PLLs                      ; 0 / 56 ( 0 % )                                          ;
+---------------------------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                              ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                       ; Setting                               ; Default Value                         ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                       ; 1ST110EN1F43E1VG                      ;                                       ;
; Enable parallel Assembler and Timing Analyzer during compilation             ; On                                    ; On                                    ;
; Enable compact report table                                                  ; Off                                   ; Off                                   ;
; Enable Design Assistant in the compilation flow                              ; On                                    ; On                                    ;
; Design Assistant include IP blocks                                           ; Off                                   ; Off                                   ;
; High fanout net threshold for RAM inference                                  ; 15                                    ; 15                                    ;
; Design Assistant limit on reported violations per rule                       ; 5000                                  ; 5000                                  ;
; Perform Simultaneous Multicorner Analysis                                    ; On                                    ; On                                    ;
; Optimization Mode                                                            ; Balanced                              ; Balanced                              ;
; Allow Register Retiming                                                      ; On                                    ; On                                    ;
; Allow RAM Retiming                                                           ; Off                                   ; Off                                   ;
; Allow DSP Retiming                                                           ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                             ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                                  ; 1.0                                   ; 1.0                                   ;
; Advanced Physical Synthesis                                                  ; On                                    ; On                                    ;
; VID Operation mode                                                           ; PMBus Master                          ; PMBus Master                          ;
; USE CONF_DONE output                                                         ; Off                                   ; Off                                   ;
; USE PWRMGT_SCL output                                                        ; Off                                   ; Off                                   ;
; USE PWRMGT_SDA output                                                        ; Off                                   ; Off                                   ;
; USE PWRMGT_ALERT output                                                      ; Off                                   ; Off                                   ;
; USE INIT_DONE output                                                         ; Off                                   ; Off                                   ;
; USE CVP_CONFDONE output                                                      ; Off                                   ; Off                                   ;
; USE SEU_ERROR output                                                         ; Off                                   ; Off                                   ;
; USE HPS_COLD_nRESET                                                          ; Off                                   ; Off                                   ;
; USE HPS warm nreset                                                          ; Off                                   ; Off                                   ;
; HPS warm reset pin mode                                                      ; BIDIRECTIONAL                         ; BIDIRECTIONAL                         ;
; HPS cold reset pin mode                                                      ; BIDIRECTIONAL                         ; BIDIRECTIONAL                         ;
; USE CATTRIP output                                                           ; Off                                   ; Off                                   ;
; USE nCATTRIP output                                                          ; Off                                   ; Off                                   ;
; USE ANTI Tampering output                                                    ; Off                                   ; Off                                   ;
; USE TAMPERDETECTION output                                                   ; Off                                   ; Off                                   ;
; USE TAMPERZEROIZATIONSTATUS output                                           ; Off                                   ; Off                                   ;
; PCIE Calib start                                                             ; Off                                   ; Off                                   ;
; USE PWRMGT PWM0 output                                                       ; Off                                   ; Off                                   ;
; Direct to Factory Image                                                      ; Off                                   ; Off                                   ;
; USE DATA UNLOCK output                                                       ; Off                                   ; Off                                   ;
; Enable unused RX clock workaround                                            ; Off                                   ; Off                                   ;
; Preserve unused RX/TX channels                                               ; Off                                   ; Off                                   ;
; Ignore the power supply of HSSI column when preserving unused RX/TX channels ; On                                    ; On                                    ;
; Configuration clock source                                                   ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                         ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                                 ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                  ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                             ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                             ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing                                                              ; Normal compilation                    ; Normal compilation                    ;
; Optimize IOC Register Placement for Timing                                   ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                                ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                  ; Automatically                         ; Automatically                         ;
; Fitter Density Packing Effort                                                ; Normal                                ; Normal                                ;
; Fitter Initial Placement Seed                                                ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                        ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                    ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                        ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                            ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                                 ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                        ; Off                                   ; Off                                   ;
; Auto Global Clock                                                            ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                         ; On                                    ; On                                    ;
; Reserve all unused pins                                                      ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                  ; Auto                                  ; Auto                                  ;
; Optimize Design for Metastability                                            ; On                                    ; On                                    ;
; Analyze Auto-Detected Synchronizers for Metastability                        ; Off                                   ; Off                                   ;
; Active Serial clock source                                                   ; AS_FREQ_100MHZ                        ; AS_FREQ_100MHZ                        ;
; Physical Placement Effort                                                    ; Normal                                ; Normal                                ;
; Number of Example Nodes Reported in Fitter Messages                          ; 50                                    ; 50                                    ;
; Generate Security Masked Settings files (.smsf) for security verification    ; Off                                   ; Off                                   ;
; Enable Intermediate Fitter Snapshots                                         ; Off                                   ; Off                                   ;
; Enable Time Borrowing Optimization                                           ; Off                                   ; Off                                   ;
; The Maximum physical M20Ks reported in the physical RAM report               ; 500                                   ; 500                                   ;
; Wirelut Removal Setup Guard Band                                             ; 100                                   ; 100                                   ;
; Wirelut Removal Hold Guard Band                                              ; 100                                   ; 100                                   ;
+------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 64     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------+
; Fitter Partition Summary                                                                    ;
+-----------------+----------------+---------+--------------+-------+-------------------------+
; Partition Name  ; Hierarchy Path ; Type    ; Preservation ; Empty ; Partition Database File ;
+-----------------+----------------+---------+--------------+-------+-------------------------+
; root_partition  ; |              ; Default ;              ;       ;                         ;
;  component_atax ; atax_inst      ; Default ;              ;       ;                         ;
+-----------------+----------------+---------+--------------+-------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Action          ; Operation        ; Reason              ; Node Port ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Destination Port ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[32]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[33]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama33                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[34]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama34                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama35                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama36                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama37                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama38                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama39                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[41]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[42]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[43]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[45]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[46]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[47]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[48]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[49]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama49                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[50]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[51]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[52]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[53]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[54]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama54                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[55]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[56]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[57]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[58]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[59]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[60]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[61]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[62]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[63]                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63                                                                                                                                              ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                               ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                               ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[32]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[33]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama33                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[34]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama34                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama35                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama36                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama37                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama38                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama39                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[41]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[42]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[43]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[45]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[46]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[47]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[48]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[49]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama49                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[50]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[51]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[52]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[53]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[54]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama54                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[55]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[56]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[57]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[58]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[59]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[60]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[61]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[62]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[63]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama64                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[1]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama1                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[32]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[33]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama33                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[34]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama34                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama35                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama36                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama37                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama38                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama39                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[41]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[42]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[43]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[45]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[46]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[47]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[48]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[49]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama49                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[50]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[51]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[52]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[53]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[54]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama54                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[55]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama64                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0                                                                                                                                                           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[1]                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama1                                                                                                                                                           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                                           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                                           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                                           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                                           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6                                                                                                                                                           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7                                                                                                                                                           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                                           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                                           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[32]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama32                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[33]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama33                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[34]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama34                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama35                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama36                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama37                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama38                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama39                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[41]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama41                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[42]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama42                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[43]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama43                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama44                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[45]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama45                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[46]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama46                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[47]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama47                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[48]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[49]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama49                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[50]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama50                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[51]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama51                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[52]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama52                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[53]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama53                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[54]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama54                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[55]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama55                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[56]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[57]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama57                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[58]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama58                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[59]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama59                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[60]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama60                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[61]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama61                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[62]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[63]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama64                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[14]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama14                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[15]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama15                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[16]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama16                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[17]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama17                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[18]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama18                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[19]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama19                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[1]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama1                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[20]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama20                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[21]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama21                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[22]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama22                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama23                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama24                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama25                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama26                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama27                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama28                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama29                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[30]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama30                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama6                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama7                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama10                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama11                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[12]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama12                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[136]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama136                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[137]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama137                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[138]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama138                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[139]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama139                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[13]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama13                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[140]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama140                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[141]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama141                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[142]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama142                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[143]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama143                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[144]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama144                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[145]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama145                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[146]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama146                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[147]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama147                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[148]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama148                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[149]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama149                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[150]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama150                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[151]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama151                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[152]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama152                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[153]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama153                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[154]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama154                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[155]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama155                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[156]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama156                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[157]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama157                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[158]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama158                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[159]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama159                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[160]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama160                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[161]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama161                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[162]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama162                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[163]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama163                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[164]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama164                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[165]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama165                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[166]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama166                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[167]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama167                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[176]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama176                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[74]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama74                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[75]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama75                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[76]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama76                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[77]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama77                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[78]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama78                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[79]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama79                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama9                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[0]                                                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama0                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[10]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama10                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[11]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama11                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[12]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama12                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[13]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama13                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[14]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama14                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[15]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama15                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[16]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama16                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[17]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama17                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[18]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama18                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[19]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama19                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[1]                                                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama1                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[20]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama20                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[21]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama21                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[22]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama22                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[23]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama23                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[24]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama24                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[25]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama25                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[26]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama26                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[27]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama27                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[28]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama28                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[29]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama29                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[2]                                                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama2                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[30]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama30                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[31]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama31                                                                                                     ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[3]                                                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama3                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[4]                                                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama4                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[5]                                                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama5                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[6]                                                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama6                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[7]                                                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama7                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[8]                                                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama8                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[9]                                                                                                      ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|lutrama9                                                                                                      ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[0]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama0           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[1]           ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama1           ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama0 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama1 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama2 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|dataout_reg[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|lutrama3 ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama64                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[65]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama65                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[66]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama66                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[67]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama67                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[68]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama68                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[69]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama69                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[70]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama70                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[71]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama71                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[72]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama72                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[73]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama73                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[74]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama74                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[75]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama75                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[76]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama76                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[77]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama77                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[78]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama78                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[79]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama79                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[80]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama80                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[81]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama81                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[82]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama82                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[83]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama83                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[84]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama84                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[85]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama85                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[86]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama86                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[87]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama87                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[88]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama88                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[89]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama89                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[90]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama90                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[91]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama91                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[92]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama92                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[0]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama0                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[104]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama104                                                                                                                                                                                                                        ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[1]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama1                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[2]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama2                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama3                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama4                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama5                                                                                                                                                                                                                          ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[64]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama64                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[65]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama65                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[66]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama66                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[67]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama67                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[68]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama68                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[69]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama69                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[70]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama70                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[71]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama71                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[72]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama72                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[73]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama73                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[74]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama74                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[75]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama75                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[76]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama76                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[77]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama77                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[78]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama78                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[79]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama79                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[80]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama80                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[81]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama81                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[82]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama82                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[83]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama83                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[84]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama84                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[85]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama85                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[86]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama86                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[87]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama87                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[88]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama88                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[89]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama89                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[90]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama90                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[91]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama91                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[92]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama92                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[93]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama93                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[94]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama94                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[95]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama95                                                                                                                                                                                                                         ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[0]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama0                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[10]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama10                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[11]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama11                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[12]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama12                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[13]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama13                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[14]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama14                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[15]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama15                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[16]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama16                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[17]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama17                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[18]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama18                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[19]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama19                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[1]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama1                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[20]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama20                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[21]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama21                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[22]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama22                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[23]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama23                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[24]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama24                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[25]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama25                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[26]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama26                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[27]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama27                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[28]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama28                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[29]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama29                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[2]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama2                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[30]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama30                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[31]                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama31                                                            ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[3]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama3                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[4]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama4                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[5]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama5                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[6]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama6                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[7]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama7                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[8]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama8                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[9]                                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|lutrama9                                                             ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[2]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|lutrama2                                                                                                                  ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[3]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|lutrama3                                                                                                                  ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[4]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|lutrama4                                                                                                                  ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[5]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|lutrama5                                                                                                                  ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[6]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|lutrama6                                                                                                                  ; PORTBDATAOUT     ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|dataout_reg[7]                                                                                                                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|lutrama7                                                                                                                  ; PORTBDATAOUT     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
Note: Retiming optimizations are not included in this table. Limiting Fitter Netlist Optimizations.


+-----------------------------------------------------------------+
; Fitter Device Options                                           ;
+-----------------------------------+-----------------------------+
; Option                            ; Setting                     ;
+-----------------------------------+-----------------------------+
; Configuration scheme              ; Active Serial x4            ;
; Enable internal scrubbing         ; Off                         ;
; Active Serial clock source        ; 100 MHz Internal Oscillator ;
; Configuration clock source        ; Internal Oscillator         ;
; Configuration via Protocol        ; Off                         ;
; Configuration Voltage Level       ; Auto                        ;
; Force Configuration Voltage Level ; Off                         ;
+-----------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 0.90 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 8A       ; 0 / 0 ( -- )    ; --            ; --           ;
; 8C       ; 0 / 0 ( -- )    ; --            ; --           ;
; 9A       ; 0 / 114 ( 0 % ) ; --            ; --           ;
; 9C       ; 0 / 0 ( -- )    ; --            ; --           ;
; 1N       ; 0 / 0 ( -- )    ; --            ; --           ;
; 1M       ; 0 / 0 ( -- )    ; --            ; --           ;
; 1L       ; 0 / 0 ( -- )    ; --            ; --           ;
; 1K       ; 0 / 0 ( -- )    ; --            ; --           ;
; 1F       ; 0 / 28 ( 0 % )  ; --            ; --           ;
; 1E       ; 0 / 28 ( 0 % )  ; --            ; --           ;
; 1D       ; 0 / 28 ( 0 % )  ; --            ; --           ;
; 1C       ; 0 / 28 ( 0 % )  ; --            ; --           ;
; 4N       ; 0 / 0 ( -- )    ; --            ; --           ;
; 4M       ; 0 / 0 ( -- )    ; --            ; --           ;
; 4L       ; 0 / 0 ( -- )    ; --            ; --           ;
; 4K       ; 0 / 0 ( -- )    ; --            ; --           ;
; 4F       ; 0 / 0 ( -- )    ; --            ; --           ;
; 4E       ; 0 / 0 ( -- )    ; --            ; --           ;
; 4D       ; 0 / 0 ( -- )    ; --            ; --           ;
; 4C       ; 0 / 0 ( -- )    ; --            ; --           ;
; 6A       ; 0 / 8 ( 0 % )   ; 1.8V          ; --           ;
; 2N       ; 0 / 48 ( 0 % )  ; 1.8V          ; --           ;
; 2M       ; 0 / 48 ( 0 % )  ; 1.8V          ; --           ;
; 2L       ; 0 / 48 ( 0 % )  ; 1.8V          ; --           ;
; 2K       ; 0 / 48 ( 0 % )  ; 1.8V          ; --           ;
; 3I       ; 0 / 48 ( 0 % )  ; 1.8V          ; --           ;
; 3D       ; 0 / 48 ( 0 % )  ; 1.8V          ; --           ;
; 3C       ; 0 / 48 ( 0 % )  ; 1.8V          ; --           ;
; 3B       ; 0 / 48 ( 0 % )  ; 1.8V          ; --           ;
; 3A       ; 0 / 48 ( 0 % )  ; 1.8V          ; --           ;
; HPS      ; 0 / 48 ( 0 % )  ; --            ; --           ;
; SDM      ; 9 / 29 ( 31 % ) ; --            ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                                                        ;
+----------+------------+----------+-------------------------------------------------------------------------------------------------------------+--------+--------------+---------+----------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                                                                              ; Dir.   ; I/O Standard ; Voltage ; I/O Type ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-------------------------------------------------------------------------------------------------------------+--------+--------------+---------+----------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; A3       ; 1516       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A4       ; 1512       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A5       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; A6       ; 1519       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A7       ; 1518       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A8       ; 1498       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A9       ; 1499       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A10      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; A11      ; 1484       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A12      ; 1477       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A13      ; 1476       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A14      ; 1711       ; HPS      ; HPS_IOA_1, GPIO0_IO0, SPIM0_SS1_N, SPIS0_CLK, UART0_CTS_N, NAND_ADQ0, USB0_CLK, SDMMC_CCLK                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; A15      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; A16      ; 1721       ; HPS      ; HPS_IOA_11, GPIO0_IO10, SPIM1_MISO, SPIS1_SS0_N, MDIO0_MDIO, I2C_EMAC0_SDA, NAND_ADQ6, USB0_DATA6           ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; A17      ; 1743       ; HPS      ; HPS_IOB_9, GPIO1_IO8, JTAG_TCK, SPIS0_CLK, MDIO2_MDIO, I2C_EMAC2_SDA, NAND_ADQ4, EMAC1_TXD2                 ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; A18      ; 1738       ; HPS      ; HPS_IOB_4, GPIO1_IO3, SPIM1_SS0_N, UART0_RX, I2C0_SCL, NAND_RE_N, EMAC1_RX_CTL                              ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; A19      ; 1735       ; HPS      ; HPS_IOB_1, GPIO1_IO0, SPIM1_CLK, UART0_CTS_N, NAND_ADQ0, EMAC1_TX_CLK                                       ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; A20      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; A21      ; 959        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A22      ; 958        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A23      ; 955        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A24      ; 954        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A25      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; A26      ; 1005       ; 2M       ; GND                                                                                                         ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A27      ; 1002       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A28      ; 1008       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A29      ; 1009       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A30      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; A31      ; 1034       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A32      ; 1035       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A33      ; 1038       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A34      ; 1039       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A35      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; A36      ; 1080       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A37      ; 1081       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A38      ; 1082       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A39      ; 1083       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; A40      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; A41      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA4      ; 290        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AA5      ; 314        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA7      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA8      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA10     ;            ; --       ; VCCRT_GXER1                                                                                                 ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AA11     ;            ; --       ; VCCRT_GXER1                                                                                                 ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AA12     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA13     ;            ; --       ; VCCH_GXER1                                                                                                  ; power  ;              ; 1.1V    ; --       ;                 ; --       ; --           ;
; AA14     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AA15     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA16     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AA17     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AA18     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AA19     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AA20     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA21     ;            ;          ; GNDSENSE                                                                                                    ;        ;              ;         ; --       ;                 ; --       ; --           ;
; AA22     ;            ;          ; VCCLSENSE                                                                                                   ;        ;              ;         ; --       ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AA24     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AA25     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA26     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AA27     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AA28     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AA29     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AA30     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA31     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AA32     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA33     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA34     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA35     ; 595        ; 1F       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AA36     ; 594        ; 1F       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AA37     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA38     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA39     ; 604        ; 1E       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AA40     ; 605        ; 1E       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AA41     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AA42     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AB1      ; 239        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AB2      ; 263        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AB3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AB6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AB7      ; 293        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AB8      ; 317        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AB9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AB10     ;            ; --       ; VCCRT_GXER1                                                                                                 ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCCRT_GXER1                                                                                                 ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AB12     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AB13     ;            ; --       ; VCCH_GXER1                                                                                                  ; power  ;              ; 1.1V    ; --       ;                 ; --       ; --           ;
; AB14     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AB15     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AB16     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AB17     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AB18     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AB19     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AB21     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AB22     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AB23     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AB24     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AB25     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AB26     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AB27     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AB28     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AB29     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AB30     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AB31     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AB32     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AB33     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AB34     ;            ; --       ; VCCH_GXBL1CF                                                                                                ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AB35     ;            ; 1E       ; VCCT_GXBL1E                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AB36     ;            ; 1E       ; VCCT_GXBL1E                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AB37     ; 600        ; 1E       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AB38     ; 601        ; 1E       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AB39     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AB40     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AB41     ; 614        ; 1E       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AB42     ; 615        ; 1E       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AC1      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC4      ; 289        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AC5      ; 313        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AC6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC7      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC8      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC10     ;            ; --       ; VCCRT_GXER1                                                                                                 ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AC11     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC12     ;            ; --       ; VCCRTPLL_GXER1                                                                                              ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AC13     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC14     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AC15     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AC18     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AC19     ;            ;          ; VCCA_PLL                                                                                                    ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AC20     ;            ;          ; VCCA_PLL                                                                                                    ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AC21     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC22     ;            ;          ; VCCA_PLL                                                                                                    ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AC23     ;            ;          ; VCCA_PLL                                                                                                    ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AC24     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AC25     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AC26     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC27     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AC28     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AC29     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AC30     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AC31     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC32     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC33     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC34     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC35     ; 597        ; 1E       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AC36     ; 596        ; 1E       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AC37     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC38     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC39     ; 612        ; 1E       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AC40     ; 613        ; 1E       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AC41     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AC42     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AD1      ; 238        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AD2      ; 262        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AD3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AD4      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AD6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AD7      ; 292        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AD8      ; 316        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AD9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AD10     ;            ; --       ; VCCRT_GXER1                                                                                                 ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AD11     ;            ; --       ; VCCRT_GXER1                                                                                                 ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AD12     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AD13     ;            ; --       ; VCCH_GXER1                                                                                                  ; power  ;              ; 1.1V    ; --       ;                 ; --       ; --           ;
; AD14     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AD15     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AD17     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AD18     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AD19     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AD20     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AD21     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AD22     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AD23     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AD24     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AD25     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AD26     ;            ; --       ; VCCPT                                                                                                       ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AD27     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AD28     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AD29     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AD30     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AD31     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AD32     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AD33     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AD34     ;            ; 1E       ; VCCR_GXBL1E                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AD35     ;            ; 1E       ; VCCR_GXBL1E                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AD36     ;            ; 1E       ; VCCR_GXBL1E                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AD37     ; 608        ; 1E       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AD38     ; 609        ; 1E       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AD39     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AD40     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AD41     ; 618        ; 1E       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AD42     ; 619        ; 1E       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AE4      ; 287        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AE5      ; 311        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AE6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AE7      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AE8      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AE9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AE10     ;            ; --       ; VCCRT_GXER1                                                                                                 ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AE11     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AE12     ;            ; --       ; VCCRTPLL_GXER1                                                                                              ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AE13     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AE14     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AE15     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AE16     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AE17     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AE18     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AE19     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AE20     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AE22     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AE23     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AE24     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AE25     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AE26     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AE27     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AE28     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AE29     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AE30     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AE31     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AE32     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AE33     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AE34     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AE35     ; 623        ; 1E       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AE36     ; 622        ; 1E       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AE37     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AE38     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AE39     ; 616        ; 1E       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AE40     ; 617        ; 1E       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AE41     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AE42     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AF1      ; 237        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AF2      ; 261        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AF4      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AF5      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AF6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AF7      ; 288        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AF8      ; 312        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AF9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AF10     ;            ; --       ; VCCRT_GXER1                                                                                                 ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AF11     ;            ; --       ; VCCRT_GXER1                                                                                                 ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AF12     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AF13     ;            ; --       ; VCCH_GXER1                                                                                                  ; power  ;              ; 1.1V    ; --       ;                 ; --       ; --           ;
; AF14     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AF15     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AF16     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AF17     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AF18     ;            ; --       ; VCCP                                                                                                        ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AF19     ;            ; --       ; VCCP                                                                                                        ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AF20     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AF21     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AF22     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AF23     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AF24     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AF25     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AF26     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AF27     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AF28     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AF29     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AF30     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AF31     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AF32     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AF33     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AF34     ;            ; --       ; VCCH_GXBL1CF                                                                                                ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AF35     ;            ; 1D       ; VCCT_GXBL1D                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AF36     ;            ; 1D       ; VCCT_GXBL1D                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AF37     ; 620        ; 1E       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AF38     ; 621        ; 1E       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AF39     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AF40     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AF41     ; 626        ; 1D       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AF42     ; 627        ; 1D       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AG1      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AG3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AG4      ; 285        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AG5      ; 309        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AG6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AG7      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AG8      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AG9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AG10     ;            ; --       ; VCCRT_GXER1                                                                                                 ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AG11     ;            ; --       ; VCCRT_GXER1                                                                                                 ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AG12     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AG13     ;            ; --       ; VCCH_GXER1                                                                                                  ; power  ;              ; 1.1V    ; --       ;                 ; --       ; --           ;
; AG14     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AG15     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AG16     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AG17     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AG18     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AG19     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AG20     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AG21     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AG22     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AG23     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AG24     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AG25     ;            ; --       ; VCCP                                                                                                        ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AG26     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AG27     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AG28     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AG29     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AG30     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AG31     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AG32     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AG33     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AG34     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AG35     ; 625        ; 1D       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AG36     ; 624        ; 1D       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AG37     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AG38     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AG39     ; 628        ; 1D       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AG40     ; 629        ; 1D       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AG41     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AG42     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AH1      ; 236        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AH2      ; 260        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AH3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AH4      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AH5      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AH6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AH7      ; 286        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AH8      ; 310        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AH9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AH10     ;            ; --       ; VCCRT_GXER1                                                                                                 ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AH11     ;            ; --       ; VCCRT_GXER1                                                                                                 ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AH12     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AH13     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AH14     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AH15     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AH16     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AH17     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AH18     ;            ; --       ; VCCP                                                                                                        ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AH19     ;            ; --       ; VCCP                                                                                                        ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AH20     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AH21     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AH22     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AH23     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AH24     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AH25     ;            ; --       ; VCCP                                                                                                        ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AH26     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AH27     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AH28     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AH29     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AH30     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AH31     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AH32     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AH33     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AH34     ;            ; 1D       ; VCCR_GXBL1D                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AH35     ;            ; 1D       ; VCCR_GXBL1D                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AH36     ;            ; 1D       ; VCCR_GXBL1D                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AH37     ; 632        ; 1D       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AH38     ; 633        ; 1D       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AH39     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AH40     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AH41     ; 630        ; 1D       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AH42     ; 631        ; 1D       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AJ1      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AJ2      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AJ3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AJ4      ; 284        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AJ5      ; 308        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AJ6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AJ7      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AJ8      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AJ9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AJ10     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AJ11     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AJ12     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AJ13     ;            ; 9A       ; VCCCLK_GXER1                                                                                                ; power  ;              ; 2.5V    ; --       ;                 ; --       ; --           ;
; AJ14     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AJ15     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AJ16     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AJ17     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AJ18     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AJ19     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AJ20     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AJ21     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AJ22     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AJ23     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AJ24     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AJ25     ;            ; --       ; VCCP                                                                                                        ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AJ26     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AJ27     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AJ28     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AJ29     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AJ30     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AJ31     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AJ32     ;            ; 6A       ; VCCIO3V                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AJ33     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AJ34     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AJ35     ; 651        ; 1D       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AJ36     ; 650        ; 1D       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AJ37     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AJ38     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AJ39     ; 636        ; 1D       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AJ40     ; 637        ; 1D       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AJ41     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AJ42     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AK1      ; 235        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AK2      ; 259        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AK3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AK4      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AK5      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AK6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AK7      ; 281        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AK8      ; 305        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AK9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AK10     ; 338        ; 9A       ; GXB_1KGND*                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AK11     ; 339        ; 9A       ; GXB_1KGND*                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AK12     ; 333        ; 9A       ; GXB_1KGND*                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AK13     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AK14     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AK15     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AK16     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AK17     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AK18     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AK19     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AK20     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AK21     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AK22     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AK23     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AK24     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AK25     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AK26     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AK27     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AK28     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AK29     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AK30     ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; AK31     ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AK32     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AK33     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AK34     ;            ; --       ; VCCH_GXBL1CF                                                                                                ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AK35     ;            ; 1C       ; VCCT_GXBL1C                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AK36     ;            ; 1C       ; VCCT_GXBL1C                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AK37     ; 644        ; 1D       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AK38     ; 645        ; 1D       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AK39     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AK40     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AK41     ; 634        ; 1D       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AK42     ; 635        ; 1D       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AL1      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL2      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL4      ; 283        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AL5      ; 307        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AL6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL7      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL8      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL10     ; 328        ; 9A       ; GXB_1KGND*                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AL11     ; 329        ; 9A       ; GXB_1KGND*                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AL12     ; 332        ; 9A       ; GXB_1KGND*                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AL13     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL14     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL15     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL16     ;            ; 3C       ; VCCIO3C                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AL17     ;            ; 3C       ; VCCIO3C                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AL18     ;            ; 3B       ; VCCIO3B                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AL19     ;            ; 3B       ; VCCIO3B                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AL20     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL21     ;            ; 3B       ; VREFB3BN0                                                                                                   ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AL22     ;            ; 3A       ; VREFB3AN0                                                                                                   ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AL23     ;            ; 3A       ; VCCIO3A                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AL24     ;            ; 3A       ; VCCIO3A                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AL25     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL26     ;            ; --       ; VCCPLL_SDM                                                                                                  ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AL27     ;            ; --       ; VCCPLLDIG_SDM                                                                                               ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; AL28     ;            ; --       ; VCCFUSEWR_SDM                                                                                               ; power  ;              ; 2.4V    ; --       ;                 ; --       ; --           ;
; AL29     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL30     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL31     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL32     ;            ; 6A       ; VCCIO3V                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AL33     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL34     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL35     ; 653        ; 1C       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AL36     ; 652        ; 1C       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AL37     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL38     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL39     ; 640        ; 1D       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AL40     ; 641        ; 1D       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AL41     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AL42     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AM1      ; 234        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AM2      ; 258        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AM3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AM4      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AM5      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AM6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AM7      ; 278        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AM8      ; 302        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AM9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AM10     ; 335        ; 9A       ; GXB_1KGND*                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AM11     ; 334        ; 9A       ; GXB_1KGND*                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AM12     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AM13     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AM14     ; 1601       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AM15     ;            ; 3C       ; VREFB3CN0                                                                                                   ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AM16     ;            ; 3C       ; VCCIO3C                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AM17     ;            ; 3C       ; VCCIO3C                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AM18     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AM19     ;            ; 3B       ; VCCIO3B                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AM20     ;            ; 3B       ; VCCIO3B                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AM21     ; 1648       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AM22     ; 1649       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AM23     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AM24     ;            ; 3A       ; VCCIO3A                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AM25     ;            ; 3A       ; VCCIO3A                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AM26     ;            ; --       ; VCCIO_SDM                                                                                                   ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AM27     ;            ; --       ; VCCADC                                                                                                      ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AM28     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AM29     ;            ; --       ; VCCBAT                                                                                                      ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; AM30     ; 1765       ; SDM      ; ~ALTERA_AS_DATA1~ / RESERVED_INPUT                                                                          ; input  ; 1.8 V        ; 0V      ; --       ; N               ; no       ; Off          ;
; AM31     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AM32     ;            ;          ; GND                                                                                                         ;        ;              ;         ; --       ;                 ; --       ; --           ;
; AM33     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AM34     ;            ; 1C       ; VCCR_GXBL1C                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AM35     ;            ; 1C       ; VCCR_GXBL1C                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AM36     ;            ; 1C       ; VCCR_GXBL1C                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; AM37     ; 656        ; 1C       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AM38     ; 657        ; 1C       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AM39     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AM40     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AM41     ; 638        ; 1D       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AM42     ; 639        ; 1D       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AN1      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AN2      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AN3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AN4      ; 282        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AN5      ; 306        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AN6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AN7      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AN8      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AN9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AN10     ; 337        ; 9A       ; GXB_1KGND*                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AN11     ; 336        ; 9A       ; GXB_1KGND*                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AN12     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AN13     ; 1600       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AN14     ; 1604       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AN15     ; 1605       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AN16     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AN17     ; 1606       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AN18     ; 1608       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AN19     ; 1612       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AN20     ; 1613       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AN21     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AN22     ; 1652       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AN23     ; 1656       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AN24     ; 1660       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AN25     ; 1661       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AN26     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AN27     ; 1699       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AN28     ; 1703       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AN29     ; 1767       ; SDM      ; ~ALTERA_AS_DATA2~ / RESERVED_INPUT                                                                          ; input  ; 1.8 V        ; 0V      ; --       ; N               ; no       ; Off          ;
; AN30     ; 1761       ; SDM      ; #TCK                                                                                                        ; input  ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AN31     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AN32     ;            ;          ; DNU                                                                                                         ;        ;              ;         ; --       ;                 ; --       ; --           ;
; AN33     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AN34     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AN35     ; 679        ; 1C       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AN36     ; 678        ; 1C       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AN37     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AN38     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AN39     ; 648        ; 1D       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AN40     ; 649        ; 1D       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AN41     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AN42     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AP1      ; 233        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AP2      ; 257        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AP3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AP4      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AP5      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AP6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AP7      ; 277        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AP8      ; 301        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AP9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AP10     ; 341        ; 9A       ; GXB_1KGND*                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AP11     ; 340        ; 9A       ; GXB_1KGND*                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AP12     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AP13     ; 1597       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AP14     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AP15     ; 1598       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AP16     ; 1602       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AP17     ; 1607       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AP18     ; 1609       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AP19     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AP20     ; 1644       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AP21     ; 1645       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AP22     ; 1653       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AP23     ; 1657       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AP24     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AP25     ; 1665       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AP26     ; 1701       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AP27     ; 1698       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AP28     ; 1702       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AP29     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AP30     ; 1777       ; SDM      ; ~ALTERA_AS_DATA3~ / RESERVED_INPUT                                                                          ; input  ; 1.8 V        ; 0V      ; --       ; N               ; no       ; Off          ;
; AP31     ; 1769       ; SDM      ; ~ALTERA_AS_DATA0~ / RESERVED_INPUT                                                                          ; input  ; 1.8 V        ; 0V      ; --       ; N               ; no       ; Off          ;
; AP32     ;            ;          ; DNU                                                                                                         ;        ;              ;         ; --       ;                 ; --       ; --           ;
; AP33     ; 907        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AP34     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AP35     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AP36     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AP37     ; 664        ; 1C       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AP38     ; 665        ; 1C       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AP39     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AP40     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AP41     ; 642        ; 1D       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AP42     ; 643        ; 1D       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AR1      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AR2      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AR3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AR4      ; 280        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AR5      ; 304        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AR6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AR7      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AR8      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AR9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AR10     ; 331        ; 9A       ; GXB_1KGND*                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AR11     ; 330        ; 9A       ; GXB_1KGND*                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AR12     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AR13     ; 1596       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AR14     ; 1585       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AR15     ; 1599       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AR16     ; 1603       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AR17     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AR18     ; 1617       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AR19     ; 1616       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AR20     ; 1655       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AR21     ; 1654       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AR22     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AR23     ; 1659       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AR24     ; 1663       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AR25     ; 1664       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AR26     ; 1700       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AR27     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AR28     ; 1695       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AR29     ; 1771       ; SDM      ; ~ALTERA_AS_nCSO2,ALTERA_MSEL1~ / RESERVED_INPUT                                                             ; input  ; 1.8 V        ; 0V      ; --       ; N               ; no       ; Off          ;
; AR30     ; 1762       ; SDM      ; #TDI                                                                                                        ; input  ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AR31     ; 1781       ; SDM      ; SDM_IO15, AVSTx8_DATA6                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AR32     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AR33     ; 906        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AR34     ; 911        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AR35     ;            ;          ; DNU                                                                                                         ;        ;              ;         ; --       ;                 ; --       ; --           ;
; AR36     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AR37     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AR38     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AR39     ; 660        ; 1C       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AR40     ; 661        ; 1C       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AR41     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AR42     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AT1      ; 232        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AT2      ; 256        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AT3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AT4      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AT5      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AT6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AT7      ; 276        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AT8      ; 300        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AT9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AT10     ; 326        ; 9A       ; GXB_1KGND*                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AT11     ; 327        ; 9A       ; GXB_1KGND*                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AT12     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AT13     ; 1584       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AT14     ; 1588       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AT15     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AT16     ; 1592       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AT17     ; 1611       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AT18     ; 1619       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AT19     ; 1618       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AT20     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AT21     ; 1650       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AT22     ; 1651       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AT23     ; 1658       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AT24     ; 1662       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AT25     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AT26     ; 1692       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AT27     ; 1697       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AT28     ; 1694       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AT29     ; 1773       ; SDM      ; ^nSTATUS                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AT30     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AT31     ; 1763       ; SDM      ; ^OSC_CLK_1                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AT32     ; 904        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AT33     ; 905        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AT34     ; 909        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AT35     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AT36     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AT37     ; 672        ; 1C       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AT38     ; 673        ; 1C       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AT39     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AT40     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AT41     ; 646        ; 1D       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AT42     ; 647        ; 1D       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AU1      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AU2      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AU3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AU4      ; 279        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AU5      ; 303        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AU6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AU7      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AU8      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AU9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AU10     ; 324        ; 9A       ; GXB_1KGND*                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AU11     ; 325        ; 9A       ; GXB_1KGND*                                                                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AU12     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AU13     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AU14     ; 1589       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AU15     ; 1594       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AU16     ; 1593       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AU17     ; 1610       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AU18     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AU19     ; 1614       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AU20     ; 1615       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AU21     ; 1646       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AU22     ; 1647       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AU23     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AU24     ; 1667       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AU25     ; 1666       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AU26     ; 1693       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AU27     ; 1696       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AU28     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AU29     ; 1776       ; SDM      ; ~ALTERA_AS_nCSO1,ALTERA_MSEL2~ / RESERVED_INPUT                                                             ; input  ; 1.8 V        ; 0V      ; --       ; N               ; no       ; Off          ;
; AU30     ; 1775       ; SDM      ; SDM_IO13, AVSTx8_DATA5                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AU31     ; 1780       ; SDM      ; SDM_IO12, PWRMGT_SDA                                                                                        ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AU32     ; 1766       ; SDM      ; ~ALTERA_AS_nCSO0,ALTERA_MSEL0~ / RESERVED_INPUT                                                             ; input  ; 1.8 V        ; 0V      ; --       ; N               ; no       ; Off          ;
; AU33     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AU34     ; 908        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AU35     ; 910        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AU36     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AU37     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AU38     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AU39     ; 668        ; 1C       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AU40     ; 669        ; 1C       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AU41     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AU42     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AV1      ; 231        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AV2      ; 255        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AV3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AV4      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AV5      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AV6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AV7      ;            ;          ; DNU                                                                                                         ;        ;              ;         ; --       ;                 ; --       ; --           ;
; AV8      ;            ;          ; IO_AUX_RREF20                                                                                               ;        ;              ;         ; --       ;                 ; --       ; --           ;
; AV9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AV10     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AV11     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AV12     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AV13     ; 1591       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AV14     ; 1590       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AV15     ; 1595       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AV16     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AV17     ; 1622       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AV18     ; 1623       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AV19     ; 1635       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AV20     ; 1634       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AV21     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AV22     ; 1642       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AV23     ; 1670       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AV24     ; 1674       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AV25     ; 1675       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AV26     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AV27     ; 1691       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AV28     ; 1690       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AV29     ; 1772       ; SDM      ; SDM_IO11, AVSTx8_VALID, PWRMGT_SDA                                                                          ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AV30     ; 1778       ; SDM      ; SDM_IO10, AVSTx8_DATA7                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AV31     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AV32     ; 1770       ; SDM      ; ~ALTERA_AS_CLK~ / RESERVED_INPUT                                                                            ; input  ; 1.8 V        ; 0V      ; --       ; N               ; no       ; Off          ;
; AV33     ; 1764       ; SDM      ; SDM_IO0, INIT_DONE, PWRMGT_SCL                                                                              ; output ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AV34     ;            ;          ; DNU                                                                                                         ;        ;              ;         ; --       ;                 ; --       ; --           ;
; AV35     ;            ;          ; DNU                                                                                                         ;        ;              ;         ; --       ;                 ; --       ; --           ;
; AV36     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AV37     ; 676        ; 1C       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AV38     ; 677        ; 1C       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AV39     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AV40     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AV41     ; 654        ; 1C       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AV42     ; 655        ; 1C       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AW1      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AW2      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AW3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AW4      ; 229        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AW5      ; 253        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AW6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AW7      ;            ;          ; TEMPDIODE4p                                                                                                 ;        ;              ;         ; --       ;                 ; --       ; --           ;
; AW8      ;            ;          ; TEMPDIODE4n                                                                                                 ;        ;              ;         ; --       ;                 ; --       ; --           ;
; AW9      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AW10     ; 1566       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AW11     ; 1571       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AW12     ; 1587       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AW13     ; 1586       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AW14     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AW15     ; 1581       ; 3C       ; GND                                                                                                         ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AW16     ; 1580       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AW17     ; 1626       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AW18     ; 1627       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AW19     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AW20     ; 1639       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AW21     ; 1638       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AW22     ; 1643       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AW23     ; 1671       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AW24     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AW25     ; 1678       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AW26     ; 1679       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AW27     ; 1687       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AW28     ; 1686       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AW29     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AW30     ; 1774       ; SDM      ; SDM_IO16, INIT_DONE, CONF_DONE, PWRMGT_SDA                                                                  ; output ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AW31     ; 1768       ; SDM      ; ^nCONFIG                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AW32     ; 1760       ; SDM      ; #TMS                                                                                                        ; input  ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AW33     ; 1759       ; SDM      ; #TDO                                                                                                        ; output ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AW34     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AW35     ;            ;          ; GND                                                                                                         ;        ;              ;         ; --       ;                 ; --       ; --           ;
; AW36     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AW37     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AW38     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AW39     ; 662        ; 1C       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AW40     ; 663        ; 1C       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AW41     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AW42     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AY1      ; 230        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AY2      ; 254        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AY3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AY4      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AY5      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AY6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AY7      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AY8      ;            ;          ; DNU                                                                                                         ;        ;              ;         ; --       ;                 ; --       ; --           ;
; AY9      ; 1562       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AY10     ; 1567       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AY11     ; 1570       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AY12     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AY13     ; 1572       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AY14     ; 1573       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AY15     ; 1577       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AY16     ; 1576       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AY17     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AY18     ; 1630       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AY19     ; 1631       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AY20     ; 1640       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AY21     ; 1641       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AY22     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AY23     ; 1668       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AY24     ; 1669       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AY25     ; 1680       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AY26     ; 1681       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AY27     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AY28     ; 1682       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; AY29     ; 1782       ; SDM      ; SDM_IO14, AVSTx8_CLK, PWRMGT_SCL                                                                            ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AY30     ;            ;          ; TEMPDIODE0n                                                                                                 ;        ;              ;         ; --       ;                 ; --       ; --           ;
; AY31     ;            ;          ; DNU                                                                                                         ;        ;              ;         ; --       ;                 ; --       ; --           ;
; AY32     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AY33     ; 1785       ; SDM      ; ^VSIGN_0                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AY34     ;            ;          ; TEMPDIODE1p                                                                                                 ;        ;              ;         ; --       ;                 ; --       ; --           ;
; AY35     ;            ;          ; TEMPDIODE1n                                                                                                 ;        ;              ;         ; --       ;                 ; --       ; --           ;
; AY36     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AY37     ; 670        ; 1C       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AY38     ; 671        ; 1C       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AY39     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AY40     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; AY41     ; 658        ; 1C       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; AY42     ; 659        ; 1C       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; B2       ; 1517       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B3       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; B4       ; 1513       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B5       ; 1522       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B6       ; 1523       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B7       ; 1514       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B8       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; B9       ; 1494       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B10      ; 1495       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B11      ; 1485       ; 3I       ; GND                                                                                                         ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B12      ; 1480       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B13      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; B14      ; 1719       ; HPS      ; HPS_IOA_9, GPIO0_IO8, SPIM1_CLK, SPIS1_CLK, MDIO1_MDIO, I2C_EMAC1_SDA, NAND_ADQ4, USB0_DATA4, SDMMC_DATA6   ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; B15      ; 1731       ; HPS      ; HPS_IOA_21, GPIO0_IO20, SPIM1_CLK, SPIS0_CLK, UART0_CTS_N, I2C1_SDA, NAND_ADQ12, USB1_DATA4, EMAC0_TXD2     ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; B16      ; 1716       ; HPS      ; HPS_IOA_6, GPIO0_IO5, SPIM0_MOSI, UART1_RTS_N, I2C0_SCL, NAND_ADQ2, USB0_NXT, SDMMC_DATA3                   ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; B17      ; 1751       ; HPS      ; HPS_IOB_17, GPIO1_IO16, UART1_CTS_N, NAND_ADQ8, SDMMC_DATA2, EMAC2_TXD0                                     ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; B18      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; B19      ; 1740       ; HPS      ; HPS_IOB_6, GPIO1_IO5, SPIS1_MOSI, UART1_RTS_N, NAND_ADQ2, EMAC1_TXD1                                        ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; B20      ; 948        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B21      ; 949        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B22      ; 956        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B23      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; B24      ; 951        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B25      ; 1001       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B26      ; 1004       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B27      ; 1003       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B28      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; B29      ; 1012       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B30      ; 1013       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B31      ; 1032       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B32      ; 1033       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B33      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; B34      ; 1043       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B35      ; 1042       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B36      ; 1084       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B37      ; 1085       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B38      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; B39      ; 1086       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B40      ; 1118       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; B41      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; B42      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BA1      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BA2      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BA3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BA4      ; 228        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; BA5      ; 252        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; BA6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BA7      ;            ;          ; DNU                                                                                                         ;        ;              ;         ; --       ;                 ; --       ; --           ;
; BA8      ;            ;          ; DNU                                                                                                         ;        ;              ;         ; --       ;                 ; --       ; --           ;
; BA9      ; 1563       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BA10     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BA11     ; 1569       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BA12     ; 1568       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BA13     ; 1574       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BA14     ; 1575       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BA15     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BA16     ; 1583       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BA17     ; 1620       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BA18     ; 1624       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BA19     ; 1625       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BA20     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BA21     ; 1636       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BA22     ; 1637       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BA23     ; 1672       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BA24     ; 1673       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BA25     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BA26     ; 1688       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BA27     ; 1689       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BA28     ; 1683       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BA29     ; 1779       ; SDM      ; ~ALTERA_AS_nCSO3~ / RESERVED_INPUT                                                                          ; input  ; 1.8 V        ; 0V      ; --       ; N               ; no       ; Off          ;
; BA30     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BA31     ; 1787       ; SDM      ; ^VSIGN_1                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; BA32     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BA33     ; 1784       ; SDM      ; ^VSIGP_0                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; BA34     ;            ;          ; DNU                                                                                                         ;        ;              ;         ; --       ;                 ; --       ; --           ;
; BA35     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BA36     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BA37     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BA38     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BA39     ; 666        ; 1C       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; BA40     ; 667        ; 1C       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; BA41     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BA42     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BB2      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BB3      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BB4      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BB5      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BB6      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BB7      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BB8      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BB9      ; 1560       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BB10     ; 1561       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BB11     ; 1564       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BB12     ; 1565       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BB13     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BB14     ; 1578       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BB15     ; 1579       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BB16     ; 1582       ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BB17     ; 1621       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BB18     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BB19     ; 1628       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BB20     ; 1629       ; 3B       ; GND                                                                                                         ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BB21     ; 1632       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BB22     ; 1633       ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BB23     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BB24     ; 1676       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BB25     ; 1677       ; 3A       ; GND                                                                                                         ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BB26     ; 1684       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BB27     ; 1685       ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; BB28     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BB29     ;            ;          ; DNU                                                                                                         ;        ;              ;         ; --       ;                 ; --       ; --           ;
; BB30     ;            ;          ; TEMPDIODE0p                                                                                                 ;        ;              ;         ; --       ;                 ; --       ; --           ;
; BB31     ; 1786       ; SDM      ; ^VSIGP_1                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; BB32     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BB33     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BB34     ;            ;          ; DNU                                                                                                         ;        ;              ;         ; --       ;                 ; --       ; --           ;
; BB35     ; 1783       ; SDM      ; ^RREF_SDM                                                                                                   ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; BB36     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BB37     ; 674        ; 1C       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; BB38     ; 675        ; 1C       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; BB39     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BB40     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; BB41     ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; C2       ; 1521       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C3       ; 1520       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C4       ; 1525       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C5       ; 1524       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C6       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; C7       ; 1515       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C8       ; 1488       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C9       ; 1490       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C10      ; 1491       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; C12      ; 1481       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C13      ; 1483       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C14      ; 1746       ; HPS      ; HPS_IOB_12, GPIO1_IO11, JTAG_TDI, SPIS0_MISO, MDIO0_MDC, I2C_EMAC0_SCL, NAND_ADQ7, EMAC1_RXD3               ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; C15      ; 1739       ; HPS      ; HPS_IOB_5, GPIO1_IO4, SPIM1_SS1_N, SPIS1_CLK, UART1_CTS_N, NAND_WP_N, EMAC1_TXD0                            ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; C16      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; C17      ; 1736       ; HPS      ; HPS_IOB_2, GPIO1_IO1, SPIM1_MOSI, UART0_RTS_N, NAND_ADQ1, EMAC1_TX_CTL                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; C18      ; 1752       ; HPS      ; HPS_IOB_18, GPIO1_IO17, SPIM0_SS1_N, UART1_RTS_N, NAND_ADQ9, SDMMC_DATA3, EMAC2_TXD1                        ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; C19      ; 1737       ; HPS      ; HPS_IOB_3, GPIO1_IO2, SPIM1_MISO, UART0_TX, I2C0_SDA, NAND_WE_N, EMAC1_RX_CLK                               ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; C20      ; 967        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; C22      ; 963        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C23      ; 957        ; 2N       ; GND                                                                                                         ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C24      ; 950        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C25      ; 1000       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C26      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; C27      ; 1007       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C28      ; 1011       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C29      ; 1010       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C30      ; 1016       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C31      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; C32      ; 1041       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C33      ; 1060       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C34      ; 1061       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C35      ; 1059       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C36      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; C37      ; 1089       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C38      ; 1091       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C39      ; 1087       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C40      ; 1119       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; C41      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; C42      ; 1126       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D1       ; 1532       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D2       ; 1529       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D3       ; 1528       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; D5       ; 1534       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D6       ; 1530       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D7       ; 1527       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D8       ; 1489       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D9       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; D10      ; 1492       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D11      ; 1487       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D12      ; 1486       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D13      ; 1482       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D14      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; D15      ; 1749       ; HPS      ; HPS_IOB_15, GPIO1_IO14, UART1_TX, NAND_CE_N, SDMMC_CCLK, EMAC2_RX_CLK                                       ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; D16      ; 1714       ; HPS      ; HPS_IOA_4, GPIO0_IO3, SPIS0_MISO, UART0_RX, I2C1_SCL, NAND_RE_N, USB0_DATA0, SDMMC_DATA1                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; D17      ; 1734       ; HPS      ; HPS_IOA_24, GPIO0_IO23, SPIM1_SS0_N, SPIS0_MISO, UART0_RX, I2C0_SCL, NAND_ADQ15, USB1_DATA7, EMAC0_RXD3     ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; D18      ; 1730       ; HPS      ; HPS_IOA_20, GPIO0_IO19, SPIM1_SS1_N, NAND_ADQ11, USB1_DATA3, EMAC0_RXD1                                     ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; D19      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; D20      ; 966        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D21      ; 971        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D22      ; 962        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D23      ; 953        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D24      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; D25      ; 997        ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D26      ; 999        ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D27      ; 1006       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D28      ; 1014       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D29      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; D30      ; 1017       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D31      ; 1036       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D32      ; 1040       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D33      ; 1056       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D34      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; D35      ; 1058       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D36      ; 1096       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D37      ; 1088       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D38      ; 1090       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D39      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; D40      ; 1122       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D41      ; 1123       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; D42      ; 1127       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E1       ; 1533       ; 3D       ; GND                                                                                                         ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; E3       ; 1549       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E4       ; 1548       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E5       ; 1535       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E6       ; 1531       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; E8       ; 1526       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E9       ; 1496       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E10      ; 1493       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E11      ; 1505       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E12      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; E13      ; 1479       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E14      ; 1478       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E15      ; 1753       ; HPS      ; HPS_IOB_19, GPIO1_IO18, SPIM0_MISO, MDIO1_MDIO, I2C_EMAC1_SDA, NAND_ADQ10, SDMMC_DATA4, EMAC2_RXD0          ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; E16      ; 1732       ; HPS      ; HPS_IOA_22, GPIO0_IO21, SPIM1_MOSI, SPIS0_MOSI, UART0_RTS_N, I2C1_SCL, NAND_ADQ13, USB1_DATA5, EMAC0_TXD3   ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; E17      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; E18      ; 1726       ; HPS      ; HPS_IOA_16, GPIO0_IO15, USB1_DATA0, EMAC0_RX_CTL                                                            ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; E19      ; 1723       ; HPS      ; HPS_IOA_13, GPIO0_IO12, NAND_ALE, USB1_CLK, EMAC0_TX_CLK                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; E20      ; 970        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E21      ; 961        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E22      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; E23      ; 952        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E24      ; 942        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E25      ; 996        ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E26      ; 998        ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E27      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; E28      ; 1015       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E29      ; 1018       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E30      ; 1044       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E31      ; 1037       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E32      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; E33      ; 1057       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E34      ; 1067       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E35      ; 1066       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E36      ; 1097       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E37      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; E38      ; 1108       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E39      ; 1109       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E40      ; 1116       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E41      ; 1117       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; E42      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; F1       ; 1557       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F2       ; 1556       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F3       ; 1553       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F4       ; 1552       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F5       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; F6       ; 1554       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F7       ; 1551       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F8       ; 1550       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F9       ; 1497       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; F11      ; 1508       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F12      ; 1504       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F13      ; 1471       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F14      ; 1470       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F15      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; F16      ; 1755       ; HPS      ; HPS_IOB_21, GPIO1_IO20, SPIM0_CLK, SPIS1_CLK, I2C_EMAC2_SDA, NAND_ADQ12, SDMMC_DATA6, EMAC2_TXD2            ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; F17      ; 1729       ; HPS      ; HPS_IOA_19, GPIO0_IO18, NAND_ADQ10, USB1_DATA2, EMAC0_RXD0                                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; F18      ; 1757       ; HPS      ; HPS_IOB_23, GPIO1_IO22, SPIM0_MISO, SPIS1_SS0_N, MDIO0_MDIO, I2C_EMAC0_SDA, NAND_ADQ14, EMAC2_RXD2          ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; F19      ; 1742       ; HPS      ; HPS_IOB_8, GPIO1_IO7, SPIS1_MISO, UART1_RX, I2C1_SCL, NAND_CLE, EMAC1_RXD1                                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; F20      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; F21      ; 960        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F22      ; 969        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F23      ; 943        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F24      ; 938        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F25      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; F26      ; 993        ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F27      ; 986        ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F28      ; 1019       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F29      ; 1020       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F30      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; F31      ; 1045       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F32      ; 1064       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F33      ; 1063       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F34      ; 1062       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F35      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; F36      ; 1100       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F37      ; 1104       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F38      ; 1112       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F39      ; 1113       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F40      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; F41      ; 1120       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; F42      ; 1121       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G1       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; G4       ; 1559       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G5       ; 1558       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G6       ; 1555       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G7       ; 1544       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G8       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; G9       ; 1537       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G10      ; 1536       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G11      ; 1509       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G12      ; 1501       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G13      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; G14      ; 1466       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G15      ; 1756       ; HPS      ; HPS_IOB_22, GPIO1_IO21, SPIM0_MOSI, SPIS1_MOSI, I2C_EMAC2_SCL, NAND_ADQ13, SDMMC_DATA7, EMAC2_TXD3          ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; G16      ; 1741       ; HPS      ; HPS_IOB_7, GPIO1_IO6, SPIS1_SS0_N, UART1_TX, I2C1_SDA, NAND_ADQ3, EMAC1_RXD0                                ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; G17      ; 1748       ; HPS      ; HPS_IOB_14, GPIO1_IO13, I2C1_SCL, NAND_RB, SDMMC_CMD, EMAC2_TX_CTL                                          ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; G18      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; G19      ; 1733       ; HPS      ; HPS_IOA_23, GPIO0_IO22, SPIM1_MISO, SPIS0_SS0_N, UART0_TX, I2C0_SDA, NAND_ADQ14, USB1_DATA6, EMAC0_RXD2     ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; G20      ; 978        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G21      ; 968        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G22      ; 964        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G23      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; G24      ; 939        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G25      ; 984        ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G26      ; 992        ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G27      ; 987        ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G28      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; G29      ; 1021       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G30      ; 1052       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G31      ; 1053       ; 2L       ; GND                                                                                                         ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G32      ; 1065       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G33      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; G34      ; 1076       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G35      ; 1092       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G36      ; 1101       ; 2K       ; GND                                                                                                         ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G37      ; 1105       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G38      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; G39      ; 1115       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G40      ; 1114       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G41      ; 1124       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; G42      ; 1125       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H1       ; 249        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; H2       ; 273        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; H7       ; 1545       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H8       ; 1541       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H9       ; 1540       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H10      ; 1546       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H11      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; H12      ; 1500       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H13      ; 1475       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H14      ; 1467       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H15      ; 1758       ; HPS      ; HPS_IOB_24, GPIO1_IO23, SPIM0_SS0_N, SPIS1_MISO, MDIO0_MDC, I2C_EMAC0_SCL, NAND_ADQ15, EMAC2_RXD3           ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; H17      ; 1745       ; HPS      ; HPS_IOB_11, GPIO1_IO10, JTAG_TDO, SPIS0_SS0_N, MDIO0_MDIO, I2C_EMAC0_SDA, NAND_ADQ6, EMAC1_RXD2             ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; H18      ; 1728       ; HPS      ; HPS_IOA_18, GPIO0_IO17, NAND_ADQ9, USB1_NXT, EMAC0_TXD1                                                     ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; H19      ; 1720       ; HPS      ; HPS_IOA_10, GPIO0_IO9, SPIM1_MOSI, SPIS1_MOSI, MDIO1_MDC, I2C_EMAC1_SCL, NAND_ADQ5, USB0_DATA5, SDMMC_DATA7 ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; H20      ; 979        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H21      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; H22      ; 965        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H23      ; 946        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H24      ; 947        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H25      ; 985        ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H26      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; H27      ; 995        ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H28      ; 1024       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H29      ; 1025       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H30      ; 1048       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H31      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; H32      ; 1068       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H33      ; 1069       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H34      ; 1077       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H35      ; 1093       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H36      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; H37      ; 1107       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H38      ; 1111       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H39      ; 1110       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; H40      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; H41      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; H42      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; J4       ; 251        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; J5       ; 275        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; J10      ; 1547       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J11      ; 1503       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J12      ; 1502       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J13      ; 1474       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J14      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; J15      ;            ;          ; DNU                                                                                                         ;        ;              ;         ; --       ;                 ; --       ; --           ;
; J16      ; 1727       ; HPS      ; HPS_IOA_17, GPIO0_IO16, NAND_ADQ8, USB1_DATA1, EMAC0_TXD0                                                   ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; J17      ; 1718       ; HPS      ; HPS_IOA_8, GPIO0_IO7, SPIM0_SS0_N, MDIO2_MDC, UART1_RX, I2C_EMAC2_SCL, NAND_CLE, USB0_DATA3, SDMMC_DATA5    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; J18      ; 1754       ; HPS      ; HPS_IOB_20, GPIO1_IO19, SPIM0_SS0_N, MDIO1_MDC, I2C_EMAC1_SCL, NAND_ADQ11, SDMMC_DATA5, EMAC2_RXD1          ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; J19      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; J20      ; 982        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J21      ; 975        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J22      ; 974        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J23      ; 945        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J24      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; J25      ; 989        ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J26      ; 991        ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J27      ; 994        ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J28      ; 1029       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J29      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; J30      ; 1047       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J31      ; 1049       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J32      ; 1072       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J33      ; 1073       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J34      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; J35      ; 1099       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J36      ; 1102       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J37      ; 1106       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; J38      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; J39      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; J40      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; J41      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; J42      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; K1       ; 247        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; K2       ; 271        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; K7       ; 299        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; K8       ; 323        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; K9       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; K10      ; 1538       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; K11      ; 1507       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; K12      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; K13      ; 1473       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; K14      ; 1464       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; K15      ;            ;          ; DNU                                                                                                         ;        ;              ;         ; --       ;                 ; --       ; --           ;
; K16      ; 1722       ; HPS      ; HPS_IOA_12, GPIO0_IO11, SPIM1_SS0_N, SPIS1_MISO, MDIO0_MDC, I2C_EMAC0_SCL, NAND_ADQ7, USB0_DATA7            ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; K17      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; K18      ; 1750       ; HPS      ; HPS_IOB_16, GPIO1_IO15, UART1_RX, SDMMC_DATA1, EMAC2_RX_CTL                                                 ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; K19      ; 1744       ; HPS      ; HPS_IOB_10, GPIO1_IO9, JTAG_TMS, SPIS0_MOSI, MDIO2_MDC, I2C_EMAC2_SCL, NAND_ADQ5, EMAC1_TXD3                ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; K20      ; 983        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; K21      ; 972        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; K22      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; K23      ; 941        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; K24      ; 944        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; K25      ; 988        ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; K26      ; 990        ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; K27      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; K28      ; 1028       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; K29      ; 1031       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; K30      ; 1046       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; K31      ; 1055       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; K32      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; K33      ; 1074       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; K34      ; 1075       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; K35      ; 1098       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; K36      ; 1103       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; K37      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; K38      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; K39      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; K40      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; K41      ; 586        ; 1F       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; K42      ; 587        ; 1F       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; L4       ; 250        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; L5       ; 274        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; L7       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; L8       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; L11      ; 1539       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; L12      ; 1506       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; L13      ; 1472       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; L14      ; 1465       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; L15      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; L16      ; 1717       ; HPS      ; HPS_IOA_7, GPIO0_IO6, SPIM0_MISO, MDIO2_MDIO, UART1_TX, I2C_EMAC2_SDA, NAND_ADQ3, USB0_DATA2, SDMMC_DATA4   ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; L17      ; 1713       ; HPS      ; HPS_IOA_3, GPIO0_IO2, SPIS0_SS0_N, UART0_TX, I2C1_SDA, NAND_WE_N, USB0_DIR, SDMMC_DATA0                     ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; L18      ; 1724       ; HPS      ; HPS_IOA_14, GPIO0_IO13, NAND_RB, USB1_STP, EMAC0_TX_CTL                                                     ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; L19      ; 1747       ; HPS      ; HPS_IOB_13, GPIO1_IO12, I2C1_SDA, NAND_ALE, SDMMC_DATA0, EMAC2_TX_CLK                                       ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; L21      ; 973        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; L22      ; 976        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; L23      ; 940        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; L24      ; 937        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; L25      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; L26      ;            ; 2M       ; VCCIO2M                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; L27      ; 1023       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; L28      ; 1027       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; L29      ; 1030       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; L30      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; L31      ; 1054       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; L32      ; 1071       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; L33      ; 1078       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; L34      ; 1079       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; L35      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; L36      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; L37      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; L38      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; L39      ; 578        ; 1F       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; L40      ; 579        ; 1F       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; L41      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; L42      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; M1       ; 245        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; M2       ; 269        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; M3       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; M6       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; M7       ; 298        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; M8       ; 322        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; M9       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; M10      ; 1543       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; M11      ; 1511       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; M12      ; 1510       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; M14      ; 1468       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; M15      ; 1715       ; HPS      ; HPS_IOA_5, GPIO0_IO4, SPIM0_CLK, UART1_CTS_N, I2C0_SDA, NAND_WP_N, USB0_DATA1, SDMMC_DATA2                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; M16      ; 1725       ; HPS      ; HPS_IOA_15, GPIO0_IO14, NAND_CE_N, USB1_DIR, EMAC0_RX_CLK                                                   ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; M17      ;            ; --       ; VCCPLLDIG_HPS                                                                                               ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; M19      ; 1712       ; HPS      ; HPS_IOA_2, GPIO0_IO1, SPIM1_SS1_N, SPIS0_MOSI, UART0_RTS_N, NAND_ADQ1, USB0_STP, SDMMC_CMD                  ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; M20      ; 981        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; M21      ; 980        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; M22      ; 977        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; M23      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; M24      ; 936        ; 2N       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; M25      ;            ; 2N       ; VREFB2NN0                                                                                                   ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; M26      ;            ; 2M       ; VCCIO2M                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; M27      ; 1022       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; M28      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; M29      ; 1026       ; 2M       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; M30      ; 1051       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; M31      ; 1050       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; M32      ; 1070       ; 2L       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; M33      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; M34      ; 1095       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; M35      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; M36      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; M37      ; 570        ; 1F       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; M38      ; 571        ; 1F       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; M39      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; M40      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; M41      ; 590        ; 1F       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; M42      ; 591        ; 1F       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; N1       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; N4       ; 248        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; N5       ; 272        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; N7       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; N10      ; 1542       ; 3D       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; N11      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; N13      ; 1469       ; 3I       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; N14      ;            ; 3I       ; VREFB3IN0                                                                                                   ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; N15      ;            ; 3I       ; VCCIO3I                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; N17      ;            ; --       ; VCCIO_HPS                                                                                                   ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; N18      ;            ; --       ; VCCL_HPS                                                                                                    ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; N19      ;            ; --       ; VCCL_HPS                                                                                                    ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCCL_HPS                                                                                                    ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; N21      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; N22      ;            ; 2N       ; VCCIO2N                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; N23      ;            ; 2N       ; VCCIO2N                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; N24      ;            ; 2N       ; VCCIO2N                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; N25      ;            ; 2N       ; VCCIO2N                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; N26      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; N27      ;            ; 2M       ; VCCIO2M                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; N28      ;            ; 2M       ; VCCIO2M                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; N29      ;            ; 2M       ; VREFB2MN0                                                                                                   ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; N30      ;            ; 2L       ; VREFB2LN0                                                                                                   ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; N31      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; N32      ;            ; 2L       ; VCCIO2L                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; N33      ;            ; 2K       ; VREFB2KN0                                                                                                   ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; N34      ; 1094       ; 2K       ; RESERVED_INPUT_WITH_WEAK_PULLUP                                                                             ;        ;              ; 1.8V    ; --       ;                 ; no       ; On           ;
; N35      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; N36      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; N37      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; N38      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; N39      ; 582        ; 1F       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; N40      ; 583        ; 1F       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; N41      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; N42      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P1       ; 243        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; P2       ; 267        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P6       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P7       ; 297        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; P8       ; 321        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P13      ;            ; 3D       ; VREFB3DN0                                                                                                   ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P15      ;            ; 3I       ; VCCIO3I                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; P16      ;            ; --       ; VCCPLL_HPS                                                                                                  ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCCIO_HPS                                                                                                   ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; P18      ;            ; --       ; VCCL_HPS                                                                                                    ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P20      ;            ; --       ; VCCL_HPS                                                                                                    ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; P22      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; P23      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; P24      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P25      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; P26      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; P27      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; P28      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; P29      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P30      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; P31      ;            ; 2L       ; VCCIO2L                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; P32      ;            ; 2L       ; VCCIO2L                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; P33      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P34      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P35      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P36      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P37      ; 574        ; 1F       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; P38      ; 575        ; 1F       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; P39      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P40      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; P41      ; 598        ; 1E       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; P42      ; 599        ; 1E       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R4       ; 246        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; R5       ; 270        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R7       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R10      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R11      ;            ;          ; NC                                                                                                          ;        ;              ;         ; --       ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R14      ;            ; 3I       ; VCCIO3I                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; R15      ;            ; 3I       ; VCCIO3I                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R18      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; R20      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; R21      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; R22      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R23      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; R24      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; R25      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; R26      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; R27      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R28      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; R29      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; R30      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; R31      ;            ; 2L       ; VCCIO2L                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; R32      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R33      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R34      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R35      ;            ;          ; NC                                                                                                          ;        ;              ;         ; --       ;                 ; --       ; --           ;
; R36      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R37      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R38      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R39      ; 576        ; 1F       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; R40      ; 577        ; 1F       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; R41      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; R42      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T1       ; 242        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; T2       ; 266        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T4       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T7       ; 296        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; T8       ; 320        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; T9       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T10      ;            ;          ; NC                                                                                                          ;        ;              ;         ; --       ;                 ; --       ; --           ;
; T11      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; T18      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T21      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; T22      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; T23      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; T24      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; T25      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T26      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; T27      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; T28      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; T29      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; T30      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T31      ;            ; 2K       ; VCCIO2K                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; T32      ;            ; 2K       ; VCCIO2K                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; T33      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T34      ;            ;          ; NC                                                                                                          ;        ;              ;         ; --       ;                 ; --       ; --           ;
; T35      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T36      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T37      ; 572        ; 1F       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; T38      ; 573        ; 1F       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; T39      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T40      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; T41      ; 602        ; 1E       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; T42      ; 603        ; 1E       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; U1       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U4       ; 244        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; U5       ; 268        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U7       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U8       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U9       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U11      ;            ;          ; NC                                                                                                          ;        ;              ;         ; --       ;                 ; --       ; --           ;
; U12      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U13      ;            ; 3D       ; VCCIO3D                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; U14      ;            ; 3D       ; VCCIO3D                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; U15      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; U17      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; U18      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U19      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; U20      ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; U21      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; U22      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; U23      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U24      ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; U25      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; U26      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; U27      ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; U28      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U29      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; U30      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; U31      ;            ; 2K       ; VCCIO2K                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; U32      ;            ; 2K       ; VCCIO2K                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; U33      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U34      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U35      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U36      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U37      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U38      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U39      ; 584        ; 1F       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; U40      ; 585        ; 1F       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; U41      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; U42      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; V1       ; 241        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; V2       ; 265        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; V3       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; V4       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; V6       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; V7       ; 295        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; V8       ; 319        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; V9       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; V10      ;            ;          ; NC                                                                                                          ;        ;              ;         ; --       ;                 ; --       ; --           ;
; V11      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; V13      ;            ; 3D       ; VCCIO3D                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; V14      ;            ; 3D       ; VCCIO3D                                                                                                     ; power  ;              ; 1.8V    ; --       ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; V17      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; V18      ;            ; --       ; VCCP                                                                                                        ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; V19      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; V20      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; V21      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; V22      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; V23      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; V24      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; V25      ;            ; --       ; VCCP                                                                                                        ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; V26      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; V27      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; V28      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; V29      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; V30      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; V31      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; V32      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; V33      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; V34      ;            ; --       ; VCCH_GXBL1CF                                                                                                ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; V35      ;            ; 1F       ; VCCT_GXBL1F                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; V36      ;            ; 1F       ; VCCT_GXBL1F                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; V37      ; 580        ; 1F       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; V38      ; 581        ; 1F       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; V39      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; V40      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; V41      ; 606        ; 1E       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; V42      ; 607        ; 1E       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; W1       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W4       ; 291        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; W5       ; 315        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W7       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W8       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W10      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W11      ;            ;          ; NC                                                                                                          ;        ;              ;         ; --       ;                 ; --       ; --           ;
; W12      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W15      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; W16      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; W17      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCCP                                                                                                        ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W20      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; W21      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; W22      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; W23      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; W24      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W25      ;            ; --       ; VCCP                                                                                                        ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; W26      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; W27      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; W28      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; W29      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W30      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; W31      ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; W32      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W33      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W34      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W35      ; 569        ; 1F       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; W36      ; 568        ; 1F       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; W37      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W38      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W39      ; 592        ; 1F       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; W40      ; 593        ; 1F       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; W41      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; W42      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; Y1       ; 240        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; Y2       ; 264        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; Y3       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; Y4       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; Y6       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; Y7       ; 294        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; Y8       ; 318        ; 9A       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; Y13      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; Y15      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; Y16      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; Y17      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; Y18      ;            ; --       ; VCCP                                                                                                        ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; Y19      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; Y20      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; Y22      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; Y23      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; Y24      ;            ; --       ; VCCP                                                                                                        ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; Y25      ;            ; --       ; VCCP                                                                                                        ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; Y26      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; Y27      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; Y28      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; Y29      ;            ; --       ; VCC                                                                                                         ; power  ;              ; VID     ; --       ;                 ; --       ; --           ;
; Y30      ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; Y31      ;            ; --       ; VCCERAM                                                                                                     ; power  ;              ; 0.9V    ; --       ;                 ; --       ; --           ;
; Y32      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; Y33      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; Y34      ;            ; 1F       ; VCCR_GXBL1F                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; Y35      ;            ; 1F       ; VCCR_GXBL1F                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; Y36      ;            ; 1F       ; VCCR_GXBL1F                                                                                                 ; gnd    ;              ; GND     ; --       ;                 ; --       ; --           ;
; Y37      ; 588        ; 1F       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; Y38      ; 589        ; 1F       ; GXB_GND*                                                                                                    ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; Y39      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; Y40      ;            ;          ; GND                                                                                                         ; gnd    ;              ;         ; --       ;                 ; --       ; --           ;
; Y41      ; 610        ; 1E       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
; Y42      ; 611        ; 1E       ; GXB_NC                                                                                                      ;        ;              ; 0V      ; --       ;                 ; --       ; --           ;
+----------+------------+----------+-------------------------------------------------------------------------------------------------------------+--------+--------------+---------+----------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Location   ; Fan-Out ; Usage                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+---------------------------+
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|theatax_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                                                          ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|theatax_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|theatax_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|theatax_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                          ; Unassigned ; 5       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                          ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                          ; Unassigned ; 6       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|sync_inst|acl_sync_stall_latency_inst|i25~2                                                                                                                                                                                                                                                               ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                            ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~1                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                          ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                                ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                            ; Unassigned ; 9       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|backedge_fifo_almost_empty|i54~1                                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|backedge_fifo_almost_full|i57~1                                                                                                                                                                                                                                                                       ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|backedge_fifo_early_valid|i57~1                                                                                                                                                                                                                                                                       ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                          ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                      ; Unassigned ; 6       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                        ; Unassigned ; 8       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|therst_sync|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 17      ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|i38                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 6       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|i48                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 1       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                                                                                           ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                                                                                           ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 21      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i57~1                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~1                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                            ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                        ; Unassigned ; 9       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                          ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                      ; Unassigned ; 6       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                        ; Unassigned ; 8       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 9       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~1                                                                                                                                                                                                                                                                                                  ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 4       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 9       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                                                         ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i83~2                                                         ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|i49                                                                           ; Unassigned ; 6       ; Write enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                                             ; Unassigned ; 1       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i27~0                                              ; Unassigned ; 9       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i27~0                                              ; Unassigned ; 9       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2                                       ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i86~2                                       ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|sclrn                                                                         ; Unassigned ; 30      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                               ; Unassigned ; 8       ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|fast_incr_decr_counter|resetn_delayed[1]                                                         ; Unassigned ; 11      ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|valid_fanout_reg10_q[0]                                                                                                                                                                                                                                                   ; Unassigned ; 32      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|valid_fanout_reg13_q[0]                                                                                                                                                                                                                                                   ; Unassigned ; 7       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 8       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|i54~1                                                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|i54~1                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                            ; Unassigned ; 8       ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|i57~1                                                                                                                                                                                                                                                                   ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                             ; Unassigned ; 8       ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                        ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                    ; Unassigned ; 4       ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|therst_sync|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 10      ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|backedge_fifo_almost_empty|i54~1                                                                                                                                                                                                                                                                              ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|backedge_fifo_almost_full|i57~1                                                                                                                                                                                                                                                                               ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|backedge_fifo_early_valid|i57~1                                                                                                                                                                                                                                                                               ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                              ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                            ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                  ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                              ; Unassigned ; 6       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                              ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                ; Unassigned ; 8       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|therst_sync|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 13      ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                                                                  ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                                                                ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~1                                                                                                                                                                                                                                                                              ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                                                                                ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                      ; Unassigned ; 4       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                                                                                      ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 9       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|i54~1                                                                                                                                                                                                                                                   ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|i54~1                                                                                                                                                                                                                                                       ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|i57~1                                                                                                                                                                                                                                                              ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|i54~1                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                           ; Unassigned ; 9       ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|i57~1                                                                                                                                                                                                                                                                  ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                 ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|i38                                                                                                                                                                                                                                                   ; Unassigned ; 187     ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|i48                                                                                                                                                                                                                                                   ; Unassigned ; 186     ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                      ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                      ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                     ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                 ; Unassigned ; 16      ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|i54~1                                                                                                                                                                                                                                                          ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|therst_sync|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                        ; Unassigned ; 19      ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                  ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                      ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                  ; Unassigned ; 6       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|sync_inst|acl_sync_stall_latency_inst|i25~2                                                                                                                                                                                                                                                       ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~1                                                                                                                                                                                                                ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                  ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                        ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                    ; Unassigned ; 9       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                                                                   ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i83~2                                                                   ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2                                                 ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i86~2                                                 ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                   ; Unassigned ; 8       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|fast_incr_decr_counter|resetn_delayed[1]                                                                   ; Unassigned ; 13      ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                                                                     ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i83~2                                                                     ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2                                                   ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i86~2                                                   ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                     ; Unassigned ; 8       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                                           ; Unassigned ; 8       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|fast_incr_decr_counter|i57~2                                                                                 ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|fast_incr_decr_counter|i86~2                                                                                 ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|valid_fanout_reg1_q[0]                                                                                                                                                                                                                                                        ; Unassigned ; 67      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|valid_fanout_reg2_q[0]                                                                                                                                                                                                                                                        ; Unassigned ; 62      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|valid_fanout_reg3_q[0]                                                                                                                                                                                                                                                        ; Unassigned ; 62      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 9       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~1                                                                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 4       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 9       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0]                                                                                                                                                                                                                                                                 ; Unassigned ; 6       ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                           ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                         ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i38                                                                                                                                                                                                                                                                             ; Unassigned ; 36      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1                                                                                                                                                                                                                                                                           ; Unassigned ; 33      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                                ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                                ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                               ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                           ; Unassigned ; 18      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|i144                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 10      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|i146                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 44      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                               ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                             ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i38                                                                                                                                                                                                                                                                 ; Unassigned ; 65      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i48                                                                                                                                                                                                                                                                 ; Unassigned ; 62      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                    ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                    ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                   ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                               ; Unassigned ; 18      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                          ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i38                                                                                                                                                                                                                                                                            ; Unassigned ; 68      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i48                                                                                                                                                                                                                                                                            ; Unassigned ; 63      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                          ; Unassigned ; 21      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|i54~1                                                                                                                                                                                                                            ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                 ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                        ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                        ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                                                                                                                                   ; Unassigned ; 20      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                         ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                       ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                                                                                                                                                                                                                                             ; Unassigned ; 32      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                              ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                              ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~1                                                                                                                                                                                                                                     ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                                             ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                         ; Unassigned ; 22      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|i54~1                                                                                                                                                                                                                            ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|i24                                                                                                                                                                                                                                                                     ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                        ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|i19~1                                                                                                                                                                                                                                        ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                                                                                                                                   ; Unassigned ; 18      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                                                                       ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i83~2                                                                       ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|i49                                                                                         ; Unassigned ; 124     ; Write enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                                                           ; Unassigned ; 119     ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i27~0                                                            ; Unassigned ; 9       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i27~0                                                            ; Unassigned ; 9       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2                                                     ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i86~2                                                     ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                       ; Unassigned ; 30      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                                             ; Unassigned ; 8       ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|fast_incr_decr_counter|resetn_delayed[1]                                                                       ; Unassigned ; 11      ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|valid_fanout_reg11_q[0]                                                                                                                                                                                                                                                           ; Unassigned ; 7       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|valid_fanout_reg13_q[0]                                                                                                                                                                                                                                                           ; Unassigned ; 32      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                                                                     ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i83~2                                                                     ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~2                                                 ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i83~2                                                 ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2                                                   ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i86~2                                                   ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                         ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                     ; Unassigned ; 9       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                                           ; Unassigned ; 8       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|fast_incr_decr_counter|i57~2                                                                                 ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|fast_incr_decr_counter|i86~2                                                                                 ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|themerged_in_SE_bubble_select_i_llvm_fpga_mem_unnamed_atax7_atax3|i25~2                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|themerged_in_SE_stall_exit|i25~2                                                                                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                                                                                                                                                                                                                                                                 ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|i49                                                                                                                                                                                                                                                                                   ; Unassigned ; 61      ; Write enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                                                                                                                                                                                                                                                     ; Unassigned ; 56      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i21~0                                                                                                                                                                                                                                                      ; Unassigned ; 6       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i21~0                                                                                                                                                                                                                                                      ; Unassigned ; 6       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~2                                                                                                                                                                                                                                             ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2                                                                                                                                                                                                                                               ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                                                     ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                 ; Unassigned ; 26      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                                                                                                                                                                                                                                                                 ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|i49                                                                                                                                                                                                                                                                                   ; Unassigned ; 61      ; Write enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                                                                                                                                                                                                                                                     ; Unassigned ; 56      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i21~0                                                                                                                                                                                                                                                      ; Unassigned ; 6       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i21~0                                                                                                                                                                                                                                                      ; Unassigned ; 6       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~2                                                                                                                                                                                                                                             ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2                                                                                                                                                                                                                                               ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                                                     ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                 ; Unassigned ; 26      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                                                                                                                                                                                                                                                                 ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|i49                                                                                                                                                                                                                                                                                   ; Unassigned ; 6       ; Write enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                                                                                                                                                                                                                                                     ; Unassigned ; 1       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i23~0                                                                                                                                                                                                                                                      ; Unassigned ; 7       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i23~0                                                                                                                                                                                                                                                      ; Unassigned ; 7       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~2                                                                                                                                                                                                                                             ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2                                                                                                                                                                                                                                               ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                                                     ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                 ; Unassigned ; 28      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|i38                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 62      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|i73~1                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 57      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~1                                                                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 4       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 21      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|i49                                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 7       ; Write enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i23~0                                                                                                                                                                                                                                                                                                                             ; Unassigned ; 7       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i23~0                                                                                                                                                                                                                                                                                                                             ; Unassigned ; 7       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~2                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 28      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[1][0]                                                                                                                                                                                                                                                                 ; Unassigned ; 6       ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                           ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                         ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i38                                                                                                                                                                                                                                                                             ; Unassigned ; 36      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|i73~1                                                                                                                                                                                                                                                                           ; Unassigned ; 33      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                                ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                                ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                               ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                           ; Unassigned ; 18      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i144                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 10      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|i146                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 44      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                               ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                             ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i38                                                                                                                                                                                                                                                                 ; Unassigned ; 65      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i48                                                                                                                                                                                                                                                                 ; Unassigned ; 65      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                    ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                    ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                   ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                               ; Unassigned ; 18      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                          ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i38                                                                                                                                                                                                                                                                            ; Unassigned ; 68      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|i48                                                                                                                                                                                                                                                                            ; Unassigned ; 63      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                          ; Unassigned ; 21      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|i54~1                                                                                                                                                                                                                            ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                 ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                        ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                        ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                                                                                                                                   ; Unassigned ; 20      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                         ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                       ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                                                                                                                                                                                                                                             ; Unassigned ; 32      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                              ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                              ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~1                                                                                                                                                                                                                                     ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                                             ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                         ; Unassigned ; 22      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|i54~1                                                                                                                                                                                                                            ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|i24                                                                                                                                                                                                                                                                     ; Unassigned ; 1       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                        ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                        ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                                                                                                                                   ; Unassigned ; 18      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                                                           ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i83~2                                                           ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|i49                                                                             ; Unassigned ; 81      ; Write enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                                               ; Unassigned ; 76      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i27~0                                                ; Unassigned ; 9       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i27~0                                                ; Unassigned ; 9       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2                                         ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i86~2                                         ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|sclrn                                                                           ; Unassigned ; 30      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                                 ; Unassigned ; 8       ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|fast_incr_decr_counter|resetn_delayed[1]                                                           ; Unassigned ; 11      ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                                                  ; Unassigned ; 32      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom58_push25_atax0_i_llvm_fpga_push_i64_idxprom58_push25_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                                          ; Unassigned ; 56      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv_push23_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv_push23_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                                ; Unassigned ; 7       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                                                             ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i83~2                                                             ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~2                                         ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i83~2                                         ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2                                           ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i86~2                                           ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                 ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|sclrn                                                                             ; Unassigned ; 9       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                                   ; Unassigned ; 8       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|fast_incr_decr_counter|i57~2                                                                         ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|fast_incr_decr_counter|i86~2                                                                         ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|themerged_in_SE_bubble_select_i_llvm_fpga_mem_unnamed_atax9_atax5|i25~2                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|themerged_in_SE_sel_for_coalesced_delay_0|i25~2                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                                                                                                                                                                                                                                                             ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|i49                                                                                                                                                                                                                                                                               ; Unassigned ; 17      ; Write enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                                                                                                                                                                                                                                                 ; Unassigned ; 12      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i21~0                                                                                                                                                                                                                                                  ; Unassigned ; 6       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i21~0                                                                                                                                                                                                                                                  ; Unassigned ; 6       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~2                                                                                                                                                                                                                                         ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2                                                                                                                                                                                                                                           ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                                                 ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                             ; Unassigned ; 26      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|i38                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 6       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|i73~1                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 1       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 21      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~1                                                                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 4       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 9       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                   ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i83~2                   ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|i49                                     ; Unassigned ; 50      ; Write enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                       ; Unassigned ; 45      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i27~0        ; Unassigned ; 9       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i27~0        ; Unassigned ; 9       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2 ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i86~2 ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|sclrn                                   ; Unassigned ; 30      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]         ; Unassigned ; 8       ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|fast_incr_decr_counter|resetn_delayed[1]                   ; Unassigned ; 11      ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax0_i_llvm_fpga_push_i32_i_138_push19_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                              ; Unassigned ; 6       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                        ; Unassigned ; 7       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|i38                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 50      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|i48                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 45      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~1                                                                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 4       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 21      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                                                           ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i83~2                                                           ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|i49                                                                             ; Unassigned ; 51      ; Write enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                                               ; Unassigned ; 46      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i27~0                                                ; Unassigned ; 9       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i27~0                                                ; Unassigned ; 9       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2                                         ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i86~2                                         ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|sclrn                                                                           ; Unassigned ; 30      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                                 ; Unassigned ; 8       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|fast_incr_decr_counter|i57~2                                                                       ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|fast_incr_decr_counter|i86~2                                                                       ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist39_i_llvm_fpga_forked_atax_b7_forked_atax3_out_buffer_out_4_delay_1[0]                                                                                                                                                                                                ; Unassigned ; 9       ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|data_out_clock_en                                                                                                                 ; Unassigned ; 53      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|i15~0                                                                                                  ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|m20k_wraddr_inst|lfsr_inst|i15~0                                                                                                  ; Unassigned ; 1       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|ram_wr_en                                                                                                                         ; Unassigned ; 32      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|sclrn                                                                                                                             ; Unassigned ; 16      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b7_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b7_next_iter_isreal_push_atax1_x|llreg.acl_low_latency_fifo_inst|i164~1                                                                                                                 ; Unassigned ; 4       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3667_push34_atax0_i_llvm_fpga_push_i1_notcmp3667_push34_atax1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|i152~2                                                                                                                           ; Unassigned ; 4       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|data_out_clock_en                                                                                                                                  ; Unassigned ; 12      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|i15~0                                                                                                                   ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|i15~0                                                                                                                   ; Unassigned ; 1       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|ram_wr_en                                                                                                                                          ; Unassigned ; 12      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                              ; Unassigned ; 17      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|data_out_clock_en                                                                                                                      ; Unassigned ; 9       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|i15~0                                                                                                       ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|i15~0                                                                                                       ; Unassigned ; 1       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|ram_wr_en                                                                                                                              ; Unassigned ; 6       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                  ; Unassigned ; 17      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax1_x|llreg.acl_low_latency_fifo_inst|data_unreg_clock_en[0]~ERTM                                                                                                      ; Unassigned ; 7       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax1_x|llreg.acl_low_latency_fifo_inst|data_unreg_clock_en_pre[1]~ERTM                                                                                                  ; Unassigned ; 7       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax1_x|llreg.acl_low_latency_fifo_inst|data_unreg_clock_en_pre[2]~ERTM                                                                                                  ; Unassigned ; 7       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax1_x|llreg.acl_low_latency_fifo_inst|data_unreg_clock_en_pre[3]~ERTM                                                                                                  ; Unassigned ; 7       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax1_x|llreg.acl_low_latency_fifo_inst|data_unreg_clock_en_pre[4]~ERTM                                                                                                  ; Unassigned ; 7       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax1_x|llreg.acl_low_latency_fifo_inst|data_unreg_clock_en_pre[5]~ERTM                                                                                                  ; Unassigned ; 7       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax1_x|llreg.acl_low_latency_fifo_inst|i164~1                                                                                                                           ; Unassigned ; 4       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|data_out_clock_en                                                                                                            ; Unassigned ; 11      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst|i15~0                                                                                             ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|i15~0                                                                                             ; Unassigned ; 1       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|ram_wr_en                                                                                                                    ; Unassigned ; 6       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                        ; Unassigned ; 17      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                ; Unassigned ; 13      ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|i147~1_ERTM                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 21      ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|i178~1                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|i272~1                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|i46~1                                                                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|latency_counter_upstream_data_latency|i10~0_ERTM                                                                                                                                                                                                                                                                                    ; Unassigned ; 36      ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|out_dummy~ERTM0                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 2       ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|tt_ptr_exit[2]~ERTM                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync|GEN_RESET_PIPELINE.pipe[1][0]                                                                                                                                                                                                                                                                                                         ; Unassigned ; 2       ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|i38                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 50      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|i73~1                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 45      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 21      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~2                                                                                                                                                                                                                                                                                                ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2                                                                                                                                                                                                                                                                                                  ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 9       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|i49                                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 44      ; Write enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 39      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i21~0                                                                                                                                                                                                                                                                                                                             ; Unassigned ; 6       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i21~0                                                                                                                                                                                                                                                                                                                             ; Unassigned ; 6       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~2                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 26      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                             ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~1                                                                                                                                                                                                         ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                           ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                 ; Unassigned ; 4       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                 ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                             ; Unassigned ; 7       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|sync_inst|acl_sync_stall_latency_inst|i25~2                                                                                                                                                                                                                                                  ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                               ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~1                                                                                                                                                                                                           ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                             ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                   ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                               ; Unassigned ; 9       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                                                                 ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i83~2                                                                 ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~2                                             ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i83~2                                             ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2                                               ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i86~2                                               ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                     ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                 ; Unassigned ; 9       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                                       ; Unassigned ; 8       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|fast_incr_decr_counter|i57~2                                                                             ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|fast_incr_decr_counter|i86~2                                                                             ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|themerged_in_SE_in_i_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|i25~2                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|themerged_in_SE_sel_for_coalesced_delay_0|i25~2                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~2                                                                                                                                                                                                                                                                                                            ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2                                                                                                                                                                                                                                                                                                              ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 9       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~1                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i57~1                                                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|i38                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 44      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|i73~1                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 39      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i19~0                                                                                                                                                                                                                                                                                                               ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i54~1                                                                                                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~1                                                                                                                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 4       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|resetn_delayed[2]                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 3       ; Async. clear              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 21      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i54~2                                                           ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|i83~2                                                           ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|i49                                                                             ; Unassigned ; 7       ; Write enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                                               ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|i27~0                                                ; Unassigned ; 9       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|i27~0                                                ; Unassigned ; 9       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i57~2                                         ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|i86~2                                         ; Unassigned ; 3       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|sclrn                                                                           ; Unassigned ; 30      ; Async. clear, Sync. clear ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|acl_reset_handler_inst|GEN_PULSE_EXTENDER.count[4]                                                 ; Unassigned ; 8       ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|fast_incr_decr_counter|resetn_delayed[1]                                                           ; Unassigned ; 11      ; Sync. clear               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_f32_add70_push40_atax0_i_llvm_fpga_push_f32_add70_push40_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                                                  ; Unassigned ; 32      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push36_atax0_i_llvm_fpga_push_i32_j_235_push36_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                                                  ; Unassigned ; 12      ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3163_push37_atax0_i_llvm_fpga_push_i64_idxprom3163_push37_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                                      ; Unassigned ; 6       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv14_push35_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv14_push35_atax1_x|llreg.acl_low_latency_fifo_inst|data_out_reg_clock_en                                                                                                            ; Unassigned ; 7       ; Clock enable              ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|therst_sync|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                                         ; Unassigned ; 18      ; Sync. clear               ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|mux_intf.req.byteenable[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                            ; Unassigned ; 66      ; Sync. clear               ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|i7                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 76      ; Clock enable              ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|i7~0                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 95      ; Clock enable              ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 83      ; Clock enable              ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|next_read_item                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 4       ; Clock enable              ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst|GEN_RESET_PIPELINE.pipe[0][0]                                                                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 15      ; Sync. clear               ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|i30~1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|i30~4                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|i68~0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable              ;
; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 206     ; Async. clear              ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|decode3|rtl~0                                                                                                                                                                                                                                                                 ; Unassigned ; 32      ; Write enable              ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|decode3|rtl~1                                                                                                                                                                                                                                                                 ; Unassigned ; 32      ; Write enable              ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_sel~0                                                                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 32      ; Sync. clear               ;
; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_write[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 32      ; Write enable              ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|pipe_write[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 32      ; Write enable              ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|a[0].a|mux_intf.req.address[0]~5_ERTM0                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 38      ; Sync. clear               ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                                                              ; Unassigned ; 18      ; Sync. clear               ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo|i32~0                                                                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo|i32~2                                                                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 2       ; Clock enable              ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo|i84~0                                                                                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 7       ; Clock enable              ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][35]~ERTM                                                                                                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 38      ; Sync. clear               ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|pipe_write[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                ; Unassigned ; 32      ; Write enable              ;
; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Unassigned ; 13813   ; Clock                     ;
; resetn                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 3       ; Async. clear              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Floating Point DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------+-----------------------------------+------------------+------------+------------+------------+----------------------+---------------------+---------------------+--------------------------+-------------------------+-------------------------+-------------------+-------------------+--------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                             ; Mode                           ; Register Usage       ; Register Use Optimized for Timing ; accumulate_clock ; ax_clock   ; ay_clock   ; az_clock   ; accum_pipeline_clock ; ax_chainin_pl_clock ; mult_pipeline_clock ; accum_2nd_pipeline_clock ; ax_chainin_2nd_pl_clock ; mult_2nd_pipeline_clock ; accum_adder_clock ; adder_input_clock ; output_clock ; Dedicated Output Adder Chain ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------+-----------------------------------+------------------+------------+------------+------------+----------------------+---------------------+---------------------+--------------------------+-------------------------+-------------------------+-------------------+-------------------+--------------+------------------------------+
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add72_atax18|block_rsrvd_fix_impl_DSP0 ; Floating Point Sum of Products ; Partially registered ; yes                               ; --               ; Registered ; Registered ; Registered ; --                   ; Registered          ; Unregistered        ; --                       ; Unregistered            ; Registered              ; --                ; Registered        ; Registered   ; no                           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_impl_DSP0   ; Floating Point Sum of Products ; Partially registered ; yes                               ; --               ; Registered ; Registered ; Registered ; --                   ; Registered          ; Unregistered        ; --                       ; Unregistered            ; Registered              ; --                ; Registered        ; Registered   ; no                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------+-----------------------------------+------------------+------------+------------+------------+----------------------+---------------------+---------------------+--------------------------+-------------------------+-------------------------+-------------------+-------------------+--------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                   ;
+-------------------------------------------------------+---------------------------+---------------------------+
; Statistic                                             ; |                         ; atax_inst                 ;
+-------------------------------------------------------+---------------------------+---------------------------+
; ALMs needed [=A-B+C]                                  ; 5137.9 / 449280 ( 1 % )   ; 4837.4 / 449280 ( 1 % )   ;
;     [A] ALMs used in final placement                  ; 6334.0 / 449280 ( 1 % )   ; 6166.0 / 449280 ( 1 % )   ;
;     [B] Estimate of ALMs recoverable by dense packing ; 1407.0 / 449280 ( < 1 % ) ; 1339.5 / 449280 ( < 1 % ) ;
;     [C] Estimate of ALMs unavailable                  ; 210.9 / 449280 ( < 1 % )  ; 10.9 / 449280 ( < 1 % )   ;
; ALMs used for memory                                  ; 650.0                     ; 650.0                     ;
; Combinational ALUTs                                   ; 4917                      ; 4917                      ;
; Dedicated Logic Registers                             ; 12302 / 1797120 ( < 1 % ) ; 11901 / 1797120 ( < 1 % ) ;
; I/O Registers                                         ; 0                         ; 0                         ;
; Block Memory Bits                                     ; 339008                    ; 339008                    ;
; M20Ks                                                 ; 30 / 5461 ( < 1 % )       ; 30 / 5461 ( < 1 % )       ;
; DSP Blocks                                            ; 2 / 2592 ( < 1 % )        ; 2 / 2592 ( < 1 % )        ;
; Pins                                                  ; 0                         ; 0                         ;
; IOPLLs                                                ; 0                         ; 0                         ;
;                                                       ;                           ;                           ;
; Region Placement                                      ; -                         ; -                         ;
;                                                       ;                           ;                           ;
; Partition Ports                                       ;                           ;                           ;
;     -- Input Ports                                    ; 0                         ; 260                       ;
;     -- Output Ports                                   ; 0                         ; 140                       ;
;                                                       ;                           ;                           ;
; Connections                                           ;                           ;                           ;
;     -- Input Connections                              ; 15006                     ; 140                       ;
;     -- Registered Input Connections                   ; 279                       ; 136                       ;
;     -- Output Connections                             ; 140                       ; 15006                     ;
;     -- Registered Output Connections                  ; 140                       ; 13221                     ;
;                                                       ;                           ;                           ;
; Internal Connections                                  ;                           ;                           ;
;     -- Total Connections                              ; 15960                     ; 70859                     ;
;     -- Registered Connections                         ; 561                       ; 57951                     ;
;                                                       ;                           ;                           ;
; External Connections                                  ;                           ;                           ;
;     -- |                                              ; 0                         ; 15146                     ;
;     -- atax_inst                                      ; 15146                     ; 0                         ;
+-------------------------------------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------+
; Global & Other Fast Signals Summary                                                 ;
+-------------------------+----------------------+---------+--------------------------+
; Name                    ; Location             ; Fan-Out ; Clock Region             ;
+-------------------------+----------------------+---------+--------------------------+
; clock~FITTER_INSERTED_0 ; LABCELL_X97_Y147_N12 ; 15128   ; Sectors (2, 3) to (4, 4) ;
+-------------------------+----------------------+---------+--------------------------+


-------------------------------
; Global Signal Visualization ;
-------------------------------
This report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals Details                                                              ;
+---------------------------------------------------+----------------------------------------------+
; Property                                          ; Value                                        ;
+---------------------------------------------------+----------------------------------------------+
; Name                                              ; clock~FITTER_INSERTED_0                      ;
;     -- SDC Name                                   ; clock                                        ;
;     -- Source Node                                ; clock~FITTER_INSERTED_0                      ;
;     -- Source Type                                ; Combinational cell                           ;
;     -- Source Location                            ; LABCELL_X97_Y147_N12                         ;
;     -- Fan-Out                                    ; 15128                                        ;
;     -- Promotion Reason                           ; Automatically promoted                       ;
;     -- Clock Region                               ; Sectors (2, 3) to (4, 4)                     ;
;     -- Clock Partition Ownership for Preservation ; root_partition                               ;
;     -- Clock Region Size (in Sectors)             ; 3 x 2 (6 total)                              ;
;     -- Clock Region Bounding Box                  ; (62, 112) to (164, 183)                      ;
;     -- Clock Region Constraint                    ; SX2 SY3 SX4 SY4                              ;
;     -- Terminating Spine Index                    ; 3                                            ;
;     -- Path Length                                ; 1.5 clock sector wire(s) and 1 layer jump(s) ;
;         -- Length from Clock Source to Clock Tree ; 0.0 clock sector wire(s) and 1 layer jump(s) ;
;         -- Clock Tree Length                      ; 1.5 clock sector wire(s) and 0 layer jump(s) ;
+---------------------------------------------------+----------------------------------------------+
To visualize how these signals are routed, use the Chip Planner task "Report Clock Details".
To manually specify the size and placement of these signals, use the Assignment Editor to make Clock Region assignments.


+---------------------------------------------+
; Non-Global High Fan-Out Signals             ;
+----------------+---------+------------------+
; Name           ; Fan-Out ; Physical Fan-Out ;
+----------------+---------+------------------+
; atax_inst|~GND ; 733     ; 109              ;
+----------------+---------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                           ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+---------------+
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 24           ; 32           ; 24           ; yes                    ; no                      ; no                     ; yes                     ; 768    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X114_Y145_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                       ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 512          ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 12288  ; --                          ; --                          ; 512                         ; 1                           ; 512                 ; 1           ; 0     ; None ; M20K_X125_Y146_N0                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 194          ; 32           ; 194          ; yes                    ; no                      ; no                     ; yes                     ; 6208   ; 32                          ; 186                         ; 32                          ; 186                         ; 5952                ; 0           ; 10    ; None ; LAB_X151_Y151_N0, LAB_X146_Y152_N0, LAB_X146_Y153_N0, LAB_X146_Y155_N0, LAB_X146_Y156_N0, LAB_X146_Y154_N0, LAB_X151_Y150_N0, LAB_X146_Y150_N0, LAB_X146_Y149_N0, LAB_X146_Y148_N0 ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                       ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X129_Y159_N0, LAB_X129_Y160_N0                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X131_Y158_N0, LAB_X131_Y157_N0, LAB_X131_Y159_N0, LAB_X136_Y157_N0                                                                                                             ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 65           ; 32           ; 65           ; yes                    ; no                      ; no                     ; yes                     ; 2080   ; 32                          ; 63                          ; 32                          ; 63                          ; 2016                ; 0           ; 4     ; None ; LAB_X131_Y162_N0, LAB_X131_Y160_N0, LAB_X131_Y161_N0, LAB_X131_Y163_N0                                                                                                             ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X129_Y162_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                     ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X124_Y161_N0, LAB_X124_Y160_N0                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X129_Y157_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                     ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 256          ; 512          ; 256          ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 512                         ; 118                         ; 512                         ; 119                         ; 60928               ; 3           ; 0     ; None ; M20K_X135_Y160_N0, M20K_X135_Y161_N0, M20K_X135_Y159_N0                                                                                                                            ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                               ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 55                          ; 64                          ; 56                          ; 3584                ; 2           ; 0     ; None ; M20K_X145_Y159_N0, M20K_X135_Y158_N0                                                                                                                                               ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                               ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 55                          ; 64                          ; 56                          ; 3584                ; 2           ; 0     ; None ; M20K_X145_Y155_N0, M20K_X135_Y155_N0                                                                                                                                               ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                               ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 128          ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 128    ; --                          ; --                          ; 128                         ; 1                           ; 128                 ; 1           ; 0     ; None ; M20K_X135_Y164_N0                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 72           ; 32           ; 72           ; yes                    ; no                      ; no                     ; yes                     ; 2304   ; 32                          ; 57                          ; 32                          ; 57                          ; 1824                ; 0           ; 3     ; None ; LAB_X141_Y151_N0, LAB_X136_Y151_N0, LAB_X136_Y150_N0                                                                                                                               ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                                      ; M20K block ; Simple Dual Port ; Single Clock ; 128          ; 3            ; 128          ; 3            ; yes                    ; no                      ; yes                    ; yes                     ; 384    ; 128                         ; 1                           ; 128                         ; 2                           ; 256                 ; 1           ; 0     ; None ; M20K_X125_Y149_N0                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                       ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X124_Y157_N0, LAB_X124_Y155_N0                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X131_Y153_N0, LAB_X131_Y154_N0, LAB_X131_Y155_N0, LAB_X129_Y155_N0                                                                                                             ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 65           ; 32           ; 65           ; yes                    ; no                      ; no                     ; yes                     ; 2080   ; 32                          ; 63                          ; 32                          ; 63                          ; 2016                ; 0           ; 4     ; None ; LAB_X129_Y153_N0, LAB_X129_Y151_N0, LAB_X129_Y152_N0, LAB_X129_Y150_N0                                                                                                             ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X129_Y154_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                     ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X124_Y154_N0, LAB_X124_Y153_N0                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X131_Y156_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                         ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 256          ; 512          ; 256          ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 512                         ; 75                          ; 512                         ; 76                          ; 38912               ; 2           ; 0     ; None ; M20K_X135_Y147_N0, M20K_X135_Y148_N0                                                                                                                                               ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                           ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 11                          ; 64                          ; 12                          ; 768                 ; 1           ; 0     ; None ; M20K_X125_Y152_N0                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 8            ; 32           ; 8            ; yes                    ; no                      ; no                     ; yes                     ; 256    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X119_Y148_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 256          ; 512          ; 256          ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 512                         ; 44                          ; 512                         ; 45                          ; 23040               ; 2           ; 0     ; None ; M20K_X100_Y149_N0, M20K_X100_Y148_N0                                                                                                                                               ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 184          ; 32           ; 184          ; yes                    ; no                      ; no                     ; yes                     ; 5888   ; 32                          ; 45                          ; 32                          ; 45                          ; 1440                ; 0           ; 3     ; None ; LAB_X99_Y152_N0, LAB_X99_Y151_N0, LAB_X95_Y151_N0                                                                                                                                  ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                         ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 320          ; 512          ; 320          ; yes                    ; no                      ; yes                    ; yes                     ; 163840 ; 512                         ; 45                          ; 512                         ; 46                          ; 23552               ; 2           ; 0     ; None ; M20K_X100_Y152_N0, M20K_X100_Y153_N0                                                                                                                                               ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|ALTDPRAM_INSTANCE                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 64           ; 16           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 16                          ; 6                           ; 16                          ; 6                           ; 96                  ; 0           ; 1     ; None ; LAB_X99_Y155_N0                                                                                                                                                                    ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|ALTDPRAM_INSTANCE                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 64           ; 16           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 16                          ; 6                           ; 16                          ; 6                           ; 96                  ; 0           ; 1     ; None ; LAB_X104_Y155_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|ALTDPRAM_INSTANCE                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 2     ; None ; LAB_X99_Y159_N0, LAB_X95_Y159_N0                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                    ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 12           ; 8            ; 12           ; yes                    ; no                      ; no                     ; no                      ; 96     ; 8                           ; 12                          ; 8                           ; 12                          ; 96                  ; 0           ; 1     ; None ; LAB_X99_Y158_N0                                                                                                                                                                    ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 20           ; 8            ; 20           ; yes                    ; no                      ; no                     ; yes                     ; 160    ; 8                           ; 20                          ; 8                           ; 20                          ; 160                 ; 0           ; 1     ; None ; LAB_X104_Y158_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                     ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 12           ; 8            ; 12           ; yes                    ; no                      ; no                     ; no                      ; 96     ; 8                           ; 12                          ; 8                           ; 12                          ; 96                  ; 0           ; 1     ; None ; LAB_X109_Y160_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 4            ; 8            ; 4            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 8                           ; 4                           ; 8                           ; 4                           ; 32                  ; 0           ; 1     ; None ; LAB_X104_Y154_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                       ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 60           ; 8            ; 60           ; yes                    ; no                      ; no                     ; yes                     ; 480    ; 8                           ; 2                           ; 8                           ; 2                           ; 16                  ; 0           ; 1     ; None ; LAB_X104_Y153_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 4            ; 8            ; 4            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 8                           ; 2                           ; 8                           ; 2                           ; 16                  ; 0           ; 1     ; None ; LAB_X95_Y156_N0                                                                                                                                                                    ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 60           ; 8            ; 60           ; yes                    ; no                      ; no                     ; yes                     ; 480    ; 8                           ; 4                           ; 8                           ; 4                           ; 32                  ; 0           ; 1     ; None ; LAB_X95_Y155_N0                                                                                                                                                                    ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 184          ; 32           ; 184          ; yes                    ; no                      ; no                     ; yes                     ; 5888   ; 32                          ; 45                          ; 32                          ; 45                          ; 1440                ; 0           ; 3     ; None ; LAB_X104_Y149_N0, LAB_X104_Y152_N0, LAB_X104_Y150_N0                                                                                                                               ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                                      ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 98           ; 64           ; 98           ; yes                    ; no                      ; yes                    ; yes                     ; 6272   ; 64                          ; 38                          ; 64                          ; 39                          ; 2496                ; 1           ; 0     ; None ; M20K_X110_Y151_N0                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 120          ; 32           ; 120          ; yes                    ; no                      ; no                     ; yes                     ; 3840   ; 32                          ; 39                          ; 32                          ; 39                          ; 1248                ; 0           ; 2     ; None ; LAB_X109_Y155_N0, LAB_X109_Y154_N0                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                         ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 48           ; 512          ; 48           ; yes                    ; no                      ; yes                    ; yes                     ; 24576  ; 512                         ; 1                           ; 512                         ; 2                           ; 1024                ; 1           ; 0     ; None ; M20K_X115_Y149_N0                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|ALTDPRAM_INSTANCE                                                                                                                                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 128    ; 4                           ; 32                          ; 4                           ; 32                          ; 128                 ; 0           ; 2     ; None ; LAB_X114_Y158_N0, LAB_X114_Y156_N0                                                                                                                                                 ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1|ALTDPRAM_INSTANCE                                                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 8            ; 64           ; 8            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 512    ; 8                           ; 6                           ; 8                           ; 6                           ; 48                  ; 0           ; 1     ; None ; LAB_X119_Y158_N0                                                                                                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;               ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                           ; M20K block ; True Dual Port   ; Single Clock ; 4096         ; 32           ; 4096         ; 32           ; yes                    ; yes                     ; yes                    ; yes                     ; 131072 ; 4096                        ; 32                          ; 4096                        ; 32                          ; 131072              ; 8           ; 0     ; None ; M20K_X110_Y157_N0, M20K_X110_Y158_N0, M20K_X115_Y158_N0, M20K_X115_Y157_N0, M20K_X110_Y155_N0, M20K_X115_Y155_N0, M20K_X115_Y156_N0, M20K_X110_Y156_N0                             ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 512                         ; 31                          ; 512                         ; 32                          ; 16384               ; 1           ; 0     ; None ; M20K_X115_Y159_N0                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 512                         ; 31                          ; 512                         ; 32                          ; 16384               ; 1           ; 0     ; None ; M20K_X125_Y158_N0                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 512                         ; 31                          ; 512                         ; 32                          ; 16384               ; 1           ; 0     ; None ; M20K_X110_Y149_N0                                                                                                                                                                  ; Don't care          ; New data        ; New data        ; Off      ; No                     ; Yes           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Physical RAM Information                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------+-------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical RAM Location ; Physical RAM Usage Bits ; Physical RAM Usage Percentage ; Logical RAM Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------+-------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; M20K_X135_Y164_N0     ; 128                     ; 0.6                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                               ;
; M20K_X125_Y149_N0     ; 256                     ; 1.2                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                                      ;
; M20K_X125_Y146_N0     ; 512                     ; 2.5                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                       ;
; M20K_X125_Y152_N0     ; 768                     ; 3.8                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                           ;
; M20K_X115_Y149_N0     ; 1024                    ; 5.0                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                         ;
; M20K_X135_Y155_N0     ; 1024                    ; 5.0                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                               ;
; M20K_X135_Y158_N0     ; 1024                    ; 5.0                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                               ;
; M20K_X110_Y151_N0     ; 2496                    ; 12.2                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                                      ;
; M20K_X100_Y148_N0     ; 2560                    ; 12.5                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM ;
; M20K_X145_Y155_N0     ; 2560                    ; 12.5                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                               ;
; M20K_X145_Y159_N0     ; 2560                    ; 12.5                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                               ;
; M20K_X100_Y153_N0     ; 3072                    ; 15.0                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                         ;
; M20K_X110_Y156_N0     ; 4096                    ; 20.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                           ;
; M20K_X115_Y156_N0     ; 4096                    ; 20.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                           ;
; M20K_X110_Y149_N0     ; 16384                   ; 80.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                         ;
; M20K_X115_Y159_N0     ; 16384                   ; 80.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                         ;
; M20K_X125_Y158_N0     ; 16384                   ; 80.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                         ;
; M20K_X135_Y148_N0     ; 18432                   ; 90.0                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                         ;
; M20K_X135_Y159_N0     ; 19968                   ; 97.5                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                     ;
; M20K_X100_Y149_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM ;
; M20K_X100_Y152_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                         ;
; M20K_X110_Y155_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                           ;
; M20K_X110_Y157_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                           ;
; M20K_X110_Y158_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                           ;
; M20K_X115_Y155_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                           ;
; M20K_X115_Y157_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                           ;
; M20K_X115_Y158_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                                                                                                                                                                                                                                                                           ;
; M20K_X135_Y147_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                         ;
; M20K_X135_Y160_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                     ;
; M20K_X135_Y161_N0     ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|ALTERA_SYNCRAM                                                     ;
+-----------------------+-------------------------+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: This table shows up to 500 physical rams that are least utilized. You can change this number by setting PHYSICAL_RAM_RPT_MAX_ROW in qsf file.


+----------------------------------------------+
; Fitter DSP Block Usage Summary               ;
+--------------------------------+-------------+
; Statistic                      ; Number Used ;
+--------------------------------+-------------+
; Floating Point Sum of Products ; 2           ;
; Total number of DSP blocks     ; 2           ;
;                                ;             ;
+--------------------------------+-------------+


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5,138 / 449,280       ; 1 %   ;
; ALMs needed [=A-B+C]                                        ; 5,138                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6,277 / 449,280       ; 1 %   ;
;         [a] ALMs used for LUT logic and register circuitry  ; 2,073                 ;       ;
;         [b] ALMs used for LUT logic                         ; 896                   ;       ;
;         [c] ALMs used for register circuitry                ; 2,658                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 650                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,351 / 449,280       ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 212 / 449,280         ; < 1 % ;
;         [a] Due to location constrained logic               ; 1                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 8                     ;       ;
;         [c] Due to LAB input limits                         ; 3                     ;       ;
;         [d] Due to virtual I/Os                             ; 200                   ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 792 / 44,928          ; 2 %   ;
;     -- Logic LABs                                           ; 727                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 65                    ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 4,917                 ;       ;
;     -- 8 input functions                                    ; 3                     ;       ;
;     -- 7 input functions                                    ; 6                     ;       ;
;     -- 6 input functions                                    ; 321                   ;       ;
;     -- 5 input functions                                    ; 1,401                 ;       ;
;     -- 4 input functions                                    ; 705                   ;       ;
;     -- <=3 input functions                                  ; 2,481                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 4,813                 ;       ;
; Memory ALUT usage                                           ; 894                   ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 894                   ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 12,948                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- LAB logic registers:                             ;                       ;       ;
;             -- Primary logic registers                      ; 9,460 / 898,560       ; 1 %   ;
;             -- Secondary logic registers                    ; 1,555 / 898,560       ; < 1 % ;
;         -- Hyper-Registers:                                 ; 1,933                 ;       ;
;                                                             ;                       ;       ;
; Register control circuitry for power estimation             ; 393                   ;       ;
;                                                             ;                       ;       ;
; ALMs adjustment for power estimation                        ; 636                   ;       ;
;                                                             ;                       ;       ;
; I/O pins                                                    ; 0 / 666               ; 0 %   ;
;     -- Clock pins                                           ; 0 / 53                ; 0 %   ;
;     -- Dedicated input pins                                 ; 3 / 102               ; 3 %   ;
;                                                             ;                       ;       ;
; M20K blocks                                                 ; 30 / 5,461            ; < 1 % ;
; Total MLAB memory bits                                      ; 25,520                ;       ;
; Total block memory bits                                     ; 339,008 / 111,841,280 ; < 1 % ;
; Total block memory implementation bits                      ; 614,400 / 111,841,280 ; < 1 % ;
;                                                             ;                       ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 2 / 2,592             ; < 1 % ;
;     [A] Total Fixed Point DSP Blocks                        ; 0                     ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 2                     ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 0                     ;       ;
;                                                             ;                       ;       ;
; IOPLLs                                                      ; 0 / 9                 ; 0 %   ;
; Global signals                                              ; 1                     ;       ;
; Impedance control blocks                                    ; 0 / 16                ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 0.2% / 0.2% / 0.2%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 11.9% / 11.8% / 12.2% ;       ;
; Maximum fan-out                                             ; 16167                 ;       ;
; Highest non-global fan-out                                  ; 669                   ;       ;
; Total fan-out                                               ; 71826                 ;       ;
; Average fan-out                                             ; 3.56                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                   ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                                      ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |                                                                                                                                                            ; 5137.9 (300.5)       ; 6334.0 (168.0)                   ; 1407.0 (67.5)                                     ; 210.9 (200.0)                    ; 650.0 (0.0)          ; 4917 (0)            ; 12948 (401)               ; 0 (0)         ; 339008            ; 30    ; 2          ; 0    ; 0 (0)  ; |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; quartus_compile                                                  ; altera_work  ;
;    |atax_inst|                                                                                                                                               ; 4837.4 (0.5)         ; 6166.0 (0.5)                     ; 1339.5 (0.0)                                      ; 10.9 (0.0)                       ; 650.0 (0.0)          ; 4917 (1)            ; 12547 (0)                 ; 0 (0)         ; 339008            ; 30    ; 2          ; 0    ; 0 (0)  ; atax_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax                                                             ; atax         ;
;       |atax_internal_inst|                                                                                                                                   ; 4836.9 (0.0)         ; 6165.5 (0.0)                     ; 1339.5 (0.0)                                      ; 10.9 (0.0)                       ; 650.0 (0.0)          ; 4916 (0)            ; 12547 (0)                 ; 0 (0)         ; 339008            ; 30    ; 2          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_internal                                                    ; N/A          ;
;          |atax_internal|                                                                                                                                     ; 4491.4 (0.3)         ; 5697.8 (0.5)                     ; 1214.8 (0.2)                                      ; 8.4 (0.0)                        ; 650.0 (0.0)          ; 4664 (1)            ; 11343 (0)                 ; 0 (0)         ; 158784            ; 19    ; 2          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_function_wrapper                                            ; N/A          ;
;             |theatax_function|                                                                                                                               ; 4483.7 (0.0)         ; 5686.6 (0.0)                     ; 1211.2 (0.0)                                      ; 8.4 (0.0)                        ; 650.0 (0.0)          ; 4652 (0)            ; 11318 (0)                 ; 0 (0)         ; 158784            ; 19    ; 2          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_function                                                    ; N/A          ;
;                |thebb_atax_B0_runOnce|                                                                                                                       ; 137.3 (0.0)          ; 194.3 (0.0)                      ; 56.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 200 (0)             ; 343 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; atax_bb_B0_runOnce                                               ; N/A          ;
;                   |theatax_B0_runOnce_merge|                                                                                                                 ; 17.9 (0.0)           ; 24.7 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_B0_runOnce_merge                                            ; N/A          ;
;                      |theatax_B0_runOnce_merge_storage|                                                                                                      ; 17.9 (0.0)           ; 24.7 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_B0_runOnce_merge_storage                                    ; N/A          ;
;                         |theatax_B0_runOnce_merge_storage|                                                                                                   ; 16.0 (0.0)           ; 21.7 (0.0)                       ; 5.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|theatax_B0_runOnce_merge_storage                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 16.0 (2.3)           ; 21.7 (4.1)                       ; 5.6 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (6)              ; 34 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|theatax_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 6.6 (5.5)            ; 8.8 (7.3)                        ; 2.2 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|theatax_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|theatax_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 7.1 (5.9)            ; 8.8 (7.3)                        ; 1.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|theatax_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|theatax_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B0_runOnce_stall_region|                                                                                                       ; 119.4 (0.6)          ; 169.6 (1.2)                      ; 50.2 (0.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 174 (1)             ; 303 (3)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B0_runOnce_stall_region                                  ; N/A          ;
;                      |thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|                                                                                           ; 53.4 (0.0)           ; 78.0 (0.0)                       ; 24.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 138 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0                                                                                                                                                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_token_i1_wt_limpop_0                        ; N/A          ;
;                         |thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|                                                                                        ; 53.4 (0.0)           ; 78.0 (0.0)                       ; 24.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 138 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1                                                                                                                                                                                                                                                                                                                                       ; acl_pop_stall_latency                                            ; N/A          ;
;                            |downstream_fifo|                                                                                                                 ; 17.1 (0.0)           ; 23.9 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|downstream_fifo                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 17.1 (2.7)           ; 23.9 (3.9)                       ; 6.8 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (7)              ; 42 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 5.8 (4.7)            ; 8.5 (7.0)                        ; 2.7 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_full.almost_full_inst|                                                                                         ; 8.6 (7.5)            ; 11.5 (10.0)                      ; 2.9 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                            |sync_inst|                                                                                                                       ; 9.6 (2.5)            ; 16.3 (5.6)                       ; 6.7 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (4)              ; 34 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|sync_inst                                                                                                                                                                                                                                                                                                                             ; acl_sync_predicate_nonblocking                                   ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|sync_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                               |acl_sync_stall_latency_inst|                                                                                                  ; 6.6 (6.1)            ; 9.9 (9.1)                        ; 3.3 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 19 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|sync_inst|acl_sync_stall_latency_inst                                                                                                                                                                                                                                                                                                 ; acl_sync_stall_latency                                           ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|sync_inst|acl_sync_stall_latency_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                            |upstream_fifo|                                                                                                                   ; 26.7 (0.0)           ; 37.8 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo                                                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 26.7 (3.5)           ; 37.8 (6.9)                       ; 11.0 (3.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (9)              ; 62 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 6.6 (5.3)            ; 8.6 (7.1)                        ; 2.0 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_empty.almost_empty_inst|                                                                                       ; 7.7 (6.6)            ; 10.2 (8.8)                       ; 2.5 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_full.almost_full_inst|                                                                                         ; 8.9 (7.8)            ; 12.0 (10.5)                      ; 3.1 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_push_token_i1_wt_limpush_atax1|                                                                                         ; 63.3 (0.0)           ; 87.4 (0.0)                       ; 24.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 156 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1                                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_push_token_i1_wt_limpush_0                      ; N/A          ;
;                         |thei_llvm_fpga_push_token_i1_wt_limpush_atax1|                                                                                      ; 63.3 (1.4)           ; 87.4 (3.5)                       ; 24.1 (2.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (4)              ; 156 (7)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1                                                                                                                                                                                                                                                                                                                                   ; acl_push_stall_latency                                           ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                            |backedge_fifo_almost_empty|                                                                                                      ; 7.5 (6.4)            ; 10.7 (9.2)                       ; 3.2 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|backedge_fifo_almost_empty                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|backedge_fifo_almost_empty|acl_reset_handler_inst                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                            |backedge_fifo_almost_full|                                                                                                       ; 9.2 (7.9)            ; 10.9 (9.4)                       ; 1.7 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|backedge_fifo_almost_full                                                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|backedge_fifo_almost_full|acl_reset_handler_inst                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                            |backedge_fifo_early_valid|                                                                                                       ; 8.6 (7.4)            ; 10.9 (9.4)                       ; 2.4 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|backedge_fifo_early_valid                                                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|backedge_fifo_early_valid|acl_reset_handler_inst                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                            |desync_inst|                                                                                                                     ; 2.6 (2.2)            ; 4.6 (3.6)                        ; 1.9 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 10 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|desync_inst                                                                                                                                                                                                                                                                                                                       ; acl_desync_predicate_nonblocking                                 ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|desync_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                            |downstream_fifo|                                                                                                                 ; 15.8 (0.0)           ; 22.5 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|downstream_fifo                                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 15.8 (2.3)           ; 22.5 (4.0)                       ; 6.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (5)              ; 40 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 7.1 (5.9)            ; 9.0 (7.5)                        ; 1.9 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_full.almost_full_inst|                                                                                         ; 6.4 (5.3)            ; 9.5 (8.0)                        ; 3.1 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                            |upstream_fifo|                                                                                                                   ; 17.9 (0.0)           ; 23.5 (0.0)                       ; 5.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|upstream_fifo                                                                                                                                                                                                                                                                                                                     ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 17.9 (2.8)           ; 23.5 (4.7)                       ; 5.6 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (6)              ; 41 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                          ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 7.0 (5.8)            ; 8.5 (7.0)                        ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_full.almost_full_inst|                                                                                         ; 8.0 (6.9)            ; 10.3 (8.8)                       ; 2.3 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                      |therst_sync|                                                                                                                           ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B10|                                                                                                                              ; 109.4 (0.0)          ; 135.8 (0.0)                      ; 26.5 (0.0)                                        ; 0.1 (0.0)                        ; 10.0 (0.0)           ; 148 (0)             ; 221 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B10                                                      ; N/A          ;
;                   |theatax_B10_merge|                                                                                                                        ; 44.3 (0.0)           ; 49.5 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 50 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B10_merge                                                   ; N/A          ;
;                      |theatax_B10_merge_storage|                                                                                                             ; 44.3 (0.0)           ; 49.5 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 50 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_B10_merge_storage                                           ; N/A          ;
;                         |theatax_B10_merge_storage|                                                                                                          ; 42.4 (0.0)           ; 46.5 (0.0)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 50 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 42.4 (2.3)           ; 46.5 (3.2)                       ; 4.1 (0.9)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 50 (6)              ; 61 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 6.5 (5.3)            ; 7.8 (6.3)                        ; 1.3 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |gen_ram.gen_mlab.altdpram_component|                                                                                          ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                    ; altdpram                                                         ; N/A          ;
;                                  |auto_generated|                                                                                                            ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                                     ; dpram_oi42                                                       ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 7.4 (6.3)            ; 8.1 (6.6)                        ; 0.6 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                               |ram_rd_addr_inst|                                                                                                             ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                               |ram_wr_addr_inst|                                                                                                             ; 2.8 (0.0)            ; 3.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 10.2 (8.9)           ; 11.5 (10.0)                      ; 1.3 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B10_stall_region|                                                                                                              ; 65.1 (1.4)           ; 86.2 (1.5)                       ; 21.3 (0.1)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 98 (1)              ; 154 (5)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_bb_B10_stall_region                                         ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|                                                                                        ; 61.9 (0.0)           ; 82.2 (0.0)                       ; 20.5 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 97 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0                                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_push_i1_memdep_phi_push20_0                     ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|                                                                                     ; 61.9 (0.0)           ; 82.2 (0.0)                       ; 20.5 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 97 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1                                                                                                                                                                                                                                                                                                                                               ; acl_push_stall_latency_zero_width                                ; N/A          ;
;                            |acl_push_stall_latency_inst|                                                                                                     ; 61.9 (0.0)           ; 82.2 (0.0)                       ; 20.5 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 97 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst                                                                                                                                                                                                                                                                                                                   ; acl_push_stall_latency                                           ; N/A          ;
;                               |backedge_fifo|                                                                                                                ; 27.2 (0.0)           ; 36.2 (0.0)                       ; 9.1 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo                                                                                                                                                                                                                                                                                                     ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 27.2 (4.1)           ; 36.2 (5.7)                       ; 9.1 (1.6)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 41 (9)              ; 63 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                          ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 6.3 (5.1)            ; 9.0 (7.5)                        ; 2.7 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_empty.almost_empty_inst|                                                                                    ; 8.1 (7.0)            ; 10.6 (9.1)                       ; 2.6 (2.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 8.7 (7.6)            ; 11.0 (9.5)                       ; 2.3 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |desync_inst|                                                                                                                  ; 2.1 (1.8)            ; 3.5 (3.0)                        ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 11 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|desync_inst                                                                                                                                                                                                                                                                                                       ; acl_desync_predicate_nonblocking                                 ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|desync_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                               |downstream_fifo|                                                                                                              ; 15.2 (0.0)           ; 19.9 (0.0)                       ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|downstream_fifo                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 15.2 (2.0)           ; 19.9 (3.0)                       ; 4.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (5)              ; 36 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 7.2 (6.0)            ; 7.9 (6.4)                        ; 0.8 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 6.0 (4.9)            ; 9.0 (7.5)                        ; 3.0 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                               |upstream_fifo|                                                                                                                ; 17.3 (0.0)           ; 22.5 (0.0)                       ; 5.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|upstream_fifo                                                                                                                                                                                                                                                                                                     ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 17.3 (2.0)           ; 22.5 (3.3)                       ; 5.1 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (6)              ; 33 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                          ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 6.7 (5.6)            ; 8.8 (7.3)                        ; 2.1 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 8.6 (7.3)            ; 10.4 (8.9)                       ; 1.8 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                      |therst_sync|                                                                                                                           ; 1.9 (1.9)            ; 2.6 (2.6)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B11|                                                                                                                              ; 28.1 (0.0)           ; 37.2 (0.0)                       ; 9.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B11                                                      ; N/A          ;
;                   |theatax_B11_merge|                                                                                                                        ; 27.6 (0.0)           ; 36.6 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B11_merge                                                   ; N/A          ;
;                      |theatax_B11_merge_storage|                                                                                                             ; 27.6 (0.0)           ; 36.6 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 51 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_B11_merge_storage                                           ; N/A          ;
;                         |theatax_B11_merge_storage|                                                                                                          ; 25.7 (0.0)           ; 33.6 (0.0)                       ; 7.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 25.7 (2.4)           ; 33.6 (3.8)                       ; 7.9 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (6)              ; 45 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 6.1 (4.9)            ; 9.0 (7.5)                        ; 2.9 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 7.7 (6.6)            ; 9.0 (7.5)                        ; 1.3 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 9.5 (8.2)            ; 11.7 (10.2)                      ; 2.2 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B11_stall_region|                                                                                                              ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_bb_B11_stall_region                                         ; N/A          ;
;                |thebb_atax_B12|                                                                                                                              ; 184.0 (0.0)          ; 248.4 (0.0)                      ; 64.5 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 296 (0)             ; 517 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B12                                                      ; N/A          ;
;                   |theatax_B12_merge|                                                                                                                        ; 34.8 (0.0)           ; 43.6 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B12_merge                                                   ; N/A          ;
;                      |theatax_B12_merge_storage|                                                                                                             ; 34.8 (0.0)           ; 43.6 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_B12_merge_storage                                           ; N/A          ;
;                         |theatax_B12_merge_storage|                                                                                                          ; 32.9 (0.0)           ; 40.8 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 32.9 (2.6)           ; 40.8 (4.2)                       ; 7.8 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (7)              ; 66 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 6.2 (5.2)            ; 7.5 (6.2)                        ; 1.3 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 7.3 (6.1)            ; 8.1 (6.6)                        ; 0.8 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_empty.almost_empty_inst|                                                                                          ; 8.6 (7.5)            ; 10.3 (8.8)                       ; 1.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 8.2 (6.9)            ; 10.6 (9.1)                       ; 2.4 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|theatax_B12_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 2.8 (2.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|theatax_B12_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B12_stall_region|                                                                                                              ; 149.2 (1.6)          ; 204.8 (3.0)                      ; 55.7 (1.4)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 247 (3)             ; 445 (8)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_bb_B12_stall_region                                         ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|                                                                       ; 147.6 (0.1)          ; 201.8 (0.3)                      ; 54.3 (0.2)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 244 (0)             ; 437 (1)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_sfc_s_c0_in_for_body73_s_c0_enter18714_atax1              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|                                                       ; 51.3 (1.1)           ; 68.3 (1.8)                       ; 17.1 (0.9)                                        ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 82 (4)              ; 117 (2)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body73_s_c0_exit191_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|                                          ; 30.2 (0.0)           ; 40.6 (0.0)                       ; 10.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 67 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x                                                                                                                                                                                                         ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t191_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|                                                           ; 30.2 (0.0)           ; 40.6 (0.0)                       ; 10.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 67 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0                                                                                                                                      ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 30.2 (2.8)           ; 40.6 (4.6)                       ; 10.4 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (8)              ; 67 (9)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst                                                                                                           ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 11.3 (10.0)          ; 13.6 (12.1)                      ; 2.3 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_m20k.altera_syncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                           ; altera_syncram                                                   ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                            ; altera_syncram_u872                                              ; N/A          ;
;                                           |altera_syncram_impl1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                       ; altera_syncram_impl_s9h4                                         ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 2.2 (0.0)            ; 4.2 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.2 (2.2)            ; 4.2 (4.2)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 2.8 (0.0)            ; 4.3 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.8 (2.8)            ; 4.3 (4.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.1 (9.9)           ; 13.8 (12.3)                      ; 2.8 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                  ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|                                                ; 20.0 (0.0)           ; 25.8 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector                                                                                                                                                                                                               ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0004_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|                                             ; 20.0 (0.0)           ; 25.8 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector                                                                                                                              ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.0 (3.0)            ; 4.2 (4.2)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|acl_reset_handler_inst                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 16.9 (13.4)          ; 21.7 (17.3)                      ; 4.7 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (19)             ; 43 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|fast_incr_decr_counter                                                                                                       ; acl_tessellated_incr_decr_decr                                   ; N/A          ;
;                                     |gen_tess_hi.acl_tessellated_incr_decr_inst|                                                                             ; 3.5 (3.5)            ; 4.3 (4.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst                                                            ; acl_tessellated_incr_decr                                        ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|                                                              ; 86.0 (69.3)          ; 118.4 (98.5)                     ; 32.3 (29.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 150 (141)           ; 284 (231)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x                                                                                                                                                                                                                                                                                                       ; atax_i_sfc_logic_s_c0_in_for_body73_s_c0_enter18714_atax0        ; N/A          ;
;                            |redist0_i_exitcond22_atax18_cmp_nsign_q_7|                                                                                       ; 1.5 (1.5)            ; 3.1 (3.1)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist0_i_exitcond22_atax18_cmp_nsign_q_7                                                                                                                                                                                                                                                             ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax16_atax12|                                                                                        ; 4.8 (0.0)            ; 6.1 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax12                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_mem_unnamed_16_atax0                            ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_atax16_atax1|                                                                                      ; 4.8 (0.0)            ; 6.1 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax12|thei_llvm_fpga_mem_unnamed_atax16_atax1                                                                                                                                                                                                                      ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                                                            ; 4.8 (4.6)            ; 6.1 (5.8)                        ; 1.3 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax12|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read                                                                                                                                                                                                       ; lsu_pipelined_read                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 0.3 (0.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax16_atax12|thei_llvm_fpga_mem_unnamed_atax16_atax1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_push_i1_atax_b12_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b12_next_iter_isreal_push_atax1_x|          ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b12_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b12_next_iter_isreal_push_atax1_x                                                                                                                                                                                ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b12_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b12_next_iter_isreal_push_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_334_push22_atax0_i_llvm_fpga_push_i32_i_334_push22_atax1_x|                                            ; 8.3 (0.0)            ; 8.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_334_push22_atax0_i_llvm_fpga_push_i32_i_334_push22_atax1_x                                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_334_push22_atax0_i_llvm_fpga_push_i32_i_334_push22_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                  ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax1_x|                      ; 1.9 (0.0)            ; 1.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax1_x                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv20_push21_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                            ; acl_low_latency_fifo                                             ; N/A          ;
;                         |theloop_admit|                                                                                                                      ; 8.6 (5.0)            ; 12.2 (7.0)                       ; 3.5 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (7)              ; 29 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|theloop_admit                                                                                                                                                                                                                                                                                                                                                               ; acl_loop_admit                                                   ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|theloop_admit|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |fork_latency_match|                                                                                                              ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|theloop_admit|fork_latency_match                                                                                                                                                                                                                                                                                                                                            ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |kernel_downstream_latency_match|                                                                                                 ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|theloop_admit|kernel_downstream_latency_match                                                                                                                                                                                                                                                                                                                               ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |latency_counter_upstream_data_latency|                                                                                           ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|theloop_admit|latency_counter_upstream_data_latency                                                                                                                                                                                                                                                                                                                         ; latency_counter                                                  ; N/A          ;
;                            |latency_counter_upstream_empty|                                                                                                  ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|theloop_admit|latency_counter_upstream_empty                                                                                                                                                                                                                                                                                                                                ; latency_counter                                                  ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.5 (1.5)            ; 2.7 (2.7)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B13|                                                                                                                              ; 127.2 (0.0)          ; 171.2 (0.0)                      ; 44.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 177 (0)             ; 292 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B13                                                      ; N/A          ;
;                   |theatax_B13_merge|                                                                                                                        ; 26.5 (0.0)           ; 35.2 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B13_merge                                                   ; N/A          ;
;                      |theatax_B13_merge_storage|                                                                                                             ; 26.5 (0.0)           ; 35.2 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_B13_merge_storage                                           ; N/A          ;
;                         |theatax_B13_merge_storage|                                                                                                          ; 24.6 (0.0)           ; 32.4 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 24.6 (2.8)           ; 32.4 (3.8)                       ; 7.8 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (6)              ; 55 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 5.9 (4.7)            ; 8.2 (6.8)                        ; 2.4 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 6.6 (5.5)            ; 8.5 (7.0)                        ; 1.9 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 9.3 (8.1)            ; 11.8 (10.3)                      ; 2.5 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 2.8 (2.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B13_stall_region|                                                                                                              ; 100.8 (0.8)          ; 136.0 (1.3)                      ; 35.2 (0.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 140 (0)             ; 231 (4)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_bb_B13_stall_region                                         ; N/A          ;
;                      |thei_iowr_bl_return_atax_unnamed_atax17_atax0|                                                                                         ; 36.6 (0.0)           ; 45.9 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0                                                                                                                                                                                                                                                                                                                                                                                               ; atax_i_iowr_bl_return_unnamed_atax17_atax0                       ; N/A          ;
;                         |theiowr|                                                                                                                            ; 34.5 (0.0)           ; 42.9 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr                                                                                                                                                                                                                                                                                                                                                                                       ; hld_iowr                                                         ; N/A          ;
;                            |GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|                                                                                   ; 34.5 (0.8)           ; 42.9 (1.0)                       ; 8.4 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (2)              ; 65 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst                                                                                                                                                                                                                                                                                                                                         ; hld_iowr_stall_latency                                           ; N/A          ;
;                               |GEN_DOWN_OCC.down_almost_full_inst|                                                                                           ; 7.8 (6.7)            ; 10.2 (8.7)                       ; 2.3 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                               |GEN_DOWN_OCC.down_has_one_inst|                                                                                               ; 6.1 (4.9)            ; 8.0 (6.5)                        ; 1.9 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |GEN_SIDE_FIFO.delay_write_interface_of_side_fifo|                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.delay_write_interface_of_side_fifo                                                                                                                                                                                                                                                                                        ; acl_shift_register_no_reset                                      ; N/A          ;
;                               |GEN_SIDE_FIFO.side_almost_full_inst|                                                                                          ; 9.0 (7.8)            ; 10.3 (8.8)                       ; 1.2 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst                                                                                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                               |GEN_SIDE_FIFO.side_fifo|                                                                                                      ; 9.9 (0.0)            ; 12.0 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 9.9 (1.8)            ; 12.0 (3.0)                       ; 2.1 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (4)              ; 17 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 8.1 (7.0)            ; 9.0 (7.5)                        ; 0.9 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                               |delayed_i_stall_inst|                                                                                                         ; 0.6 (0.6)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|delayed_i_stall_inst                                                                                                                                                                                                                                                                                                                    ; acl_shift_register_no_reset                                      ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|therst_sync                                                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_push_token_i1_throttle_push_atax1|                                                                                      ; 61.5 (0.0)           ; 85.8 (0.0)                       ; 24.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 150 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1                                                                                                                                                                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_token_i1_throttle_push_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_token_i1_throttle_push_atax1|                                                                                   ; 61.5 (1.9)           ; 85.8 (3.7)                       ; 24.3 (1.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (4)              ; 150 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1                                                                                                                                                                                                                                                                                                                                           ; acl_push_stall_latency                                           ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                            |backedge_fifo_almost_empty|                                                                                                      ; 7.5 (6.4)            ; 12.3 (10.8)                      ; 4.8 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|backedge_fifo_almost_empty                                                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|backedge_fifo_almost_empty|acl_reset_handler_inst                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                            |backedge_fifo_almost_full|                                                                                                       ; 7.9 (6.6)            ; 9.6 (8.1)                        ; 1.8 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|backedge_fifo_almost_full                                                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|backedge_fifo_almost_full|acl_reset_handler_inst                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                            |backedge_fifo_early_valid|                                                                                                       ; 8.2 (7.1)            ; 11.0 (9.5)                       ; 2.8 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|backedge_fifo_early_valid                                                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|backedge_fifo_early_valid|acl_reset_handler_inst                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                            |desync_inst|                                                                                                                     ; 2.2 (1.9)            ; 4.5 (3.5)                        ; 2.3 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 11 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|desync_inst                                                                                                                                                                                                                                                                                                                               ; acl_desync_predicate_nonblocking                                 ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|desync_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |downstream_fifo|                                                                                                                 ; 15.6 (0.0)           ; 20.6 (0.0)                       ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|downstream_fifo                                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 15.6 (2.2)           ; 20.6 (3.1)                       ; 5.0 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (5)              ; 36 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 6.2 (5.0)            ; 8.5 (7.0)                        ; 2.3 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_full.almost_full_inst|                                                                                         ; 7.2 (6.1)            ; 9.0 (7.5)                        ; 1.8 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                            |upstream_fifo|                                                                                                                   ; 17.8 (0.0)           ; 23.0 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|upstream_fifo                                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 17.8 (2.3)           ; 23.0 (3.9)                       ; 5.2 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (6)              ; 37 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 7.3 (6.2)            ; 8.1 (6.6)                        ; 0.8 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_full.almost_full_inst|                                                                                         ; 8.1 (6.8)            ; 11.0 (9.5)                       ; 2.9 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                      |therst_sync|                                                                                                                           ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B1_start|                                                                                                                         ; 575.7 (0.0)          ; 778.6 (0.0)                      ; 202.9 (0.0)                                       ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 368 (0)             ; 1701 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; atax_bb_B1_start                                                 ; N/A          ;
;                   |theatax_B1_start_merge|                                                                                                                   ; 35.2 (0.0)           ; 45.2 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge                                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_B1_start_merge                                              ; N/A          ;
;                      |theatax_B1_start_merge_storage|                                                                                                        ; 35.2 (0.0)           ; 45.2 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_B1_start_merge_storage                                      ; N/A          ;
;                         |theatax_B1_start_merge_storage|                                                                                                     ; 33.3 (0.0)           ; 42.2 (0.0)                       ; 8.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage                                                                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 33.3 (3.3)           ; 42.2 (4.5)                       ; 8.9 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (7)              ; 66 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 6.1 (5.1)            ; 7.6 (6.3)                        ; 1.5 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 6.9 (5.7)            ; 7.5 (6.0)                        ; 0.6 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_empty.almost_empty_inst|                                                                                          ; 8.9 (7.8)            ; 11.3 (9.8)                       ; 2.4 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 8.1 (6.9)            ; 11.3 (9.8)                       ; 3.3 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|theatax_B1_start_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|theatax_B1_start_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B1_start_stall_region|                                                                                                         ; 540.5 (93.0)         ; 733.4 (124.9)                    ; 192.9 (31.9)                                      ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 319 (2)             ; 1629 (394)                ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                   ; atax_bb_B1_start_stall_region                                    ; N/A          ;
;                      |thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|                                                                                  ; 207.3 (0.0)          ; 265.9 (0.0)                      ; 58.6 (0.0)                                        ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 92 (0)              ; 487 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_iord_bl_call_unnamed_atax1_atax0                          ; N/A          ;
;                         |theiord|                                                                                                                            ; 205.6 (0.0)          ; 263.1 (0.0)                      ; 57.5 (0.0)                                        ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 92 (0)              ; 481 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                                                                      ; hld_iord                                                         ; N/A          ;
;                            |GEN_STALL_LATENCY.hld_iord_stall_latency_inst|                                                                                   ; 205.6 (0.5)          ; 263.1 (1.1)                      ; 57.5 (0.6)                                        ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 92 (3)              ; 481 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst                                                                                                                                                                                                                                                                                                                        ; hld_iord_stall_latency                                           ; N/A          ;
;                               |GEN_DOWN_OCC.down_almost_full_inst|                                                                                           ; 7.1 (6.0)            ; 9.5 (8.0)                        ; 2.4 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst                                                                                                                                                                                                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                               |GEN_DOWN_OCC.down_has_one_inst|                                                                                               ; 7.4 (6.2)            ; 9.5 (8.0)                        ; 2.1 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst                                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_has_one_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                               |GEN_UP_OCC.o_stall_inst|                                                                                                      ; 8.3 (7.2)            ; 10.0 (8.7)                       ; 1.7 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst                                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.o_stall_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                               |GEN_UP_OCC.up_fifo_has_one_inst|                                                                                              ; 6.3 (5.2)            ; 7.7 (6.2)                        ; 1.4 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |delay_write_interface_of_side_fifo|                                                                                           ; 45.1 (45.1)          ; 89.6 (89.6)                      ; 44.5 (44.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 187 (187)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo                                                                                                                                                                                                                                                                                     ; acl_shift_register_no_reset                                      ; N/A          ;
;                               |delayed_i_stall_inst|                                                                                                         ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delayed_i_stall_inst                                                                                                                                                                                                                                                                                                   ; acl_shift_register_no_reset                                      ; N/A          ;
;                               |delayed_side_incr_inst|                                                                                                       ; 0.1 (0.1)            ; 0.2 (0.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delayed_side_incr_inst                                                                                                                                                                                                                                                                                                 ; acl_shift_register_no_reset                                      ; N/A          ;
;                               |down_empty_decr_inst|                                                                                                         ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|down_empty_decr_inst                                                                                                                                                                                                                                                                                                   ; acl_shift_register_no_reset                                      ; N/A          ;
;                               |side_fifo|                                                                                                                    ; 115.5 (0.0)          ; 117.6 (0.0)                      ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 29 (0)              ; 213 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 115.5 (2.6)          ; 117.6 (3.3)                      ; 2.1 (0.7)                                         ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 29 (6)              ; 213 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 6.6 (5.4)            ; 8.3 (6.8)                        ; 1.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 100.0 (0.0)          ; 100.0 (0.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 0 (0)               ; 186 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 100.0 (100.0)        ; 100.0 (100.0)                    ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 100.0 (100.0)        ; 0 (0)               ; 186 (186)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                ; dpram_gk42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 2.9 (0.0)            ; 3.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.9 (2.9)            ; 3.0 (3.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                               |side_fifo_full_inst|                                                                                                          ; 7.7 (6.5)            ; 9.3 (7.8)                        ; 1.6 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                               |side_fifo_rdack_inst|                                                                                                         ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_rdack_inst                                                                                                                                                                                                                                                                                                   ; acl_shift_register_no_reset                                      ; N/A          ;
;                               |side_lookahead_has_one_inst|                                                                                                  ; 6.9 (5.8)            ; 7.7 (6.2)                        ; 0.7 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.8 (1.8)            ; 2.8 (2.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|                                                                                     ; 54.8 (0.0)           ; 77.7 (0.0)                       ; 22.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1                                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0                  ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|                                                                                  ; 54.8 (0.0)           ; 77.7 (0.0)                       ; 22.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 81 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1                                                                                                                                                                                                                                                                                                                               ; acl_pop_stall_latency                                            ; N/A          ;
;                            |downstream_fifo|                                                                                                                 ; 17.2 (0.0)           ; 25.7 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|downstream_fifo                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 17.2 (2.4)           ; 25.7 (4.7)                       ; 8.4 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (7)              ; 42 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 6.3 (5.1)            ; 8.7 (7.2)                        ; 2.4 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_full.almost_full_inst|                                                                                         ; 8.6 (7.5)            ; 12.3 (10.8)                      ; 3.7 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                            |sync_inst|                                                                                                                       ; 10.3 (3.2)           ; 13.5 (4.7)                       ; 3.2 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (4)              ; 33 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|sync_inst                                                                                                                                                                                                                                                                                                                     ; acl_sync_predicate_nonblocking                                   ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|sync_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                               |acl_sync_stall_latency_inst|                                                                                                  ; 6.7 (6.3)            ; 8.4 (7.9)                        ; 1.7 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 18 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|sync_inst|acl_sync_stall_latency_inst                                                                                                                                                                                                                                                                                         ; acl_sync_stall_latency                                           ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|sync_inst|acl_sync_stall_latency_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                            |upstream_fifo|                                                                                                                   ; 27.2 (0.0)           ; 38.5 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                                                   ; 27.2 (3.8)           ; 38.5 (6.7)                       ; 11.3 (2.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (9)              ; 68 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |addr_match_inst|                                                                                                           ; 6.2 (5.1)            ; 8.4 (6.9)                        ; 2.2 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_empty.almost_empty_inst|                                                                                       ; 7.8 (6.7)            ; 11.5 (10.0)                      ; 3.7 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |real_almost_full.almost_full_inst|                                                                                         ; 9.3 (8.1)            ; 11.9 (10.4)                      ; 2.6 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|                                                                            ; 48.6 (0.2)           ; 67.4 (0.2)                       ; 18.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (0)              ; 113 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_sfc_s_c0_in_wt_entry_s_c0_enter11_atax0                   ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|                                                            ; 40.3 (0.4)           ; 53.2 (0.6)                       ; 12.9 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (1)              ; 82 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_atax0      ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|                                               ; 24.6 (0.0)           ; 32.1 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x                                                                                                                                                                                                              ; atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_en0000exit_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0|                                                                ; 24.6 (0.0)           ; 32.1 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0                                                                                                                                                ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 24.6 (2.1)           ; 32.1 (3.8)                       ; 7.5 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (5)              ; 48 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0|ms.acl_mid_speed_fifo_inst                                                                                                                     ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 11.2 (9.9)           ; 13.2 (11.7)                      ; 2.0 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                              ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.3 (10.2)          ; 15.1 (13.6)                      ; 3.8 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                            ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|                                                     ; 15.3 (0.0)           ; 20.5 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector                                                                                                                                                                                                                    ; atax_i_llvm_fpga_sfc_exit_s_c0_out_wt_en0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|                                                  ; 15.3 (0.0)           ; 20.5 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector                                                                                                                                        ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|acl_reset_handler_inst                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 12.0 (8.5)           ; 16.5 (12.5)                      ; 4.5 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (15)             ; 28 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|fast_incr_decr_counter                                                                                                                 ; acl_tessellated_incr_decr_decr                                   ; N/A          ;
;                                     |gen_tess_hi.acl_tessellated_incr_decr_inst|                                                                             ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst                                                                      ; acl_tessellated_incr_decr                                        ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|                                                                   ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x                                                                                                                                                                                                                                                                                                       ; atax_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter11_atax0             ; N/A          ;
;                         |theloop_admit|                                                                                                                      ; 5.2 (2.2)            ; 9.0 (3.8)                        ; 3.8 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (4)              ; 20 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|theloop_admit                                                                                                                                                                                                                                                                                                                                                          ; acl_loop_admit                                                   ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|theloop_admit|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                            |kernel_downstream_latency_match|                                                                                                 ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|theloop_admit|kernel_downstream_latency_match                                                                                                                                                                                                                                                                                                                          ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |latency_counter_upstream_data_latency|                                                                                           ; 0.7 (0.7)            ; 1.1 (1.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|theloop_admit|latency_counter_upstream_data_latency                                                                                                                                                                                                                                                                                                                    ; latency_counter                                                  ; N/A          ;
;                            |latency_counter_upstream_empty|                                                                                                  ; 1.5 (1.5)            ; 2.7 (2.7)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|theloop_admit|latency_counter_upstream_empty                                                                                                                                                                                                                                                                                                                           ; latency_counter                                                  ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.7 (1.7)            ; 3.0 (3.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                      |thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|                                                                              ; 134.8 (0.0)          ; 194.4 (0.0)                      ; 59.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 486 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x                                                                                                                                                                                                                                                                                                                                                                          ; atax_i_sfc_s_c1_in_wt_entry_s_c1_enter_atax4                     ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|                                                            ; 41.1 (0.4)           ; 53.7 (0.6)                       ; 12.5 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (1)              ; 78 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x                                                                                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_sfc_exit_s_c1_out_wt_entry_s_c1_exit_atax0      ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|                                               ; 24.4 (0.0)           ; 33.6 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x                                                                                                                                                                                                                ; atax_i_llvm_fpga_sfc_exit_s_c1_out_wt_en0000exit_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0|                                                                ; 24.4 (0.0)           ; 33.6 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 24.4 (2.5)           ; 33.6 (5.2)                       ; 9.2 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (5)              ; 50 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst                                                                                                                       ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 11.3 (10.0)          ; 13.7 (12.2)                      ; 2.4 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 10.6 (9.5)           ; 14.7 (13.2)                      ; 4.1 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                              ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|                                                     ; 16.4 (0.0)           ; 19.5 (0.0)                       ; 3.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector                                                                                                                                                                                                                      ; atax_i_llvm_fpga_sfc_exit_s_c1_out_wt_en0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|                                                  ; 16.4 (0.0)           ; 19.5 (0.0)                       ; 3.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector                                                                                                                                          ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|acl_reset_handler_inst                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 13.1 (12.0)          ; 15.5 (14.0)                      ; 2.4 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|fast_incr_decr_counter                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_full_detector|fast_incr_decr_counter|acl_reset_handler_inst                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                         |thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|                                                                     ; 91.9 (47.2)          ; 137.8 (66.3)                     ; 45.9 (19.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 402 (195)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x                                                                                                                                                                                                                                                                                                           ; atax_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_atax0               ; N/A          ;
;                            |thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|                                                                      ; 14.3 (0.0)           ; 22.0 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_ffwd_source_p1024a64f32_unnamed_2_atax0         ; N/A          ;
;                               |thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1|                                                                   ; 14.3 (14.3)          ; 22.0 (22.0)                      ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax3|thei_llvm_fpga_ffwd_source_p1024a64f32_unnamed_atax2_atax1                                                                                                                                                                                     ; acl_ffwdsrc                                                      ; N/A          ;
;                            |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|                                                                         ; 15.5 (0.0)           ; 25.0 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_ffwd_source_p1024f32_unnamed_3_atax0            ; N/A          ;
;                               |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1|                                                                      ; 15.5 (15.5)          ; 25.0 (25.0)                      ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax4|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax3_atax1                                                                                                                                                                                           ; acl_ffwdsrc                                                      ; N/A          ;
;                            |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|                                                                         ; 14.8 (0.0)           ; 24.5 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_atax0            ; N/A          ;
;                               |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|                                                                      ; 14.8 (14.8)          ; 24.5 (24.5)                      ; 9.7 (9.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1                                                                                                                                                                                           ; acl_ffwdsrc                                                      ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.8 (1.8)            ; 3.0 (3.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                      |therst_sync|                                                                                                                           ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B2|                                                                                                                               ; 26.0 (0.0)           ; 35.0 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B2                                                       ; N/A          ;
;                   |theatax_B2_merge|                                                                                                                         ; 25.7 (0.0)           ; 34.4 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_B2_merge                                                    ; N/A          ;
;                      |theatax_B2_merge_storage|                                                                                                              ; 25.7 (0.0)           ; 34.4 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                                ; atax_B2_merge_storage                                            ; N/A          ;
;                         |theatax_B2_merge_storage|                                                                                                           ; 23.8 (0.0)           ; 31.4 (0.0)                       ; 7.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 23.8 (2.1)           ; 31.4 (3.4)                       ; 7.6 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (6)              ; 49 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 6.3 (4.9)            ; 7.1 (5.6)                        ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 6.6 (5.5)            ; 8.5 (7.0)                        ; 1.8 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 8.9 (7.6)            ; 12.5 (11.0)                      ; 3.6 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B2_stall_region|                                                                                                               ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B2_stall_region                                          ; N/A          ;
;                |thebb_atax_B3|                                                                                                                               ; 840.7 (0.0)          ; 1019.3 (0.0)                     ; 182.6 (0.0)                                       ; 4.0 (0.0)                        ; 140.0 (0.0)          ; 904 (0)             ; 2056 (0)                  ; 0 (0)         ; 68224             ; 8     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B3                                                       ; N/A          ;
;                   |theatax_B3_merge|                                                                                                                         ; 34.8 (0.0)           ; 45.1 (0.0)                       ; 10.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_B3_merge                                                    ; N/A          ;
;                      |theatax_B3_merge_storage|                                                                                                              ; 34.8 (0.0)           ; 45.1 (0.0)                       ; 10.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                                ; atax_B3_merge_storage                                            ; N/A          ;
;                         |theatax_B3_merge_storage|                                                                                                           ; 32.9 (0.0)           ; 42.1 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 32.9 (3.0)           ; 42.1 (5.3)                       ; 9.2 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (7)              ; 66 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 5.8 (4.9)            ; 7.2 (5.8)                        ; 1.3 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 7.4 (6.1)            ; 9.0 (7.5)                        ; 1.6 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_empty.almost_empty_inst|                                                                                          ; 8.6 (7.4)            ; 10.7 (9.2)                       ; 2.1 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 8.1 (6.9)            ; 9.9 (8.4)                        ; 1.8 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|theatax_B3_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|theatax_B3_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B3_stall_region|                                                                                                               ; 805.9 (137.2)        ; 974.2 (178.6)                    ; 172.3 (41.4)                                      ; 4.0 (0.0)                        ; 140.0 (0.0)          ; 855 (15)            ; 1984 (571)                ; 0 (0)         ; 68224             ; 8     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B3_stall_region                                          ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax7_atax3|                                                                                                ; 331.4 (0.0)          ; 356.5 (0.0)                      ; 29.2 (0.0)                                        ; 4.0 (0.0)                        ; 140.0 (0.0)          ; 301 (0)             ; 588 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_mem_unnamed_7_atax0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax7_atax1|                                                                                             ; 329.6 (0.0)          ; 353.5 (0.0)                      ; 28.0 (0.0)                                        ; 4.0 (0.0)                        ; 140.0 (0.0)          ; 301 (0)             ; 582 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1                                                                                                                                                                                                                                                                                                                                                                 ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                  ; 329.6 (14.3)         ; 353.5 (14.8)                     ; 28.0 (0.4)                                        ; 4.0 (0.0)                        ; 140.0 (0.0)          ; 301 (41)            ; 582 (11)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                                                  ; lsu_pipelined_read                                               ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                               |data_fifo|                                                                                                                    ; 47.3 (0.0)           ; 48.2 (0.0)                       ; 4.7 (0.0)                                         ; 3.8 (0.0)                        ; 20.0 (0.0)           ; 38 (0)              ; 86 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 47.3 (3.3)           ; 48.2 (3.3)                       ; 4.7 (0.0)                                         ; 3.8 (0.0)                        ; 20.0 (0.0)           ; 38 (6)              ; 86 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 6.2 (5.0)            ; 8.5 (7.0)                        ; 2.3 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                         ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                          ; dpram_ni42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 7.3 (6.2)            ; 9.5 (8.0)                        ; 2.2 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 5.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 5.5 (5.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 4.7 (0.0)            ; 3.3 (0.0)                        ; 0.4 (0.0)                                         ; 1.8 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 4.7 (4.7)            ; 3.3 (3.3)                        ; 0.4 (0.4)                                         ; 1.8 (1.8)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                   ; 74.7 (0.0)           ; 80.6 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 50 (0)              ; 129 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 74.7 (3.2)           ; 80.6 (3.3)                       ; 5.9 (0.1)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 50 (6)              ; 129 (16)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 6.6 (5.5)            ; 8.6 (7.1)                        ; 1.9 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                         ; dpram_ti42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 8.5 (7.3)            ; 11.0 (9.5)                       ; 2.5 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 9.8 (8.5)            ; 11.2 (9.8)                       ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |input_fifo__duplicate|                                                                                                        ; 68.4 (0.0)           ; 72.8 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 44 (0)              ; 118 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate                                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 68.4 (4.0)           ; 72.8 (5.5)                       ; 4.5 (1.5)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 44 (7)              ; 118 (23)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 8.1 (7.0)            ; 8.8 (7.2)                        ; 0.6 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                              ; dpram_si42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 9.7 (8.8)            ; 11.1 (9.6)                       ; 1.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 3.3 (0.0)            ; 4.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 3.2 (0.0)            ; 3.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.2 (3.2)            ; 3.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 41.6 (0.0)           ; 44.8 (0.0)                       ; 3.4 (0.0)                                         ; 0.2 (0.0)                        ; 10.0 (0.0)           ; 43 (0)              ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 41.6 (5.5)           ; 44.8 (5.8)                       ; 3.4 (0.2)                                         ; 0.2 (0.0)                        ; 10.0 (0.0)           ; 43 (6)              ; 91 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                     ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                             ; dpram_pr32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 9.5 (8.4)            ; 11.0 (9.5)                       ; 1.5 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 8.4 (7.2)            ; 9.8 (8.3)                        ; 1.4 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 34 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 4.4 (0.0)            ; 4.5 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 4.4 (4.4)            ; 4.5 (4.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                               |output_fifo|                                                                                                                  ; 51.0 (0.0)           ; 56.8 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 51 (0)              ; 104 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo                                                                                                                                                                                                                                                                                                                                      ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 51.0 (4.0)           ; 56.8 (5.3)                       ; 5.7 (1.3)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 51 (8)              ; 104 (12)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                           ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 6.7 (5.5)            ; 7.4 (5.9)                        ; 0.8 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                       ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                        ; dpram_ni42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 7.5 (6.3)            ; 8.1 (6.8)                        ; 0.6 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 25 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 2.5 (0.0)            ; 3.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_empty.almost_empty_inst|                                                                                    ; 7.2 (6.1)            ; 9.8 (8.3)                        ; 2.5 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                               |req_fifo|                                                                                                                     ; 31.7 (0.0)           ; 34.7 (0.0)                       ; 2.9 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 34 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 31.7 (5.8)           ; 34.7 (6.8)                       ; 2.9 (1.1)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 34 (10)             ; 41 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                     ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                             ; dpram_pr32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 8.5 (7.5)            ; 10.0 (8.7)                       ; 1.5 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 4.1 (0.0)            ; 4.5 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 4.1 (4.1)            ; 4.5 (4.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.8 (1.8)            ; 3.0 (3.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|therst_sync                                                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|                                                                          ; 138.6 (0.2)          ; 184.2 (0.2)                      ; 45.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 234 (0)             ; 382 (1)                   ; 0 (0)         ; 60928             ; 3     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                  ; atax_i_sfc_s_c0_in_for_body_s_c0_enter9612_atax1                 ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|                                                          ; 76.1 (25.6)          ; 101.2 (32.0)                     ; 25.1 (6.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (4)              ; 213 (96)                  ; 0 (0)         ; 60928             ; 3     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit98_atax0    ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|                                             ; 30.0 (0.0)           ; 41.2 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 67 (0)                    ; 0 (0)         ; 60928             ; 3     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x                                                                                                                                                                                                                    ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000it98_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|                                                              ; 30.0 (0.0)           ; 41.2 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 67 (0)                    ; 0 (0)         ; 60928             ; 3     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 30.0 (2.1)           ; 41.2 (4.0)                       ; 11.3 (1.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (6)              ; 67 (9)                    ; 0 (0)         ; 60928             ; 3     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst                                                                                                                         ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 11.6 (10.3)          ; 13.9 (12.4)                      ; 2.3 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_m20k.altera_syncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 60928             ; 3     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                         ; altera_syncram                                                   ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 60928             ; 3     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                          ; altera_syncram_cc72                                              ; N/A          ;
;                                           |altera_syncram_impl1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 60928             ; 3     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                                     ; altera_syncram_impl_adh4                                         ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 2.7 (0.0)            ; 5.0 (0.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.7 (2.7)            ; 5.0 (5.0)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 2.6 (0.0)            ; 4.5 (0.0)                        ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.6 (2.6)            ; 4.5 (4.5)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.0 (9.8)           ; 13.8 (12.3)                      ; 2.8 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|                                                   ; 20.6 (0.0)           ; 28.0 (0.0)                       ; 7.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector                                                                                                                                                                                                                          ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|                                                ; 20.6 (0.0)           ; 28.0 (0.0)                       ; 7.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector                                                                                                                                            ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.0 (3.0)            ; 3.7 (3.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|acl_reset_handler_inst                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 17.5 (14.0)          ; 24.2 (20.1)                      ; 6.7 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (19)             ; 45 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|fast_incr_decr_counter                                                                                                                     ; acl_tessellated_incr_decr_decr                                   ; N/A          ;
;                                     |gen_tess_hi.acl_tessellated_incr_decr_inst|                                                                             ; 3.5 (3.5)            ; 4.2 (4.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst                                                                          ; acl_tessellated_incr_decr                                        ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|                                                                 ; 52.1 (41.6)          ; 67.2 (56.7)                      ; 15.1 (15.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 140 (138)           ; 131 (91)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x                                                                                                                                                                                                                                                                                                               ; atax_i_sfc_logic_s_c0_in_for_body_s_c0_enter9612_atax0           ; N/A          ;
;                            |thei_llvm_fpga_push_i1_atax_b3_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b3_next_iter_isreal_push_atax1_x|            ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b3_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b3_next_iter_isreal_push_atax1_x                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b3_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b3_next_iter_isreal_push_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                          ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|                                            ; 8.3 (0.0)            ; 8.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_040_push17_atax0_i_llvm_fpga_push_i32_i_040_push17_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                          ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1_x|                        ; 1.9 (0.0)            ; 1.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1_x                                                                                                                                                                                                      ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv8_push16_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                      ; acl_low_latency_fifo                                             ; N/A          ;
;                         |theloop_admit|                                                                                                                      ; 8.4 (4.6)            ; 12.5 (6.3)                       ; 4.1 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (7)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|theloop_admit                                                                                                                                                                                                                                                                                                                                                                    ; acl_loop_admit                                                   ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|theloop_admit|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                            |fork_latency_match|                                                                                                              ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|theloop_admit|fork_latency_match                                                                                                                                                                                                                                                                                                                                                 ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |kernel_downstream_latency_match|                                                                                                 ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|theloop_admit|kernel_downstream_latency_match                                                                                                                                                                                                                                                                                                                                    ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |latency_counter_upstream_data_latency|                                                                                           ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|theloop_admit|latency_counter_upstream_data_latency                                                                                                                                                                                                                                                                                                                              ; latency_counter                                                  ; N/A          ;
;                            |latency_counter_upstream_empty|                                                                                                  ; 1.0 (1.0)            ; 2.3 (2.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|theloop_admit|latency_counter_upstream_empty                                                                                                                                                                                                                                                                                                                                     ; latency_counter                                                  ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.8 (1.8)            ; 3.0 (3.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                      |thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|                                                                           ; 63.8 (0.0)           ; 85.3 (0.0)                       ; 21.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (0)              ; 150 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                   ; atax_i_sfc_s_c1_in_for_body_s_c1_enter101_atax5                  ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|                                                         ; 52.2 (0.5)           ; 69.1 (0.6)                       ; 16.9 (0.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (1)              ; 103 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body_s_c1_exit103_atax0   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|                                            ; 36.6 (0.0)           ; 48.0 (0.0)                       ; 11.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x                                                                                                                                                                                                                   ; atax_i_llvm_fpga_sfc_exit_s_c1_out_for_b0000t103_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|                                                             ; 36.6 (0.0)           ; 48.0 (0.0)                       ; 11.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 36.6 (3.7)           ; 48.0 (5.9)                       ; 11.4 (2.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (8)              ; 75 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst                                                                                                                       ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 10.5 (9.3)           ; 13.9 (12.4)                      ; 3.4 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_empty.almost_empty_inst|                                                                                    ; 10.9 (9.7)           ; 14.4 (12.9)                      ; 3.5 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.5 (10.3)          ; 13.8 (12.2)                      ; 2.3 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                              ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|                                                  ; 15.1 (0.0)           ; 20.6 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector                                                                                                                                                                                                                         ; atax_i_llvm_fpga_sfc_exit_s_c1_out_for_b0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|                                               ; 15.1 (0.0)           ; 20.6 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector                                                                                                                                          ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.0 (3.0)            ; 4.1 (4.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|acl_reset_handler_inst                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 12.1 (11.0)          ; 16.5 (15.0)                      ; 4.4 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|fast_incr_decr_counter                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_ataxs_c1_exit103_atax1_full_detector|fast_incr_decr_counter|acl_reset_handler_inst                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                         |thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter101_atax0_aunroll_x|                                                                  ; 9.9 (9.9)            ; 13.4 (13.4)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter101_atax0_aunroll_x                                                                                                                                                                                                                                                                                                                 ; atax_i_sfc_logic_s_c1_in_for_body_s_c1_enter101_atax0            ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.7 (1.7)            ; 2.8 (2.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                      |themerged_in_SE_bubble_select_i_llvm_fpga_mem_unnamed_atax7_atax3|                                                                     ; 7.7 (6.1)            ; 10.5 (8.0)                       ; 2.7 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 21 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|themerged_in_SE_bubble_select_i_llvm_fpga_mem_unnamed_atax7_atax3                                                                                                                                                                                                                                                                                                                                                                             ; acl_sync_stall_latency                                           ; N/A          ;
;                         |acl_reset_handler_inst|                                                                                                             ; 1.6 (1.6)            ; 2.5 (2.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|themerged_in_SE_bubble_select_i_llvm_fpga_mem_unnamed_atax7_atax3|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                      |themerged_in_SE_stall_exit|                                                                                                            ; 9.5 (8.1)            ; 12.9 (10.4)                      ; 3.4 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 28 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|themerged_in_SE_stall_exit                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_sync_stall_latency                                           ; N/A          ;
;                         |acl_reset_handler_inst|                                                                                                             ; 1.4 (1.4)            ; 2.5 (2.5)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|themerged_in_SE_stall_exit|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                      |theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|                                      ; 38.0 (0.0)           ; 49.0 (0.0)                       ; 10.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 81 (0)                    ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo                                                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                         |ms.acl_mid_speed_fifo_inst|                                                                                                         ; 38.0 (3.3)           ; 49.0 (7.0)                       ; 10.9 (3.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (10)             ; 81 (15)                   ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                            |addr_match_inst|                                                                                                                 ; 9.0 (7.9)            ; 9.9 (8.4)                        ; 0.9 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                            |gen_ram.gen_m20k.altera_syncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                    ; altera_syncram_4672                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                               ; altera_syncram_impl_27h4                                         ; N/A          ;
;                            |ram_rd_addr_inst|                                                                                                                ; 3.0 (0.0)            ; 3.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                            |ram_wr_addr_inst|                                                                                                                ; 3.4 (0.0)            ; 3.5 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.4 (3.4)            ; 3.5 (3.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                            |real_almost_empty.almost_empty_inst|                                                                                             ; 8.8 (7.7)            ; 10.2 (8.8)                       ; 1.4 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |real_almost_full.almost_full_inst|                                                                                               ; 9.4 (8.2)            ; 13.2 (11.7)                      ; 3.9 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 20 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                      |theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|                                      ; 37.9 (0.0)           ; 46.0 (0.0)                       ; 8.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 79 (0)                    ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo                                                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                         |ms.acl_mid_speed_fifo_inst|                                                                                                         ; 37.9 (3.5)           ; 46.0 (6.3)                       ; 8.1 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (9)              ; 79 (13)                   ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                            |addr_match_inst|                                                                                                                 ; 8.5 (7.6)            ; 9.5 (8.2)                        ; 1.0 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                            |gen_ram.gen_m20k.altera_syncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                    ; altera_syncram_4672                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                               ; altera_syncram_impl_27h4                                         ; N/A          ;
;                            |ram_rd_addr_inst|                                                                                                                ; 3.2 (0.0)            ; 3.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                            |ram_wr_addr_inst|                                                                                                                ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                            |real_almost_empty.almost_empty_inst|                                                                                             ; 8.4 (7.3)            ; 10.6 (9.1)                       ; 2.2 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |real_almost_full.almost_full_inst|                                                                                               ; 9.8 (8.6)            ; 11.5 (10.0)                      ; 1.7 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 20 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                      |theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|                                      ; 41.8 (0.0)           ; 51.2 (0.0)                       ; 9.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 84 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo                                                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                         |ms.acl_mid_speed_fifo_inst|                                                                                                         ; 41.8 (3.3)           ; 51.2 (6.4)                       ; 9.4 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (9)              ; 84 (13)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                            |addr_match_inst|                                                                                                                 ; 10.2 (8.8)           ; 12.2 (10.7)                      ; 2.1 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                            |gen_ram.gen_m20k.altera_syncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                    ; altera_syncram_m572                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                               ; altera_syncram_impl_k6h4                                         ; N/A          ;
;                            |ram_rd_addr_inst|                                                                                                                ; 3.7 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                            |ram_wr_addr_inst|                                                                                                                ; 3.5 (0.0)            ; 3.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                  ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.5 (3.5)            ; 3.8 (3.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                        ; fibonacci_lfsr                                                   ; N/A          ;
;                            |real_almost_empty.almost_empty_inst|                                                                                             ; 9.8 (8.7)            ; 11.2 (9.7)                       ; 1.4 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |real_almost_full.almost_full_inst|                                                                                               ; 10.2 (9.0)           ; 12.3 (10.8)                      ; 2.2 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist2_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_4_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B4|                                                                                                                               ; 920.3 (0.0)          ; 1126.9 (0.0)                     ; 210.6 (0.0)                                       ; 4.0 (0.0)                        ; 170.0 (0.0)          ; 965 (0)             ; 2284 (0)                  ; 0 (0)         ; 39936             ; 4     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B4                                                       ; N/A          ;
;                   |theatax_B4_merge|                                                                                                                         ; 73.3 (0.0)           ; 82.8 (0.0)                       ; 9.6 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 61 (0)              ; 141 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_B4_merge                                                    ; N/A          ;
;                      |theatax_B4_merge_storage|                                                                                                              ; 73.3 (0.0)           ; 82.8 (0.0)                       ; 9.6 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 61 (0)              ; 141 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                                ; atax_B4_merge_storage                                            ; N/A          ;
;                         |theatax_B4_merge_storage|                                                                                                           ; 71.4 (0.0)           ; 79.8 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 61 (0)              ; 135 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 71.4 (2.4)           ; 79.8 (4.4)                       ; 8.5 (2.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 61 (5)              ; 135 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 7.6 (6.6)            ; 8.6 (7.3)                        ; 1.0 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                               |gen_ram.gen_mlab.altdpram_component|                                                                                          ; 30.0 (0.0)           ; 30.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                  |auto_generated|                                                                                                            ; 30.0 (30.0)          ; 30.0 (30.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                                         ; dpram_ri42                                                       ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 8.1 (7.0)            ; 8.8 (7.3)                        ; 0.6 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |ram_rd_addr_inst|                                                                                                             ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |ram_wr_addr_inst|                                                                                                             ; 2.5 (0.0)            ; 3.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |real_almost_empty.almost_empty_inst|                                                                                          ; 8.1 (6.9)            ; 9.8 (8.3)                        ; 1.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 9.8 (8.5)            ; 12.6 (11.1)                      ; 2.8 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|theatax_B4_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|theatax_B4_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B4_stall_region|                                                                                                               ; 847.1 (93.4)         ; 1044.1 (146.6)                   ; 201.0 (53.2)                                      ; 4.0 (0.0)                        ; 140.0 (0.0)          ; 904 (14)            ; 2143 (394)                ; 0 (0)         ; 39936             ; 4     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B4_stall_region                                          ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                                                             ; 45.9 (0.0)           ; 51.2 (0.0)                       ; 9.3 (0.0)                                         ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 84 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                                                     ; hld_fifo                                                         ; N/A          ;
;                         |ms.acl_mid_speed_fifo_inst|                                                                                                         ; 45.9 (3.4)           ; 51.2 (6.4)                       ; 9.3 (3.0)                                         ; 4.0 (0.0)                        ; 0.0 (0.0)            ; 71 (9)              ; 84 (13)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                          ; acl_mid_speed_fifo                                               ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                            |addr_match_inst|                                                                                                                 ; 10.2 (8.9)           ; 10.9 (9.4)                       ; 0.7 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                            |gen_ram.gen_m20k.altera_syncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                                                                          ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                                                                           ; altera_syncram_q572                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                                                                                                      ; altera_syncram_impl_o6h4                                         ; N/A          ;
;                            |ram_rd_addr_inst|                                                                                                                ; 5.5 (0.0)            ; 4.0 (0.0)                        ; 0.5 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 5.5 (5.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                            |ram_wr_addr_inst|                                                                                                                ; 5.8 (0.0)            ; 3.8 (0.0)                        ; 0.1 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 5.8 (5.8)            ; 3.8 (3.8)                        ; 0.1 (0.1)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                            |real_almost_empty.almost_empty_inst|                                                                                             ; 8.8 (7.7)            ; 11.0 (9.5)                       ; 2.2 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                            |real_almost_full.almost_full_inst|                                                                                               ; 11.0 (9.9)           ; 13.5 (12.0)                      ; 2.5 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax9_atax5|                                                                                                ; 325.3 (0.0)          ; 355.5 (0.0)                      ; 30.2 (0.0)                                        ; 0.0 (0.0)                        ; 140.0 (0.0)          ; 297 (0)             ; 597 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_mem_unnamed_9_atax0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax9_atax1|                                                                                             ; 323.5 (0.0)          ; 352.5 (0.0)                      ; 29.0 (0.0)                                        ; 0.0 (0.0)                        ; 140.0 (0.0)          ; 297 (0)             ; 591 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1                                                                                                                                                                                                                                                                                                                                                                 ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                                                  ; 323.5 (15.2)         ; 352.5 (15.2)                     ; 29.0 (0.0)                                        ; 0.0 (0.0)                        ; 140.0 (0.0)          ; 297 (42)            ; 591 (21)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                                                  ; lsu_pipelined_read                                               ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                               |data_fifo|                                                                                                                    ; 44.1 (0.0)           ; 48.5 (0.0)                       ; 4.4 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 39 (0)              ; 87 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 44.1 (3.7)           ; 48.5 (4.7)                       ; 4.4 (1.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 39 (7)              ; 87 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 6.1 (4.9)            ; 8.0 (6.5)                        ; 1.9 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                         ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                          ; dpram_ni42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 7.5 (6.3)            ; 9.0 (7.5)                        ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 3.2 (0.0)            ; 3.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                                                   ; 73.9 (0.0)           ; 80.8 (0.0)                       ; 6.9 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 50 (0)              ; 142 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 73.9 (2.3)           ; 80.8 (3.9)                       ; 6.9 (1.6)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 50 (6)              ; 142 (21)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 7.3 (6.2)            ; 9.0 (7.5)                        ; 1.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                         ; dpram_ti42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 8.6 (7.5)            ; 10.2 (8.7)                       ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 3.3 (0.0)            ; 3.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 2.9 (0.0)            ; 3.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.9 (2.9)            ; 3.0 (3.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 9.5 (8.2)            ; 11.3 (9.8)                       ; 1.8 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |input_fifo__duplicate|                                                                                                        ; 68.2 (0.0)           ; 70.9 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 41 (0)              ; 116 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate                                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 68.2 (4.1)           ; 70.9 (5.2)                       ; 2.8 (1.1)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 41 (6)              ; 116 (15)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 7.9 (7.0)            ; 8.6 (7.3)                        ; 0.6 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                              ; dpram_si42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 9.8 (8.6)            ; 10.5 (9.0)                       ; 0.7 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 3.2 (0.0)            ; 3.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.2 (3.2)            ; 3.5 (3.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                                     ; 41.3 (0.0)           ; 45.0 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 43 (0)              ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 41.3 (5.4)           ; 45.0 (5.7)                       ; 3.7 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 43 (6)              ; 84 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                     ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                             ; dpram_pr32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 9.8 (8.6)            ; 11.8 (10.3)                      ; 2.0 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 8.8 (7.5)            ; 9.5 (8.0)                        ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 24 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 3.6 (0.0)            ; 4.5 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.6 (3.6)            ; 4.5 (4.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                               |output_fifo|                                                                                                                  ; 50.7 (0.0)           ; 58.2 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 50 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo                                                                                                                                                                                                                                                                                                                                      ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 50.7 (3.4)           ; 58.2 (4.9)                       ; 7.5 (1.5)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 50 (7)              ; 103 (11)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                           ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 6.8 (5.4)            ; 7.9 (6.4)                        ; 1.1 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                                    ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                       ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                        ; dpram_ni42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                                      ; 7.3 (6.3)            ; 9.7 (8.2)                        ; 2.4 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 25 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_empty.almost_empty_inst|                                                                                    ; 7.2 (6.1)            ; 9.8 (8.2)                        ; 2.5 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|output_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                               |req_fifo|                                                                                                                     ; 29.4 (0.0)           ; 33.0 (0.0)                       ; 3.6 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 32 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                                       ; 29.4 (4.5)           ; 33.0 (7.0)                       ; 3.6 (2.5)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 32 (9)              ; 36 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                     ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                             ; dpram_pr32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 8.3 (7.1)            ; 9.5 (8.0)                        ; 1.2 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.8 (1.8)            ; 3.0 (3.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|therst_sync                                                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|                                                                       ; 259.9 (0.2)          ; 330.4 (0.3)                      ; 70.5 (0.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 356 (0)             ; 790 (1)                   ; 0 (0)         ; 38912             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                               ; atax_i_sfc_s_c0_in_for_body13_s_c0_enter10515_atax3              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|                                                       ; 71.6 (19.9)          ; 89.9 (22.1)                      ; 18.3 (2.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (4)              ; 180 (65)                  ; 0 (0)         ; 38912             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x                                                                                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body13_s_c0_exit111_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|                                          ; 31.4 (0.0)           ; 41.7 (0.0)                       ; 10.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 67 (0)                    ; 0 (0)         ; 38912             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x                                                                                                                                                                                                           ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t111_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|                                                           ; 31.4 (0.0)           ; 41.7 (0.0)                       ; 10.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 67 (0)                    ; 0 (0)         ; 38912             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 31.4 (3.0)           ; 41.7 (4.4)                       ; 10.3 (1.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (6)              ; 67 (9)                    ; 0 (0)         ; 38912             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 11.4 (10.3)          ; 13.8 (12.3)                      ; 2.4 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_m20k.altera_syncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 38912             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                             ; altera_syncram                                                   ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 38912             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                              ; altera_syncram_cc72                                              ; N/A          ;
;                                           |altera_syncram_impl1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 38912             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                         ; altera_syncram_impl_adh4                                         ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 2.6 (0.0)            ; 3.5 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.6 (2.6)            ; 3.5 (3.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 2.8 (0.0)            ; 4.7 (0.0)                        ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.8 (2.8)            ; 4.7 (4.7)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.5 (10.2)          ; 15.3 (13.8)                      ; 3.8 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                    ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|                                                ; 20.2 (0.0)           ; 26.1 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector                                                                                                                                                                                                                 ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0001_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|                                             ; 20.2 (0.0)           ; 26.1 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector                                                                                                                                ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|acl_reset_handler_inst                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 16.9 (13.4)          ; 22.1 (17.9)                      ; 5.2 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (19)             ; 43 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|fast_incr_decr_counter                                                                                                         ; acl_tessellated_incr_decr_decr                                   ; N/A          ;
;                                     |gen_tess_hi.acl_tessellated_incr_decr_inst|                                                                             ; 3.5 (3.5)            ; 4.2 (4.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst                                                              ; acl_tessellated_incr_decr                                        ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|                                                              ; 177.6 (152.6)        ; 223.2 (196.2)                    ; 45.6 (43.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 260 (257)           ; 572 (470)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x                                                                                                                                                                                                                                                                                                         ; atax_i_sfc_logic_s_c0_in_for_body13_s_c0_enter10515_atax0        ; N/A          ;
;                            |thei_llvm_fpga_push_i1_atax_b4_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b4_next_iter_isreal_push_atax1_x|            ; 0.4 (0.0)            ; 0.8 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b4_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b4_next_iter_isreal_push_atax1_x                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b4_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b4_next_iter_isreal_push_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                    ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp4659_push26_atax0_i_llvm_fpga_push_i1_notcmp4659_push26_atax1_x|                                    ; 0.4 (0.0)            ; 1.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp4659_push26_atax0_i_llvm_fpga_push_i1_notcmp4659_push26_atax1_x                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp4659_push26_atax0_i_llvm_fpga_push_i1_notcmp4659_push26_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                            ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|                                            ; 8.5 (0.0)            ; 8.8 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 8.5 (8.5)            ; 8.8 (8.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push24_atax0_i_llvm_fpga_push_i32_j_039_push24_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                    ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom58_push25_atax0_i_llvm_fpga_push_i64_idxprom58_push25_atax1_x|                                    ; 13.8 (0.0)           ; 14.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom58_push25_atax0_i_llvm_fpga_push_i64_idxprom58_push25_atax1_x                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 13.8 (13.8)          ; 14.2 (14.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom58_push25_atax0_i_llvm_fpga_push_i64_idxprom58_push25_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                            ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv_push23_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv_push23_atax1_x|                          ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv_push23_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv_push23_atax1_x                                                                                                                                                                                                  ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_body13_ataxs_c0_enter10515_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv_push23_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv_push23_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                  ; acl_low_latency_fifo                                             ; N/A          ;
;                         |theloop_admit|                                                                                                                      ; 8.9 (5.2)            ; 14.0 (7.6)                       ; 5.1 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 31 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|theloop_admit                                                                                                                                                                                                                                                                                                                                                                 ; acl_loop_admit                                                   ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|theloop_admit|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                            |fork_latency_match|                                                                                                              ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|theloop_admit|fork_latency_match                                                                                                                                                                                                                                                                                                                                              ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |kernel_downstream_latency_match|                                                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|theloop_admit|kernel_downstream_latency_match                                                                                                                                                                                                                                                                                                                                 ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |latency_counter_upstream_data_latency|                                                                                           ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|theloop_admit|latency_counter_upstream_data_latency                                                                                                                                                                                                                                                                                                                           ; latency_counter                                                  ; N/A          ;
;                            |latency_counter_upstream_empty|                                                                                                  ; 1.3 (1.3)            ; 3.0 (3.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|theloop_admit|latency_counter_upstream_empty                                                                                                                                                                                                                                                                                                                                  ; latency_counter                                                  ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                      |thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|                                                                         ; 66.6 (0.0)           ; 91.2 (0.0)                       ; 24.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (0)              ; 156 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_sfc_s_c1_in_for_body13_s_c1_enter118_atax7                ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|                                                       ; 53.6 (0.2)           ; 69.7 (0.3)                       ; 16.1 (0.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (0)              ; 104 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x                                                                                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_sfc_exit_s_c1_out_for_body13_s_c1_exit121_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|                                          ; 37.3 (0.0)           ; 48.4 (0.0)                       ; 11.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x                                                                                                                                                                                                             ; atax_i_llvm_fpga_sfc_exit_s_c1_out_for_b0000t121_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|                                                           ; 37.3 (0.0)           ; 48.4 (0.0)                       ; 11.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 37.3 (3.5)           ; 48.4 (5.6)                       ; 11.1 (2.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (8)              ; 75 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 10.4 (9.3)           ; 12.8 (11.3)                      ; 2.4 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_empty.almost_empty_inst|                                                                                    ; 11.9 (10.7)          ; 15.2 (13.7)                      ; 3.4 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.6 (10.3)          ; 14.7 (13.2)                      ; 3.2 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                      ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|                                                ; 16.0 (0.0)           ; 20.9 (0.0)                       ; 4.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector                                                                                                                                                                                                                   ; atax_i_llvm_fpga_sfc_exit_s_c1_out_for_b0001_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|                                             ; 16.0 (0.0)           ; 20.9 (0.0)                       ; 4.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector                                                                                                                                  ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.3 (3.3)            ; 4.2 (4.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|acl_reset_handler_inst                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 12.7 (11.6)          ; 16.7 (15.2)                      ; 4.0 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|fast_incr_decr_counter                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c1_out_for_body13_ataxs_c1_exit121_atax1_full_detector|fast_incr_decr_counter|acl_reset_handler_inst                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                         |thei_sfc_logic_s_c1_in_for_body13_ataxs_c1_enter118_atax0_aunroll_x|                                                                ; 11.5 (11.5)          ; 18.6 (18.6)                      ; 7.1 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|thei_sfc_logic_s_c1_in_for_body13_ataxs_c1_enter118_atax0_aunroll_x                                                                                                                                                                                                                                                                                                             ; atax_i_sfc_logic_s_c1_in_for_body13_s_c1_enter118_atax0          ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c1_in_for_body13_ataxs_c1_enter118_atax7_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                      |themerged_in_SE_bubble_select_i_llvm_fpga_mem_unnamed_atax9_atax5|                                                                     ; 8.3 (6.8)            ; 10.3 (8.3)                       ; 2.0 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 20 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|themerged_in_SE_bubble_select_i_llvm_fpga_mem_unnamed_atax9_atax5                                                                                                                                                                                                                                                                                                                                                                             ; acl_sync_stall_latency                                           ; N/A          ;
;                         |acl_reset_handler_inst|                                                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|themerged_in_SE_bubble_select_i_llvm_fpga_mem_unnamed_atax9_atax5|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                      |themerged_in_SE_sel_for_coalesced_delay_0|                                                                                             ; 8.8 (7.3)            ; 10.9 (8.9)                       ; 2.1 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 23 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|themerged_in_SE_sel_for_coalesced_delay_0                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_sync_stall_latency                                           ; N/A          ;
;                         |acl_reset_handler_inst|                                                                                                             ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|themerged_in_SE_sel_for_coalesced_delay_0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                      |theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|                                  ; 39.0 (0.0)           ; 48.0 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 79 (0)                    ; 0 (0)         ; 768               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo                                                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                         |ms.acl_mid_speed_fifo_inst|                                                                                                         ; 39.0 (3.8)           ; 48.0 (6.3)                       ; 9.0 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (9)              ; 79 (13)                   ; 0 (0)         ; 768               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |addr_match_inst|                                                                                                                 ; 8.8 (7.6)            ; 10.5 (9.0)                       ; 1.7 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |gen_ram.gen_m20k.altera_syncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                               ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                ; altera_syncram_4672                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                           ; altera_syncram_impl_27h4                                         ; N/A          ;
;                            |ram_rd_addr_inst|                                                                                                                ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                            |ram_wr_addr_inst|                                                                                                                ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                            |real_almost_empty.almost_empty_inst|                                                                                             ; 9.5 (8.3)            ; 11.0 (9.5)                       ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                            |real_almost_full.almost_full_inst|                                                                                               ; 9.4 (8.2)            ; 12.5 (11.0)                      ; 3.1 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 20 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|theredist1_i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_2_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B5|                                                                                                                               ; 46.4 (0.0)           ; 53.5 (0.0)                       ; 7.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 50 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B5                                                       ; N/A          ;
;                   |theatax_B5_merge|                                                                                                                         ; 45.5 (0.0)           ; 51.9 (0.0)                       ; 6.4 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 50 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_B5_merge                                                    ; N/A          ;
;                      |theatax_B5_merge_storage|                                                                                                              ; 45.5 (0.0)           ; 51.9 (0.0)                       ; 6.4 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 50 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                                ; atax_B5_merge_storage                                            ; N/A          ;
;                         |theatax_B5_merge_storage|                                                                                                           ; 43.6 (0.0)           ; 48.9 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 50 (0)              ; 61 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 43.6 (2.0)           ; 48.9 (2.5)                       ; 5.3 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 50 (4)              ; 61 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 7.6 (6.1)            ; 8.8 (7.4)                        ; 1.1 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                               |gen_ram.gen_mlab.altdpram_component|                                                                                          ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                  |auto_generated|                                                                                                            ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                                         ; dpram_ah42                                                       ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 7.6 (6.4)            ; 8.7 (7.2)                        ; 1.1 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |ram_rd_addr_inst|                                                                                                             ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |ram_wr_addr_inst|                                                                                                             ; 2.8 (0.0)            ; 3.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 10.7 (9.4)           ; 13.0 (11.5)                      ; 2.3 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B5_stall_region|                                                                                                               ; 0.9 (0.9)            ; 1.6 (1.6)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B5_stall_region                                          ; N/A          ;
;                |thebb_atax_B6|                                                                                                                               ; 152.1 (0.0)          ; 201.3 (0.0)                      ; 49.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 174 (0)             ; 433 (0)                   ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B6                                                       ; N/A          ;
;                   |theatax_B6_merge|                                                                                                                         ; 34.7 (0.0)           ; 45.3 (0.0)                       ; 10.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_B6_merge                                                    ; N/A          ;
;                      |theatax_B6_merge_storage|                                                                                                              ; 34.7 (0.0)           ; 45.3 (0.0)                       ; 10.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                                ; atax_B6_merge_storage                                            ; N/A          ;
;                         |theatax_B6_merge_storage|                                                                                                           ; 32.8 (0.0)           ; 42.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (0)              ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 32.8 (3.0)           ; 42.3 (4.9)                       ; 9.5 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (7)              ; 69 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 6.8 (5.6)            ; 8.0 (6.7)                        ; 1.2 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 6.8 (5.7)            ; 8.3 (6.8)                        ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_empty.almost_empty_inst|                                                                                          ; 8.0 (6.8)            ; 10.4 (8.9)                       ; 2.4 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 8.3 (7.1)            ; 10.7 (9.2)                       ; 2.3 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|theatax_B6_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|theatax_B6_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B6_stall_region|                                                                                                               ; 117.3 (22.8)         ; 156.0 (28.1)                     ; 38.7 (5.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (2)             ; 358 (96)                  ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B6_stall_region                                          ; N/A          ;
;                      |thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|                                                             ; 94.6 (0.2)           ; 127.9 (0.2)                      ; 33.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 123 (0)             ; 262 (1)                   ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                     ; atax_i_sfc_s_c0_in_for_cond28_preheader_s_c0_enter12313_atax1    ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|                                             ; 60.9 (10.4)          ; 80.6 (14.5)                      ; 19.7 (4.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (4)              ; 156 (40)                  ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000r_s_c0_exit130_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|                                ; 30.9 (0.0)           ; 40.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 68 (0)                    ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x                                                                                                                                                                             ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000t130_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|                                                 ; 30.9 (0.0)           ; 40.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 68 (0)                    ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0                                                                                                ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 30.9 (3.4)           ; 40.3 (6.1)                       ; 9.5 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (8)              ; 68 (10)                   ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst                                                                     ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 11.0 (9.9)           ; 13.1 (11.6)                      ; 2.1 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                     ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                              ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_m20k.altera_syncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                     ; altera_syncram                                                   ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                      ; altera_syncram_cc72                                              ; N/A          ;
;                                           |altera_syncram_impl1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 23040             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1 ; altera_syncram_impl_adh4                                         ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 2.8 (0.0)            ; 3.2 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 2.6 (0.0)            ; 2.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                    ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.6 (2.6)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                          ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.0 (9.8)           ; 15.2 (13.7)                      ; 4.1 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst            ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|                                      ; 19.6 (0.0)           ; 25.8 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector                                                                                                                                                                                   ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|                                   ; 19.6 (0.0)           ; 25.8 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector                                                                                        ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.3 (3.3)            ; 3.8 (3.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|acl_reset_handler_inst                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 16.3 (12.8)          ; 22.1 (17.4)                      ; 5.7 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (19)             ; 43 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|fast_incr_decr_counter                                                                 ; acl_tessellated_incr_decr_decr                                   ; N/A          ;
;                                     |gen_tess_hi.acl_tessellated_incr_decr_inst|                                                                             ; 3.5 (3.5)            ; 4.7 (4.7)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst                      ; acl_tessellated_incr_decr                                        ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax0_aunroll_x|                                                    ; 21.8 (17.3)          ; 30.4 (25.2)                      ; 8.6 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (25)             ; 69 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax0_aunroll_x                                                                                                                                                                                                                                                                                     ; atax_i_sfc_logic_s_c0_in_for_cond28_preh0000_c0_enter12313_atax0 ; N/A          ;
;                            |thei_llvm_fpga_push_i1_atax_b6_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b6_next_iter_isreal_push_atax1_x|            ; 0.4 (0.0)            ; 0.8 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b6_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b6_next_iter_isreal_push_atax1_x                                                                                                                                                                ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b6_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b6_next_iter_isreal_push_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_138_push19_atax0_i_llvm_fpga_push_i32_i_138_push19_atax1_x|                                            ; 2.1 (0.0)            ; 2.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax0_i_llvm_fpga_push_i32_i_138_push19_atax1_x                                                                                                                                                                                                ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 2.1 (2.1)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax0_i_llvm_fpga_push_i32_i_138_push19_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax1_x|                      ; 2.0 (0.0)            ; 2.2 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax1_x                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv17_push18_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                          ; acl_low_latency_fifo                                             ; N/A          ;
;                         |theloop_admit|                                                                                                                      ; 10.1 (5.9)           ; 13.9 (7.4)                       ; 3.8 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 30 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|theloop_admit                                                                                                                                                                                                                                                                                                                                                       ; acl_loop_admit                                                   ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|theloop_admit|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                            |fork_latency_match|                                                                                                              ; 0.6 (0.6)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|theloop_admit|fork_latency_match                                                                                                                                                                                                                                                                                                                                    ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |kernel_downstream_latency_match|                                                                                                 ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|theloop_admit|kernel_downstream_latency_match                                                                                                                                                                                                                                                                                                                       ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |latency_counter_upstream_data_latency|                                                                                           ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|theloop_admit|latency_counter_upstream_data_latency                                                                                                                                                                                                                                                                                                                 ; latency_counter                                                  ; N/A          ;
;                            |latency_counter_upstream_empty|                                                                                                  ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|theloop_admit|latency_counter_upstream_empty                                                                                                                                                                                                                                                                                                                        ; latency_counter                                                  ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.5 (1.5)            ; 2.8 (2.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B7|                                                                                                                               ; 639.9 (0.0)          ; 811.7 (0.0)                      ; 171.8 (0.0)                                       ; 0.0 (0.0)                        ; 140.0 (0.0)          ; 618 (0)             ; 1426 (0)                  ; 0 (0)         ; 23552             ; 2     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B7                                                       ; N/A          ;
;                   |theatax_B7_merge|                                                                                                                         ; 74.2 (0.0)           ; 81.0 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 61 (0)              ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_B7_merge                                                    ; N/A          ;
;                      |theatax_B7_merge_storage|                                                                                                              ; 74.2 (0.0)           ; 81.0 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 61 (0)              ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                                ; atax_B7_merge_storage                                            ; N/A          ;
;                         |theatax_B7_merge_storage|                                                                                                           ; 72.2 (0.0)           ; 78.2 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 61 (0)              ; 119 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 72.2 (3.2)           ; 78.2 (4.6)                       ; 6.0 (1.4)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 61 (6)              ; 119 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 6.8 (5.7)            ; 7.5 (6.0)                        ; 0.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                               |gen_ram.gen_mlab.altdpram_component|                                                                                          ; 30.0 (0.0)           ; 30.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                  |auto_generated|                                                                                                            ; 30.0 (30.0)          ; 30.0 (30.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                                         ; dpram_fk42                                                       ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 8.1 (7.0)            ; 8.5 (7.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |ram_rd_addr_inst|                                                                                                             ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |ram_wr_addr_inst|                                                                                                             ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |real_almost_empty.almost_empty_inst|                                                                                          ; 8.3 (7.2)            ; 10.0 (8.5)                       ; 1.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 9.8 (8.5)            ; 11.5 (10.0)                      ; 1.7 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|theatax_B7_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 2.0 (2.0)            ; 2.8 (2.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|theatax_B7_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B7_stall_region|                                                                                                               ; 565.7 (44.8)         ; 730.7 (71.1)                     ; 165.0 (26.3)                                      ; 0.0 (0.0)                        ; 110.0 (0.0)          ; 557 (3)             ; 1301 (188)                ; 0 (0)         ; 23552             ; 2     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B7_stall_region                                          ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|                                                                       ; 521.0 (0.2)          ; 659.6 (0.2)                      ; 138.7 (0.0)                                       ; 0.0 (0.0)                        ; 110.0 (0.0)          ; 554 (0)             ; 1113 (2)                  ; 0 (0)         ; 23552             ; 2     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x                                                                                                                                                                                                                                                                                                                                                                               ; atax_i_sfc_s_c0_in_for_body30_s_c0_enter13916_atax7              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|                                                       ; 58.1 (11.6)          ; 79.5 (18.9)                      ; 21.4 (7.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (1)              ; 142 (48)                  ; 0 (0)         ; 23552             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x                                                                                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body30_s_c0_exit149_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|                                          ; 31.6 (0.0)           ; 40.9 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 68 (0)                    ; 0 (0)         ; 23552             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x                                                                                                                                                                                                           ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t149_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|                                                           ; 31.6 (0.0)           ; 40.9 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 68 (0)                    ; 0 (0)         ; 23552             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 31.6 (2.5)           ; 40.9 (4.5)                       ; 9.3 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (6)              ; 68 (10)                   ; 0 (0)         ; 23552             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 12.2 (11.0)          ; 13.7 (12.2)                      ; 1.5 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_m20k.altera_syncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 23552             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                             ; altera_syncram                                                   ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 23552             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                              ; altera_syncram_sb72                                              ; N/A          ;
;                                           |altera_syncram_impl1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 23552             ; 2     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                         ; altera_syncram_impl_qch4                                         ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 2.7 (0.0)            ; 3.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 2.3 (0.0)            ; 4.5 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.3 (2.3)            ; 4.5 (4.5)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.9 (10.6)          ; 15.0 (13.5)                      ; 3.1 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                    ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|                                                ; 14.9 (0.0)           ; 19.7 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector                                                                                                                                                                                                                 ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0002_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|                                             ; 14.9 (0.0)           ; 19.7 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector                                                                                                                                ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.3 (3.3)            ; 4.1 (4.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|acl_reset_handler_inst                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 11.6 (10.5)          ; 15.7 (14.2)                      ; 4.0 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 21 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|fast_incr_decr_counter                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_full_detector|fast_incr_decr_counter|acl_reset_handler_inst                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|                                                              ; 415.6 (84.3)         ; 523.2 (129.1)                    ; 107.5 (44.8)                                      ; 0.0 (0.0)                        ; 110.0 (0.0)          ; 419 (125)           ; 870 (211)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x                                                                                                                                                                                                                                                                                                         ; atax_i_sfc_logic_s_c0_in_for_body30_s_c0_enter13916_atax0        ; N/A          ;
;                            |i_atax_b7_next_iter_isreal_atax9_delay|                                                                                          ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|i_atax_b7_next_iter_isreal_atax9_delay                                                                                                                                                                                                                                                                  ; dspba_delay_ver                                                  ; N/A          ;
;                            |i_atax_b7_realexit_atax32_delay|                                                                                                 ; 0.1 (0.1)            ; 0.3 (0.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|i_atax_b7_realexit_atax32_delay                                                                                                                                                                                                                                                                         ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist18_sync_together103_aunroll_x_in_i_valid_15|                                                                               ; 1.4 (1.4)            ; 2.6 (2.6)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist18_sync_together103_aunroll_x_in_i_valid_15                                                                                                                                                                                                                                                       ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem| ; 10.7 (0.0)           ; 11.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem                                                                                                                                                                         ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 10.7 (0.0)           ; 11.2 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated                                                                                                                                                          ; altera_syncram_qu42                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 10.7 (10.7)          ; 11.2 (11.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1                                                                                                                                     ; altera_syncram_impl_fde4                                         ; N/A          ;
;                            |redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|           ; 10.6 (0.0)           ; 11.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 10.6 (0.0)           ; 11.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated                                                                                                                                                                    ; altera_syncram_qu42                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 10.6 (10.6)          ; 11.0 (11.0)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1                                                                                                                                               ; altera_syncram_impl_fde4                                         ; N/A          ;
;                            |redist31_i_llvm_fpga_pop_i1_notcmp3667_pop34_atax0_i_llvm_fpga_pop_i1_notcmp3667_pop34_atax42_mux_x_q_13|                        ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist31_i_llvm_fpga_pop_i1_notcmp3667_pop34_atax0_i_llvm_fpga_pop_i1_notcmp3667_pop34_atax42_mux_x_q_13                                                                                                                                                                                                ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist41_i_llvm_fpga_forked_atax_b7_forked_atax3_out_buffer_out_11|                                                              ; 1.1 (1.1)            ; 2.3 (2.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist41_i_llvm_fpga_forked_atax_b7_forked_atax3_out_buffer_out_11                                                                                                                                                                                                                                      ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist44_i_atax_b7_realexit_atax32_q_12|                                                                                         ; 1.9 (1.9)            ; 2.7 (2.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist44_i_atax_b7_realexit_atax32_q_12                                                                                                                                                                                                                                                                 ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|                                                                 ; 20.8 (0.0)           ; 21.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem                                                                                                                                                                                                                                         ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 20.8 (0.0)           ; 21.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated                                                                                                                                                                                                                          ; altera_syncram_gu42                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 20.8 (20.8)          ; 21.5 (21.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1                                                                                                                                                                                                     ; altera_syncram_impl_5de4                                         ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add_atax23|                                                                                       ; 30.8 (30.8)          ; 41.0 (41.0)                      ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23                                                                                                                                                                                                                                                               ; atax_flt_i_sfc_logic_s_c0_in_for_body30_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax11_atax19|                                                                                        ; 7.3 (0.0)            ; 8.7 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax11_atax19                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_mem_unnamed_11_atax0                            ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_atax11_atax1|                                                                                      ; 7.3 (0.0)            ; 8.7 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax11_atax19|thei_llvm_fpga_mem_unnamed_atax11_atax1                                                                                                                                                                                                                        ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                                                            ; 7.3 (7.1)            ; 8.7 (8.2)                        ; 1.3 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 4 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax11_atax19|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read                                                                                                                                                                                                         ; lsu_pipelined_read                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax11_atax19|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|                                            ; 63.6 (0.0)           ; 73.6 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 60 (0)              ; 135 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |zlram.acl_latency_zero_ram_fifo_inst|                                                                                         ; 63.6 (1.6)           ; 73.6 (2.2)                       ; 10.0 (0.5)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 60 (2)              ; 135 (11)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst                                                                                                                                                                               ; acl_latency_zero_ram_fifo                                        ; N/A          ;
;                                  |llram_fifo_inst|                                                                                                           ; 62.0 (32.0)          ; 71.5 (40.3)                      ; 9.5 (8.3)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 58 (42)             ; 124 (77)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst                                                                                                                                                               ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                                               ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                      ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                       ; dpram_9t32                                                       ; N/A          ;
;                                     |gen_mlab.gen_mlab_unreg.altdpram_component|                                                                             ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component                                                                                                                    ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated                                                                                                     ; dpram_ii42                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                 ; 6.7 (5.5)            ; 7.5 (6.0)                        ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                                       ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|m20k_rdaddr_inst                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                                       ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|m20k_wraddr_inst                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_push_i1_atax_b7_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b7_next_iter_isreal_push_atax1_x|            ; 15.1 (0.0)           ; 19.4 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b7_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b7_next_iter_isreal_push_atax1_x                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 15.1 (15.1)          ; 19.4 (19.4)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b7_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b7_next_iter_isreal_push_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                    ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp3667_push34_atax0_i_llvm_fpga_push_i1_notcmp3667_push34_atax1_x|                                    ; 15.3 (0.0)           ; 20.8 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3667_push34_atax0_i_llvm_fpga_push_i1_notcmp3667_push34_atax1_x                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                               |zlreg.acl_zero_latency_fifo_inst|                                                                                             ; 15.3 (0.8)           ; 20.8 (1.2)                       ; 5.5 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (2)              ; 39 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3667_push34_atax0_i_llvm_fpga_push_i1_notcmp3667_push34_atax1_x|zlreg.acl_zero_latency_fifo_inst                                                                                                                                                                           ; acl_zero_latency_fifo                                            ; N/A          ;
;                                  |ll_fifo_inst|                                                                                                              ; 14.5 (14.3)          ; 19.6 (19.2)                      ; 5.1 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 37 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3667_push34_atax0_i_llvm_fpga_push_i1_notcmp3667_push34_atax1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst                                                                                                                                                              ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3667_push34_atax0_i_llvm_fpga_push_i1_notcmp3667_push34_atax1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|acl_reset_handler_inst                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|                                            ; 36.3 (0.0)           ; 46.4 (0.0)                       ; 10.2 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 37 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |llram.acl_latency_one_ram_fifo_inst|                                                                                          ; 36.3 (17.0)          ; 46.4 (25.4)                      ; 10.2 (8.4)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 37 (22)             ; 66 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                  |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                  ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                       ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                        ; dpram_9t32                                                       ; N/A          ;
;                                  |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                    ; 6.2 (5.2)            ; 7.0 (5.7)                        ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                  |m20k_rdaddr_inst|                                                                                                          ; 1.6 (0.0)            ; 2.0 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.6 (1.6)            ; 2.0 (2.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |m20k_wraddr_inst|                                                                                                          ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|                                ; 41.3 (0.0)           ; 46.1 (0.0)                       ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 32 (0)              ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |llram.acl_latency_one_ram_fifo_inst|                                                                                          ; 41.3 (11.5)          ; 46.1 (15.0)                      ; 4.7 (3.5)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 32 (17)             ; 49 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                    ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                  |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                  ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                            ; dpram_qr32                                                       ; N/A          ;
;                                  |gen_mlab.gen_mlab_unreg.altdpram_component|                                                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component                                                                                                                         ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated                                                                                                          ; dpram_mi42                                                       ; N/A          ;
;                                  |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                    ; 6.3 (5.3)            ; 6.9 (5.5)                        ; 0.6 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |m20k_rdaddr_inst|                                                                                                          ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                   ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |m20k_wraddr_inst|                                                                                                          ; 1.5 (0.0)            ; 2.2 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                   ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.5 (1.5)            ; 2.2 (2.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                         ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax1_x|                      ; 31.2 (0.0)           ; 37.1 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax1_x                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 31.2 (31.2)          ; 37.1 (37.1)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv11_push27_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                              ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|                      ; 42.1 (0.0)           ; 47.3 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 32 (0)              ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                               |llram.acl_latency_one_ram_fifo_inst|                                                                                          ; 42.1 (12.0)          ; 47.3 (16.5)                      ; 5.2 (4.5)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 32 (17)             ; 50 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                  |gen_mlab.gen_mlab_reg.altdpram_component|                                                                                  ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                  ; dpram_qr32                                                       ; N/A          ;
;                                  |gen_mlab.gen_mlab_unreg.altdpram_component|                                                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component                                                                                                               ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                                                         ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_unreg.altdpram_component|auto_generated                                                                                                ; dpram_mi42                                                       ; N/A          ;
;                                  |gen_occ_gte_three_E.occ_gte_three_inst|                                                                                    ; 6.6 (5.4)            ; 7.0 (5.5)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                  |m20k_rdaddr_inst|                                                                                                          ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |m20k_wraddr_inst|                                                                                                          ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                                              ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                         |theloop_admit|                                                                                                                      ; 45.6 (41.4)          ; 54.4 (46.9)                      ; 8.9 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (60)             ; 94 (79)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit                                                                                                                                                                                                                                                                                                                                                                 ; acl_loop_admit                                                   ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                            |fork_latency_match|                                                                                                              ; 0.4 (0.4)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|fork_latency_match                                                                                                                                                                                                                                                                                                                                              ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |kernel_downstream_latency_match|                                                                                                 ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|kernel_downstream_latency_match                                                                                                                                                                                                                                                                                                                                 ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |latency_counter_upstream_data_latency|                                                                                           ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|latency_counter_upstream_data_latency                                                                                                                                                                                                                                                                                                                           ; latency_counter                                                  ; N/A          ;
;                            |latency_counter_upstream_empty|                                                                                                  ; 1.0 (1.0)            ; 2.3 (2.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|latency_counter_upstream_empty                                                                                                                                                                                                                                                                                                                                  ; latency_counter                                                  ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.4 (1.4)            ; 2.2 (2.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B8|                                                                                                                               ; 356.1 (0.0)          ; 452.8 (0.0)                      ; 96.8 (0.0)                                        ; 0.1 (0.0)                        ; 30.0 (0.0)           ; 421 (0)             ; 853 (0)                   ; 0 (0)         ; 2496              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B8                                                       ; N/A          ;
;                   |theatax_B8_merge|                                                                                                                         ; 65.9 (0.0)           ; 71.8 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 50 (0)              ; 115 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_B8_merge                                                    ; N/A          ;
;                      |theatax_B8_merge_storage|                                                                                                              ; 65.9 (0.0)           ; 71.8 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 50 (0)              ; 115 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                                ; atax_B8_merge_storage                                            ; N/A          ;
;                         |theatax_B8_merge_storage|                                                                                                           ; 64.0 (0.0)           ; 68.8 (0.0)                       ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 50 (0)              ; 109 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 64.0 (2.8)           ; 68.8 (3.8)                       ; 4.8 (1.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 50 (6)              ; 109 (5)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 7.5 (6.1)            ; 8.5 (7.0)                        ; 1.0 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                               |gen_ram.gen_mlab.altdpram_component|                                                                                          ; 30.0 (0.0)           ; 30.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                  |auto_generated|                                                                                                            ; 30.0 (30.0)          ; 30.0 (30.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                                         ; dpram_fk42                                                       ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 7.4 (6.1)            ; 8.6 (7.1)                        ; 1.2 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |ram_rd_addr_inst|                                                                                                             ; 2.7 (0.0)            ; 3.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |ram_wr_addr_inst|                                                                                                             ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 10.7 (9.5)           ; 12.0 (10.7)                      ; 1.4 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B8_stall_region|                                                                                                               ; 290.2 (46.9)         ; 381.0 (58.0)                     ; 90.9 (11.2)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 371 (12)            ; 738 (191)                 ; 0 (0)         ; 2496              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B8_stall_region                                          ; N/A          ;
;                      |thebubble_out_stall_entry_1_reg|                                                                                                       ; 31.6 (0.0)           ; 41.5 (0.0)                       ; 9.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_fifo_zero_width                                              ; N/A          ;
;                         |hld_fifo_inst|                                                                                                                      ; 31.6 (0.0)           ; 41.5 (0.0)                       ; 9.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 31.6 (2.9)           ; 41.5 (6.0)                       ; 9.9 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (9)              ; 65 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 8.5 (7.3)            ; 10.0 (8.5)                       ; 1.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_empty.almost_empty_inst|                                                                                          ; 9.1 (8.0)            ; 11.5 (10.0)                      ; 2.4 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 10.0 (8.7)           ; 12.5 (11.0)                      ; 2.5 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                                                             ; 37.8 (0.0)           ; 46.9 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 76 (0)                    ; 0 (0)         ; 2496              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                                                     ; hld_fifo                                                         ; N/A          ;
;                         |ms.acl_mid_speed_fifo_inst|                                                                                                         ; 37.8 (3.9)           ; 46.9 (6.9)                       ; 9.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (11)             ; 76 (13)                   ; 0 (0)         ; 2496              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                          ; acl_mid_speed_fifo                                               ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                            |addr_match_inst|                                                                                                                 ; 7.9 (6.8)            ; 9.3 (8.0)                        ; 1.4 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                            |gen_ram.gen_m20k.altera_syncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2496              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                                                                          ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2496              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                                                                           ; altera_syncram_i672                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2496              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                                                                                                      ; altera_syncram_impl_g7h4                                         ; N/A          ;
;                            |ram_rd_addr_inst|                                                                                                                ; 3.2 (0.0)            ; 3.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                            |ram_wr_addr_inst|                                                                                                                ; 3.4 (0.0)            ; 3.5 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                               |lfsr_inst|                                                                                                                    ; 3.4 (3.4)            ; 3.5 (3.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                            |real_almost_empty.almost_empty_inst|                                                                                             ; 9.2 (8.2)            ; 10.8 (9.5)                       ; 1.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                            |real_almost_full.almost_full_inst|                                                                                               ; 9.1 (8.0)            ; 11.6 (10.2)                      ; 2.4 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|                                                                                          ; 59.3 (0.0)           ; 83.3 (0.0)                       ; 24.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0                                                                                                                                                                                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_pop_i1_memdep_phi_pop20_0                       ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|                                                                                       ; 59.3 (0.0)           ; 83.3 (0.0)                       ; 24.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1                                                                                                                                                                                                                                                                                                                                                     ; acl_pop_stall_latency_zero_width                                 ; N/A          ;
;                            |acl_pop_stall_latency_inst|                                                                                                      ; 59.3 (0.0)           ; 83.3 (0.0)                       ; 24.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst                                                                                                                                                                                                                                                                                                                          ; acl_pop_stall_latency                                            ; N/A          ;
;                               |downstream_fifo|                                                                                                              ; 26.3 (0.0)           ; 34.8 (0.0)                       ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 26.3 (2.8)           ; 34.8 (5.1)                       ; 8.5 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (8)              ; 55 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 6.7 (5.6)            ; 7.4 (6.1)                        ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_empty.almost_empty_inst|                                                                                    ; 8.6 (7.4)            ; 10.7 (9.2)                       ; 2.1 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 8.2 (7.1)            ; 11.6 (10.1)                      ; 3.4 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                               |sync_inst|                                                                                                                    ; 8.3 (2.8)            ; 13.4 (5.3)                       ; 5.1 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (4)              ; 31 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|sync_inst                                                                                                                                                                                                                                                                                                                ; acl_sync_predicate_nonblocking                                   ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|sync_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |acl_sync_stall_latency_inst|                                                                                               ; 5.1 (4.7)            ; 7.6 (7.1)                        ; 2.5 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 15 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|sync_inst|acl_sync_stall_latency_inst                                                                                                                                                                                                                                                                                    ; acl_sync_stall_latency                                           ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|sync_inst|acl_sync_stall_latency_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                               |upstream_fifo|                                                                                                                ; 24.7 (0.0)           ; 35.2 (0.0)                       ; 10.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 24.7 (2.7)           ; 35.2 (6.1)                       ; 10.4 (3.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (9)              ; 57 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 7.2 (5.9)            ; 9.0 (7.5)                        ; 1.8 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_empty.almost_empty_inst|                                                                                    ; 6.7 (5.6)            ; 9.6 (8.1)                        ; 2.8 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 8.1 (6.9)            ; 10.5 (9.0)                       ; 2.4 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|acl_pop_stall_latency_inst|upstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|                                                                          ; 65.6 (0.0)           ; 82.5 (0.0)                       ; 16.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 84 (0)              ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                  ; atax_i_sfc_s_c0_in_for_inc44_s_c0_enter158_atax3                 ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|                                                        ; 53.8 (0.2)           ; 67.8 (0.3)                       ; 14.0 (0.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (0)              ; 97 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x                                                                                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_inc44_s_c0_exit161_atax0  ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|                                           ; 38.4 (0.0)           ; 48.0 (0.0)                       ; 9.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x                                                                                                                                                                                                                ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_i0000t161_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|                                                            ; 38.4 (0.0)           ; 48.0 (0.0)                       ; 9.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (0)              ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 38.4 (3.3)           ; 48.0 (5.3)                       ; 9.6 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (8)              ; 71 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst                                                                                                                   ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 11.0 (9.8)           ; 14.5 (13.0)                      ; 3.5 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 18 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_empty.almost_empty_inst|                                                                                    ; 12.6 (11.5)          ; 14.2 (12.7)                      ; 1.6 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 22 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.4 (10.3)          ; 14.0 (12.5)                      ; 2.6 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 20 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                          ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|                                                 ; 15.2 (0.0)           ; 19.5 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector                                                                                                                                                                                                                      ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_i0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|                                              ; 15.2 (0.0)           ; 19.5 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector                                                                                                                                      ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|acl_reset_handler_inst                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 11.9 (10.8)          ; 15.5 (14.0)                      ; 3.6 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 20 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|fast_incr_decr_counter                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc44_ataxs_c0_exit161_atax1_full_detector|fast_incr_decr_counter|acl_reset_handler_inst                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_inc44_ataxs_c0_enter158_atax0_aunroll_x|                                                                 ; 9.9 (9.9)            ; 11.9 (11.9)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_inc44_ataxs_c0_enter158_atax0_aunroll_x                                                                                                                                                                                                                                                                                                               ; atax_i_sfc_logic_s_c0_in_for_inc44_s_c0_enter158_atax0           ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 2.8 (2.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc44_ataxs_c0_enter158_atax3_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                      |themerged_in_SE_in_i_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|                                                                          ; 7.1 (5.5)            ; 12.8 (10.3)                      ; 5.7 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 22 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|themerged_in_SE_in_i_llvm_fpga_pop_i1_memdep_phi_pop20_atax0                                                                                                                                                                                                                                                                                                                                                                                  ; acl_sync_stall_latency                                           ; N/A          ;
;                         |acl_reset_handler_inst|                                                                                                             ; 1.6 (1.6)            ; 2.5 (2.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|themerged_in_SE_in_i_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                      |themerged_in_SE_sel_for_coalesced_delay_0|                                                                                             ; 9.0 (7.5)            ; 13.4 (10.9)                      ; 4.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 27 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|themerged_in_SE_sel_for_coalesced_delay_0                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_sync_stall_latency                                           ; N/A          ;
;                         |acl_reset_handler_inst|                                                                                                             ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|themerged_in_SE_sel_for_coalesced_delay_0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;                      |theredist2_stall_entry_o6_16_fifo|                                                                                                     ; 31.2 (0.0)           ; 39.5 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo                                                                                                                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                         |ms.acl_mid_speed_fifo_inst|                                                                                                         ; 31.2 (3.9)           ; 39.5 (6.0)                       ; 8.3 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (9)              ; 65 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                            |addr_match_inst|                                                                                                                 ; 8.0 (6.8)            ; 10.0 (8.5)                       ; 2.0 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                            |real_almost_empty.almost_empty_inst|                                                                                             ; 8.6 (7.5)            ; 11.0 (9.5)                       ; 2.4 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                            |real_almost_full.almost_full_inst|                                                                                               ; 9.6 (8.3)            ; 11.0 (9.5)                       ; 1.4 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                               |acl_reset_handler_inst|                                                                                                       ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist2_stall_entry_o6_16_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                      |therst_sync|                                                                                                                           ; 1.7 (1.7)            ; 3.0 (3.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                |thebb_atax_B9|                                                                                                                               ; 340.4 (0.0)          ; 420.6 (0.0)                      ; 80.1 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 257 (0)             ; 1011 (0)                  ; 0 (0)         ; 1024              ; 1     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B9                                                       ; N/A          ;
;                   |theatax_B9_merge|                                                                                                                         ; 63.6 (0.0)           ; 70.5 (0.0)                       ; 6.9 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 61 (0)              ; 119 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_B9_merge                                                    ; N/A          ;
;                      |theatax_B9_merge_storage|                                                                                                              ; 63.6 (0.0)           ; 70.5 (0.0)                       ; 6.9 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 61 (0)              ; 119 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                                                ; atax_B9_merge_storage                                            ; N/A          ;
;                         |theatax_B9_merge_storage|                                                                                                           ; 61.7 (0.0)           ; 68.2 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 61 (0)              ; 113 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage                                                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                            |ms.acl_mid_speed_fifo_inst|                                                                                                      ; 61.7 (2.8)           ; 68.2 (4.5)                       ; 6.5 (1.7)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 61 (6)              ; 113 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                               |addr_match_inst|                                                                                                              ; 7.5 (6.2)            ; 8.2 (6.7)                        ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                               |gen_ram.gen_mlab.altdpram_component|                                                                                          ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                  |auto_generated|                                                                                                            ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                                         ; dpram_5k42                                                       ; N/A          ;
;                               |gen_real_stall_out.stall_out_inst|                                                                                            ; 7.9 (6.8)            ; 8.5 (7.0)                        ; 0.6 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                               |ram_rd_addr_inst|                                                                                                             ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |ram_wr_addr_inst|                                                                                                             ; 2.8 (0.0)            ; 3.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                  |lfsr_inst|                                                                                                                 ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                               |real_almost_empty.almost_empty_inst|                                                                                          ; 8.3 (7.2)            ; 9.8 (8.2)                        ; 1.4 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst                                                                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                               |real_almost_full.almost_full_inst|                                                                                            ; 9.4 (8.2)            ; 11.5 (10.0)                      ; 2.1 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 19 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|theatax_B9_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 2.3 (2.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|theatax_B9_merge_storage|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                   |thebb_atax_B9_stall_region|                                                                                                               ; 276.8 (21.0)         ; 350.1 (24.3)                     ; 73.2 (3.4)                                        ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 196 (3)             ; 892 (94)                  ; 0 (0)         ; 1024              ; 1     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B9_stall_region                                          ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|                                                                       ; 255.8 (0.1)          ; 325.7 (0.2)                      ; 69.9 (0.1)                                        ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 193 (0)             ; 798 (1)                   ; 0 (0)         ; 1024              ; 1     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x                                                                                                                                                                                                                                                                                                                                                                               ; atax_i_sfc_s_c0_in_for_body52_s_c0_enter16817_atax6              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|                                                       ; 52.2 (1.0)           ; 69.8 (2.3)                       ; 17.6 (1.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (4)              ; 118 (3)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x                                                                                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body52_s_c0_exit180_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|                                          ; 30.5 (0.0)           ; 41.7 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 68 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x                                                                                                                                                                                                           ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t180_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|                                                           ; 30.5 (0.0)           ; 41.7 (0.0)                       ; 11.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 68 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                                                ; 30.5 (2.5)           ; 41.7 (5.1)                       ; 11.3 (2.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (6)              ; 68 (10)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |addr_match_inst|                                                                                                        ; 11.7 (10.6)          ; 13.9 (12.4)                      ; 2.2 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 17 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_m20k.altera_syncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                             ; altera_syncram                                                   ; N/A          ;
;                                        |auto_generated|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                              ; altera_syncram_a972                                              ; N/A          ;
;                                           |altera_syncram_impl1|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1                                         ; altera_syncram_impl_8ah4                                         ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                                       ; 2.2 (0.0)            ; 3.4 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.2 (2.2)            ; 3.4 (3.4)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                                       ; 2.5 (0.0)            ; 4.8 (0.0)                        ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                                           ; 2.5 (2.5)            ; 4.8 (4.8)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |real_almost_full.almost_full_inst|                                                                                      ; 11.6 (10.3)          ; 14.5 (13.0)                      ; 3.0 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                                              ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst                                                    ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|                                                ; 20.7 (0.0)           ; 25.7 (0.0)                       ; 5.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector                                                                                                                                                                                                                 ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0003_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|                                             ; 20.7 (0.0)           ; 25.7 (0.0)                       ; 5.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector                                                                                                                                ; acl_full_detector                                                ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                                    ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|acl_reset_handler_inst                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |fast_incr_decr_counter|                                                                                                    ; 17.4 (13.9)          ; 21.7 (17.6)                      ; 4.3 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (19)             ; 42 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|fast_incr_decr_counter                                                                                                         ; acl_tessellated_incr_decr_decr                                   ; N/A          ;
;                                     |gen_tess_hi.acl_tessellated_incr_decr_inst|                                                                             ; 3.5 (3.5)            ; 4.2 (4.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_full_detector|fast_incr_decr_counter|gen_tess_hi.acl_tessellated_incr_decr_inst                                                              ; acl_tessellated_incr_decr                                        ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|                                                              ; 193.4 (98.7)         ; 240.1 (125.9)                    ; 46.7 (27.2)                                       ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 99 (83)             ; 643 (344)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x                                                                                                                                                                                                                                                                                                         ; atax_i_sfc_logic_s_c0_in_for_body52_s_c0_enter16817_atax0        ; N/A          ;
;                            |redist13_sync_together91_aunroll_x_in_i_valid_16|                                                                                ; 2.4 (2.4)            ; 4.5 (4.5)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist13_sync_together91_aunroll_x_in_i_valid_16                                                                                                                                                                                                                                                        ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist17_i_llvm_fpga_pop_i1_notcmp3668_pop39_atax0_i_llvm_fpga_pop_i1_notcmp3668_pop39_atax34_mux_x_q_14|                        ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist17_i_llvm_fpga_pop_i1_notcmp3668_pop39_atax0_i_llvm_fpga_pop_i1_notcmp3668_pop39_atax34_mux_x_q_14                                                                                                                                                                                                ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist1_i_exitcond16_atax22_cmp_nsign_q_14|                                                                                      ; 3.6 (3.6)            ; 5.9 (5.9)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist1_i_exitcond16_atax22_cmp_nsign_q_14                                                                                                                                                                                                                                                              ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|                        ; 20.5 (0.0)           ; 21.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem                                                                                                                                                                                                ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 20.5 (0.0)           ; 21.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated                                                                                                                                                                                 ; altera_syncram_6r42                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 20.5 (20.5)          ; 21.0 (21.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1                                                                                                                                                            ; altera_syncram_impl_r9e4                                         ; N/A          ;
;                            |redist28_i_atax_b9_current_iter_isspec_atax5_q_12|                                                                               ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist28_i_atax_b9_current_iter_isspec_atax5_q_12                                                                                                                                                                                                                                                       ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|                                                                             ; 10.6 (0.0)           ; 11.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem                                                                                                                                                                                                                                                     ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                                               ; 10.6 (0.0)           ; 11.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated                                                                                                                                                                                                                                      ; altera_syncram_qr42                                              ; N/A          ;
;                                  |altera_syncram_impl1|                                                                                                      ; 10.6 (10.6)          ; 11.0 (11.0)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist30_i_arrayidx549_atax11_vt_join_q_10_mem_dmem|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                 ; altera_syncram_impl_fae4                                         ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add72_atax18|                                                                                     ; 28.5 (28.5)          ; 36.9 (36.9)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add72_atax18                                                                                                                                                                                                                                                             ; atax_flt_i_sfc_logic_s_c0_in_for_body52_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax14_atax13|                                                                                        ; 4.5 (0.0)            ; 6.1 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax14_atax13                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_mem_unnamed_14_atax0                            ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_atax14_atax1|                                                                                      ; 4.5 (0.0)            ; 6.1 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax14_atax13|thei_llvm_fpga_mem_unnamed_atax14_atax1                                                                                                                                                                                                                        ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                                                            ; 4.5 (4.2)            ; 6.1 (5.6)                        ; 1.6 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax14_atax13|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read                                                                                                                                                                                                         ; lsu_pipelined_read                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax14_atax13|thei_llvm_fpga_mem_unnamed_atax14_atax1|pipelined_read|acl_reset_handler_inst                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_push_f32_add70_push40_atax0_i_llvm_fpga_push_f32_add70_push40_atax1_x|                                            ; 7.7 (0.0)            ; 8.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_f32_add70_push40_atax0_i_llvm_fpga_push_f32_add70_push40_atax1_x                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 7.7 (7.7)            ; 8.5 (8.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_f32_add70_push40_atax0_i_llvm_fpga_push_f32_add70_push40_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                    ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i1_atax_b9_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b9_next_iter_isreal_push_atax1_x|            ; 0.4 (0.0)            ; 1.2 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b9_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b9_next_iter_isreal_push_atax1_x                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 0.4 (0.4)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i1_atax_b9_next_iter_isreal_push_atax0_i_llvm_fpga_push_i1_atax_b9_next_iter_isreal_push_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                    ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp3668_push39_atax0_i_llvm_fpga_push_i1_notcmp3668_push39_atax1_x|                                    ; 3.5 (0.0)            ; 5.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3668_push39_atax0_i_llvm_fpga_push_i1_notcmp3668_push39_atax1_x                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                               |zlreg.acl_zero_latency_fifo_inst|                                                                                             ; 3.5 (0.7)            ; 5.0 (1.2)                        ; 1.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 11 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3668_push39_atax0_i_llvm_fpga_push_i1_notcmp3668_push39_atax1_x|zlreg.acl_zero_latency_fifo_inst                                                                                                                                                                           ; acl_zero_latency_fifo                                            ; N/A          ;
;                                  |ll_fifo_inst|                                                                                                              ; 2.8 (2.7)            ; 3.8 (3.3)                        ; 1.1 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 9 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3668_push39_atax0_i_llvm_fpga_push_i1_notcmp3668_push39_atax1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst                                                                                                                                                              ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                                                 ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp3668_push39_atax0_i_llvm_fpga_push_i1_notcmp3668_push39_atax1_x|zlreg.acl_zero_latency_fifo_inst|ll_fifo_inst|acl_reset_handler_inst                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_235_push36_atax0_i_llvm_fpga_push_i32_j_235_push36_atax1_x|                                            ; 3.6 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push36_atax0_i_llvm_fpga_push_i32_j_235_push36_atax1_x                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 3.6 (3.6)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push36_atax0_i_llvm_fpga_push_i32_j_235_push36_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                    ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom3163_push37_atax0_i_llvm_fpga_push_i64_idxprom3163_push37_atax1_x|                                ; 1.7 (0.0)            ; 1.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3163_push37_atax0_i_llvm_fpga_push_i64_idxprom3163_push37_atax1_x                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3163_push37_atax0_i_llvm_fpga_push_i64_idxprom3163_push37_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                                        ; acl_low_latency_fifo                                             ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv14_push35_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv14_push35_atax1_x|                      ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv14_push35_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv14_push35_atax1_x                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                               |llreg.acl_low_latency_fifo_inst|                                                                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv14_push35_atax0_i_llvm_fpga_push_i7_fpga_indvars_iv14_push35_atax1_x|llreg.acl_low_latency_fifo_inst                                                                                                                                                              ; acl_low_latency_fifo                                             ; N/A          ;
;                         |theloop_admit|                                                                                                                      ; 8.3 (5.0)            ; 12.6 (6.5)                       ; 4.3 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (7)              ; 30 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|theloop_admit                                                                                                                                                                                                                                                                                                                                                                 ; acl_loop_admit                                                   ; N/A          ;
;                            |acl_reset_handler_inst|                                                                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|theloop_admit|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                            |fork_latency_match|                                                                                                              ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|theloop_admit|fork_latency_match                                                                                                                                                                                                                                                                                                                                              ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |kernel_downstream_latency_match|                                                                                                 ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|theloop_admit|kernel_downstream_latency_match                                                                                                                                                                                                                                                                                                                                 ; acl_shift_register_no_reset_dont_merge                           ; N/A          ;
;                            |latency_counter_upstream_data_latency|                                                                                           ; 0.6 (0.6)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|theloop_admit|latency_counter_upstream_data_latency                                                                                                                                                                                                                                                                                                                           ; latency_counter                                                  ; N/A          ;
;                            |latency_counter_upstream_empty|                                                                                                  ; 1.0 (1.0)            ; 2.2 (2.2)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|theloop_admit|latency_counter_upstream_empty                                                                                                                                                                                                                                                                                                                                  ; latency_counter                                                  ; N/A          ;
;                         |therst_sync|                                                                                                                        ; 1.9 (1.9)            ; 3.0 (3.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|therst_sync                                                                                                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;             |therst_sync|                                                                                                                                    ; 1.7 (1.7)            ; 2.8 (2.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|therst_sync                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;             |thestart_pulse|                                                                                                                                 ; 1.3 (1.3)            ; 3.0 (3.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|thestart_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_start_pulse                                                 ; N/A          ;
;             |thewait_pulse_extender_inst|                                                                                                                    ; 4.4 (0.0)            ; 5.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|thewait_pulse_extender_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_wait_pulse_extender_inst                                    ; N/A          ;
;                |thewait_pulse_extender_inst|                                                                                                                 ; 4.4 (4.4)            ; 5.0 (5.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|thewait_pulse_extender_inst|thewait_pulse_extender_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;          |avmm_0_.global_icavmm_0_rw|                                                                                                                        ; 174.4 (0.0)          ; 222.6 (0.0)                      ; 50.7 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 101 (0)             ; 601 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; atax_internal_ic_10208030736262585962                            ; N/A          ;
;             |a[0].a|                                                                                                                                         ; 2.6 (0.8)            ; 3.6 (0.8)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 13 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_arb2                                                         ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.6 (1.6)            ; 2.8 (2.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;             |a[1].a|                                                                                                                                         ; 39.5 (37.6)          ; 46.9 (44.1)                      ; 8.7 (7.8)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 67 (67)             ; 20 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_arb2                                                         ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.9 (1.9)            ; 2.8 (2.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;             |dp[0].dp|                                                                                                                                       ; 35.3 (33.5)          ; 49.9 (47.2)                      ; 15.9 (15.0)                                       ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 2 (2)               ; 141 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_arb_pipeline_reg                                             ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.8 (1.8)            ; 2.7 (2.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;             |dp[1].dp|                                                                                                                                       ; 17.9 (16.0)          ; 28.1 (25.4)                      ; 10.2 (9.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 80 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_arb_pipeline_reg                                             ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.9 (1.9)            ; 2.7 (2.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;             |dp[2].dp|                                                                                                                                       ; 25.8 (24.0)          ; 31.7 (29.2)                      ; 5.9 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 111 (105)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_arb_pipeline_reg                                             ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;             |dp[3].dp|                                                                                                                                       ; 18.8 (16.9)          ; 26.4 (24.0)                      ; 7.6 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 110 (104)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_arb_pipeline_reg                                             ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.9 (1.9)            ; 2.4 (2.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;             |m[1].m_endp|                                                                                                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[1].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_ic_master_endpoint                                           ; N/A          ;
;             |s.s_endp|                                                                                                                                       ; 34.2 (0.0)           ; 35.7 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 126 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_ic_slave_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                                                         ; 34.2 (22.4)          ; 35.7 (22.4)                      ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (5)              ; 126 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_slave_rrp                                                 ; N/A          ;
;                   |acl_reset_handler_inst|                                                                                                                   ; 1.9 (1.9)            ; 2.8 (2.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                   |read_fifo|                                                                                                                                ; 9.7 (9.5)            ; 10.5 (10.0)                      ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 13 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; acl_ll_fifo                                                      ; N/A          ;
;                      |acl_reset_handler_inst|                                                                                                                ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_reset_handler                                                ; N/A          ;
;          |avmm_0_.global_out_ic_to_avmavmm_0_rw|                                                                                                             ; 1.8 (0.3)            ; 2.0 (0.3)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; acl_ic_to_avm                                                    ; N/A          ;
;             |acl_reset_handler_inst|                                                                                                                         ; 1.4 (1.4)            ; 1.7 (1.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;          |global_reset_extender_inst|                                                                                                                        ; 4.4 (4.4)            ; 4.8 (4.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|global_reset_extender_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|                                                                                         ; 58.8 (47.6)          ; 99.5 (78.1)                      ; 40.8 (30.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (8)              ; 248 (239)                 ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_mem1x                                                        ; N/A          ;
;             |acl_reset_handler_inst|                                                                                                                         ; 1.4 (1.4)            ; 2.2 (2.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;             |hld_ram_inst|                                                                                                                                   ; 9.8 (0.0)            ; 19.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 4 (0)                     ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                                                ; 9.8 (0.0)            ; 19.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 4 (0)                     ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|                                                                                          ; 9.8 (0.0)            ; 19.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 4 (0)                     ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                   ; hld_ram_lower_m20k_true_dual_port                                ; N/A          ;
;                      |altera_syncram_inst|                                                                                                                   ; 9.8 (0.0)            ; 19.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 4 (0)                     ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                                               ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                                                     ; 9.8 (0.0)            ; 19.3 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 4 (0)                     ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                                ; altera_syncram_2f03                                              ; N/A          ;
;                            |altera_syncram_impl1|                                                                                                            ; 9.8 (0.8)            ; 19.3 (1.6)                       ; 9.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 4 (4)                     ; 0 (0)         ; 131072            ; 8     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                                                                                           ; altera_syncram_impl_bud4                                         ; N/A          ;
;                               |decode3|                                                                                                                      ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|decode3                                                                                                                                                                                                                                                                                                   ; decode_rdd                                                       ; N/A          ;
;                               |mux5|                                                                                                                         ; 4.2 (4.2)            ; 8.5 (8.5)                        ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|mux5                                                                                                                                                                                                                                                                                                      ; mux_o9e                                                          ; N/A          ;
;                               |mux6|                                                                                                                         ; 4.2 (4.2)            ; 8.4 (8.4)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1|mux6                                                                                                                                                                                                                                                                                                      ; mux_o9e                                                          ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|                                                                                ; 13.6 (0.0)           ; 19.6 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; atax_internal_ic_13618509876173191402                            ; N/A          ;
;             |a[0].a|                                                                                                                                         ; 13.6 (11.9)          ; 19.6 (17.4)                      ; 6.0 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 31 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_arb2                                                         ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|a[0].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;          |local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|                                                                                         ; 20.9 (18.9)          ; 27.5 (25.0)                      ; 6.6 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 83 (77)                   ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_mem1x                                                        ; N/A          ;
;             |acl_reset_handler_inst|                                                                                                                         ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;             |hld_ram_inst|                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                 ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                              ; altera_syncram_rh82                                              ; N/A          ;
;                            |altera_syncram_impl1|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                                                                                         ; altera_syncram_impl_jo94                                         ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|                                                                                         ; 20.5 (19.0)          ; 27.0 (24.9)                      ; 6.5 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 92 (87)                   ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_mem1x                                                        ; N/A          ;
;             |acl_reset_handler_inst|                                                                                                                         ; 1.5 (1.5)            ; 2.2 (2.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;             |hld_ram_inst|                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                 ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                              ; altera_syncram_rh82                                              ; N/A          ;
;                            |altera_syncram_impl1|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                                                                                         ; altera_syncram_impl_jo94                                         ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|                                                                                ; 3.6 (0.0)            ; 5.5 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; atax_internal_ic_11364155280792154870                            ; N/A          ;
;             |a[0].a|                                                                                                                                         ; 3.6 (2.0)            ; 5.5 (3.0)                        ; 1.8 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_arb2                                                         ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.6 (1.6)            ; 2.5 (2.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|a[0].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|                                                                                ; 22.8 (0.0)           ; 26.5 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; atax_internal_ic_15429220544938535814                            ; N/A          ;
;             |a[0].a|                                                                                                                                         ; 5.6 (3.8)            ; 7.5 (5.3)                        ; 2.0 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_arb2                                                         ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;             |s.s_endp|                                                                                                                                       ; 17.3 (0.0)           ; 19.0 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_ic_slave_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                                                         ; 17.3 (1.9)           ; 19.0 (3.2)                       ; 1.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (5)              ; 28 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                       ; acl_ic_slave_rrp                                                 ; N/A          ;
;                   |acl_reset_handler_inst|                                                                                                                   ; 1.6 (1.6)            ; 2.3 (2.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                   |read_fifo|                                                                                                                                ; 13.5 (13.5)          ; 13.5 (13.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_ll_fifo                                                      ; N/A          ;
;          |local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|                                                                                         ; 21.2 (19.2)          ; 27.9 (25.2)                      ; 6.7 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 86 (80)                   ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_mem1x                                                        ; N/A          ;
;             |acl_reset_handler_inst|                                                                                                                         ; 2.0 (2.0)            ; 2.8 (2.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;             |hld_ram_inst|                                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                                 ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                                              ; altera_syncram_rh82                                              ; N/A          ;
;                            |altera_syncram_impl1|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 1     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altera_syncram_impl1                                                                                                                                                                                                                                                                                                         ; altera_syncram_impl_jo94                                         ; N/A          ;
;          |local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|                                                                                ; 3.4 (0.0)            ; 4.8 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; atax_internal_ic_11364155280792154870                            ; N/A          ;
;             |a[0].a|                                                                                                                                         ; 3.4 (1.8)            ; 4.8 (2.8)                        ; 1.3 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_arb2                                                         ; N/A          ;
;                |acl_reset_handler_inst|                                                                                                                      ; 1.6 (1.6)            ; 2.0 (2.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|a[0].a|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------+
; Routing Usage Summary                                         ;
+--------------------------------+------------------------------+
; Routing Resource Type          ; Usage                        ;
+--------------------------------+------------------------------+
; Block Input Muxes              ; 4 / 361,828 ( < 1 % )        ;
; Block interconnects            ; 17,795 / 4,381,776 ( < 1 % ) ;
; C16 interconnects              ; 4 / 108,864 ( < 1 % )        ;
; C2 interconnects               ; 1,825 / 653,184 ( < 1 % )    ;
; C3 interconnects               ; 1,705 / 1,325,376 ( < 1 % )  ;
; C4 interconnects               ; 2,184 / 851,904 ( < 1 % )    ;
; CLOCK_INVERTs                  ; 6 / 4,032 ( < 1 % )          ;
; DCM_muxes                      ; 0 / 1,088 ( 0 % )            ;
; Direct links                   ; 8,962 / 4,381,776 ( < 1 % )  ;
; GAP Interconnects              ; 0 / 173,376 ( 0 % )          ;
; GAPs                           ; 0 / 29,304 ( 0 % )           ;
; HIO Buffers                    ; 0 / 145,152 ( 0 % )          ;
; Horizontal Buffers             ; 0 / 115,776 ( 0 % )          ;
; Horizontal_clock_segment_muxes ; 4 / 4,032 ( < 1 % )          ;
; Programmable Inverts           ; 51 / 195,696 ( < 1 % )       ;
; R10 interconnects              ; 1,858 / 1,216,008 ( < 1 % )  ;
; R2 interconnects               ; 2,234 / 1,088,640 ( < 1 % )  ;
; R24 interconnects              ; 20 / 152,064 ( < 1 % )       ;
; R24/C16 interconnect drivers   ; 23 / 217,728 ( < 1 % )       ;
; R4 interconnects               ; 3,389 / 1,574,496 ( < 1 % )  ;
; Row Clock Tap-Offs             ; 822 / 350,352 ( < 1 % )      ;
; Switchbox_clock_muxes          ; 19 / 23,040 ( < 1 % )        ;
; Vertical_seam_tap_muxes        ; 16 / 12,096 ( < 1 % )        ;
+--------------------------------+------------------------------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 201.9             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                  ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                              ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_inputreg0_q[7] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[7] ; 0.404             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_inputreg0_q[6] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[6] ; 0.403             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_inputreg0_q[4] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[4] ; 0.396             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_inputreg0_q[5] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[5] ; 0.387             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_inputreg0_q[26]                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[26]                                                                ; 0.377             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_inputreg0_q[31]                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[31]                                                                ; 0.373             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][14]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[13]                                                                                           ; 0.313             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[6]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[70]                                                                                                                                                                                    ; 0.309             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[28]                                                                                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[92]                                                                                                                                                                                    ; 0.308             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][15]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[14]                                                                                           ; 0.307             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][8]                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[7]                                                                                            ; 0.307             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[25]                                                                                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[89]                                                                                                                                                                                    ; 0.307             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][4]                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[3]                                                                                            ; 0.307             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][48]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[47]                                                                                           ; 0.306             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][67]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[66]                                                                                           ; 0.306             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_1_tpl_reg1_q[0]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[0]                                                                                                                                                                                     ; 0.306             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[12]                                                                                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[76]                                                                                                                                                                                    ; 0.306             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[47]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[47]                                                                                                                    ; 0.306             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][29]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[28]                                                                                           ; 0.305             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[14]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[14]                                                                                                                    ; 0.305             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[5]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[69]                                                                                                                                                                                    ; 0.305             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[60]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[60]                                                                                                                    ; 0.304             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[24]                                                                                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[88]                                                                                                                                                                                    ; 0.304             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][94]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[93]                                                                                           ; 0.304             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][49]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[48]                                                                                           ; 0.304             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[4]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[68]                                                                                                                                                                                    ; 0.304             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][51]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[50]                                                                                           ; 0.304             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[6]                                                                                                                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[6]                                                                                                                     ; 0.304             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[13]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[13]                                                                                                                    ; 0.303             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[12]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[12]                                                                                                                    ; 0.303             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist37_i_arrayidx366_atax0_dupName_2_trunc_sel_x_b_1_q[12]                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[4]           ; 0.303             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][43]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[42]                                                                                           ; 0.303             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[51]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[51]                                                                                                                    ; 0.303             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[27]                                                                                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[91]                                                                                                                                                                                    ; 0.303             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][98]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[97]                                                                                           ; 0.303             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[63]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[63]                                                                                                                    ; 0.303             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[52]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[52]                                                                                                                    ; 0.303             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[11]                                                                                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[75]                                                                                                                                                                                    ; 0.302             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[29]                                                                                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[93]                                                                                                                                                                                    ; 0.302             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_inputreg0_q[16]                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[16]                                                                ; 0.302             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][85]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[84]                                                                                           ; 0.302             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist37_i_arrayidx366_atax0_dupName_2_trunc_sel_x_b_1_q[9]                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[1]           ; 0.302             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[4]                                                                                                                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[4]                                                                                                                     ; 0.302             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][30]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[29]                                                                                           ; 0.301             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][3]                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[2]                                                                                            ; 0.301             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][37]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[36]                                                                                           ; 0.301             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][93]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[92]                                                                                           ; 0.301             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][45]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[44]                                                                                           ; 0.300             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][34]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[33]                                                                                           ; 0.300             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][16]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[15]                                                                                           ; 0.300             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][99]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[98]                                                                                           ; 0.300             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[43]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[43]                                                                                                                    ; 0.299             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][46]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[45]                                                                                           ; 0.299             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][25]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[24]                                                                                           ; 0.299             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][6]                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[5]                                                                                            ; 0.299             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][96]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[95]                                                                                           ; 0.299             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][87]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[86]                                                                                           ; 0.299             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[59]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[59]                                                                                                                    ; 0.299             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[45]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[45]                                                                                                                    ; 0.299             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_inputreg0_q[30]                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[30]                       ; 0.298             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][95]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[94]                                                                                           ; 0.298             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][91]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[90]                                                                                           ; 0.298             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_inputreg0_q[7]                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[7]                        ; 0.298             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist37_i_arrayidx366_atax0_dupName_2_trunc_sel_x_b_1_q[13]                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[5]           ; 0.298             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][5]                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[4]                                                                                            ; 0.298             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_inputreg0_q[3]                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[3]                        ; 0.298             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[53]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[53]                                                                                                                    ; 0.298             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][27]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[26]                                                                                           ; 0.297             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][24]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[23]                                                                                           ; 0.297             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist37_i_arrayidx366_atax0_dupName_2_trunc_sel_x_b_1_q[8]                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[0]           ; 0.297             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][44]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[43]                                                                                           ; 0.297             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][35]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[34]                                                                                           ; 0.297             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][7]                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[6]                                                                                            ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][20]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[19]                                                                                           ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_inputreg0_q[28]                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[28]                       ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][102]                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[101]                                                                                          ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][50]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[49]                                                                                           ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[14]                                                                                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[78]                                                                                                                                                                                    ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][47]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[46]                                                                                           ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][11]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[10]                                                                                           ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][10]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[9]                                                                                            ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][88]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[87]                                                                                           ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_inputreg0_q[23]                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[23]                       ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_inputreg0_q[12]                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[12]                       ; 0.295             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[9]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[73]                                                                                                                                                                                    ; 0.295             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][58]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[57]                                                                                           ; 0.295             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][36]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[35]                                                                                           ; 0.295             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist37_i_arrayidx366_atax0_dupName_2_trunc_sel_x_b_1_q[11]                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[3]           ; 0.295             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][23]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[22]                                                                                           ; 0.294             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[54]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[54]                                                                                                                    ; 0.294             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][41]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[40]                                                                                           ; 0.294             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][128]                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[127]                                                                                          ; 0.294             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_inputreg0_q[2]                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[2]                        ; 0.294             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_inputreg0_q[18]                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[18]                       ; 0.293             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_6_tpl_reg1_q[2]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[106]                                                                                                                                                                                   ; 0.293             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][97]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[96]                                                                                           ; 0.293             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_inputreg0_q[17]                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[17]                                                                ; 0.293             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][53]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[52]                                                                                           ; 0.293             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][40]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[39]                                                                                           ; 0.293             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][9]                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[8]                                                                                            ; 0.293             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


--------------------------------------
; Global Router Wire Utilization Map ;
--------------------------------------
This report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Peak Wire Demand Summary                                                      ;
+-----------------+-----------+-----------------------------------+-------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ;
+-----------------+-----------+-----------------------------------+-------------+
; short           ; right     ; [(128, 152), (135, 159)]          ; 10.968 %    ;
; short           ; left      ; [(136, 152), (143, 159)]          ; 9.895 %     ;
; short           ; up        ; [(128, 144), (135, 151)]          ; 16.009 %    ;
; short           ; down      ; [(128, 160), (135, 167)]          ; 12.993 %    ;
; long high speed ; right     ; [(128, 152), (135, 159)]          ; 18.750 %    ;
; long high speed ; left      ; [(144, 152), (151, 159)]          ; 39.286 %    ;
; long high speed ; up        ; [(136, 152), (143, 159)]          ; 98.438 %    ;
; long high speed ; down      ; [(136, 160), (143, 167)]          ; 64.062 %    ;
+-----------------+-----------+-----------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Wire Demand Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------+-----------+-----------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ; Net Names                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+-----------+-----------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; short           ; right     ; [(128, 152), (135, 159)]          ; 10.968 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|mux_sel~0                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                 ;
; short           ; right     ; [(128, 152), (135, 159)]          ; 10.968 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|redist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo_o_data_reg1_q[43]                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist2_sync_together60_aunroll_x_in_i_valid_2_q[0]                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|i7~0                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; atax_avmm_0_rw_read[0]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist7_i_llvm_fpga_forked_atax_b12_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                  ;
; short           ; left      ; [(136, 152), (143, 159)]          ; 9.895 %     ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|i49                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                   ;
; short           ; left      ; [(136, 152), (143, 159)]          ; 9.895 %     ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[42]                                                                                                                                                                                                                                      ;
; short           ; up        ; [(128, 144), (135, 151)]          ; 16.009 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[2][1]                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[43]                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[51]                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[50]                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[49]                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[48]                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[47]                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[46]                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[45]                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[44]                                                                                                                                                                                                                                                                                                      ;
; short           ; up        ; [(128, 144), (135, 151)]          ; 16.009 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[6]                                                                                                                                                                                                                                                                                                       ;
; short           ; down      ; [(128, 160), (135, 167)]          ; 12.993 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[33]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                                                                                                                                                             ;
; short           ; down      ; [(128, 160), (135, 167)]          ; 12.993 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; atax_inst|~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                             ;
; long high speed ; right     ; [(128, 152), (135, 159)]          ; 18.750 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist1_sync_together63_aunroll_x_in_i_valid_2_q[0]                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[84] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[86] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[89] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[91] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[92] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[94] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[96] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[97] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[98] ;
; long high speed ; right     ; [(128, 152), (135, 159)]          ; 18.750 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[84] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[96] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist1_sync_together63_aunroll_x_in_i_valid_2_q[0]                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[86] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[89] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[91] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[92] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[94] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[97] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[98] ;
; long high speed ; left      ; [(144, 152), (151, 159)]          ; 39.286 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|i49                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|redist2_sync_together10_aunroll_x_in_c1_eni1_3_tpl_1_q[3]                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[5]                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[7]                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[13]                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|redist2_sync_together10_aunroll_x_in_c1_eni1_3_tpl_1_q[7]                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|redist2_sync_together10_aunroll_x_in_c1_eni1_3_tpl_1_q[10]                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|redist2_sync_together10_aunroll_x_in_c1_eni1_3_tpl_1_q[4]                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|redist2_sync_together10_aunroll_x_in_c1_eni1_3_tpl_1_q[5]                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[3]                                                                                                                                                                                            ;
; long high speed ; left      ; [(144, 152), (151, 159)]          ; 39.286 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter101_atax0_aunroll_x|redist2_i_arrayidx61_atax0_narrow_x_b_1_q[1]                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter101_atax0_aunroll_x|redist2_i_arrayidx61_atax0_narrow_x_b_1_q[5]                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter101_atax0_aunroll_x|redist2_i_arrayidx61_atax0_narrow_x_b_1_q[3]                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter101_atax0_aunroll_x|redist2_i_arrayidx61_atax0_narrow_x_b_1_q[4]                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|redist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo_o_data_reg1_q[12]                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|redist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo_o_data_reg1_q[18]                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|redist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo_o_data_reg1_q[17]                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|redist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo_o_data_reg1_q[16]                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|redist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo_o_data_reg1_q[15]                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|redist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo_o_data_reg1_q[14]                                                                                                                                                                                                                                                                                   ;
; long high speed ; up        ; [(136, 152), (143, 159)]          ; 98.438 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x_in_i_stall_reg0_q[0]~ERTM                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|i7~0                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[3]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[5]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[4]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[1]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[2]~ERTM                                                                                                                                                                                                                    ;
; long high speed ; up        ; [(136, 152), (143, 159)]          ; 98.438 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[3]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[5]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[4]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[1]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[2]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[0]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[12]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[27]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[26]                                                                                                                                                                                                                                      ;
; long high speed ; down      ; [(136, 160), (143, 167)]          ; 64.062 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|i49                                                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[7]                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[6]                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                         ;
; long high speed ; down      ; [(136, 160), (143, 167)]          ; 64.062 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|m20k_addr_b_clock_en_EV                                                     ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                                           ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                         ;
+-----------------+-----------+-----------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Total Grid Crossings                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Net Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Total Grid Crossings ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 10                   ;
; atax_inst|~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 8                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|fast_incr_decr_counter|Mux_2~0_ERTM                                                            ; 6                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|therst_sync|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                            ; 6                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|stall_entry_frontStall_reg0_q[0]~ERTM                                                                                                                                                                                                                                                                                                                                             ; 5                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[3]~ERTM                                                                                                                                                                                                                    ; 5                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[5]~ERTM                                                                                                                                                                                                                    ; 5                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[4]~ERTM                                                                                                                                                                                                                    ; 5                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[1]~ERTM                                                                                                                                                                                                                    ; 5                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[2]~ERTM                                                                                                                                                                                                                    ; 5                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[0]~ERTM                                                                                                                                                                                                                    ; 5                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|therst_sync|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                       ; 5                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                                                            ; 5                    ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|mux_intf.req.byteenable[0]~0                                                                                                                                                                                                                                                                                                                                                                                                            ; 5                    ;
; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][36]                                                                                                                                                                                                                                                                                                                                                                                              ; 5                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|merged_in_SE_in_i_llvm_fpga_pop_i1_memdep_phi_pop20_atax0_V0_sync_valid_reg0_q[0]~ERTM                                                                                                                                                                                                                                                                                                            ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter101_atax0_aunroll_x|redist2_i_arrayidx61_atax0_narrow_x_b_1_q[2]                                                                                                                                                                                                                        ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter101_atax0_aunroll_x|redist2_i_arrayidx61_atax0_narrow_x_b_1_q[1]                                                                                                                                                                                                                        ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|theloop_admit|out_forked~ERTM                                                                                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][35]~ERTM                                                                                                                                                                                                                                                                                                                                                                                         ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                                                                                                                                                                                                                         ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|i218~0_ERTM1                                                                                                                                                                                                                                                                                                        ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|data_out_reg[8]                                                                                                                    ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|data_out_reg[9]                                                                                                                    ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist7_i_llvm_fpga_forked_atax_b12_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                                                                                              ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_o_valid_reg1_q[0]                                                                                                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|i_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x_out_o_valid_reg1_q[0]                                                                                                                                                                                                                                                                                                               ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_q_q[15]                                                                                                                                                                                           ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_q_q[13]                                                                                                                                                                                           ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|data_out_clock_en                                                                                                 ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[96] ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[84] ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|i73~1                                                                                                                                                                                                                                                                                                                          ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[13]                                                                                                                                                                                           ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[7]                                                                                                                                                                                            ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[5]                                                                                                                                                                                            ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[3]                                                                                                                                                                                            ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|redist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo_o_data_reg1_q[19]                                                                                                                                                                                                                                                                                   ; 4                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


+--------------------------------------------------+
; Hyper-Retimer Settings                           ;
+------------------------+---------+---------------+
; Option                 ; Setting ; Default Value ;
+------------------------+---------+---------------+
; Enable Auto-Pipelining ; On      ; On            ;
+------------------------+---------+---------------+


+------------------------------------------+
; Reset Sequence Requirement               ;
+------------+-----------------------------+
; Clock Name ; Number of additional cycles ;
+------------+-----------------------------+
; clock      ; 4                           ;
+------------+-----------------------------+
Note: Due to retiming optimizations, a clock domain may require a longer reset sequence to ensure correct functionality.  The table above indicates the minimum number of additional reset sequence cycles needed for each clock domain.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Retiming Limit Summary                                                                                                                                                          ;
+--------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Transfer     ; Limiting Reason        ; Recommendation                                                                                                                    ;
+--------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Domain clock ; Insufficient Registers ; See the Fast Forward Timing Closure Recommendations report for step-by-step suggestions for RTL changes and estimated performance ;
+--------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


Critical Chain Summary for Clock Domain clock
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendation                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; The critical chain is limited by: Insufficient Registers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Reduce the delay of 'Long Paths' in the chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   or insert more pipeline stages for 'Long Paths' in the chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   or remove retiming restrictions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/programmable/documentation/jbr1444752564689.html#mtr1430270744844'>Insufficient Registers</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.                                                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Add additional pipeline stages at Register #1:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                   ;
;  Add additional pipeline stages along these paths AFTER the sources                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   from atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn to atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head          ;
;   from atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn to atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head               ;
;   from atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn to bus atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1:0]      ;
;   from atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn to bus atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1:0] ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Retiming Restrictions at Register #8:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63                                                                                                                                                                                                                                                                                                        ;
;   Node is in a RAM or DSP block that cannot be retimed.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   Allow more RAM and DSP retiming by turning on global assignments ALLOW_RAM_RETIMING and ALLOW_DSP_RETIMING.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   Otherwise manually adjust your RTL design to add additional registers or re-position registers along the path to balance slack                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; The critical chain has Domain Boundary Entry/Exit Constraint                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/programmable/documentation/jbr1444752564689.html#mtr1430270804124'>Domain Boundary Entry/Exit</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Info                ; Register                ; Register ID ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Long Path (Critical)     ; Hyper-Register          ; #4          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                     ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate|q                                                                                   ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~LAB_RE_X127_Y155_N0_I75                                                                        ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr|dataa                                                                                                                                                  ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr|combout                                                                                                                                                ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~LAB_RE_X127_Y155_N0_I130                                                                                                                               ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~R4_X128_Y155_N0_I16                                                                                                                                    ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~LOCAL_INTERCONNECT_X132_Y155_N0_I14                                                                                                                    ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~LAB_RE_X132_Y155_N0_I4                                                                                                                                 ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|add_1~26|datab                                                                                                                                              ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|add_1~21|cout                                                                                                                                               ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|add_1~16|cin                                                                                                                                                ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|add_1~11|cout                                                                                                                                               ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|add_1~6|cin                                                                                                                                                 ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|add_1~1|sumout                                                                                                                                              ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]|d                                                                                                                                                ;
; Long Path (Critical)     ; Bypassed ALM Register   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~.comb                                                                                                                                            ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]|q                                                                                                                                                ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~la_lab/laboutt[11]                                                                                                                               ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y155_N0_I105                                                                                                                         ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~C3_X132_Y155_N0_I19                                                                                                                              ;
; Long Path (Critical)     ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff.d                                                                                                                       ;
; Long Path (Critical)     ; Hyper-Register          ; #5          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff                                                                                                                         ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67_dff.q                                                                                                                       ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~R10_X123_Y157_N0_I67                                                                                                                             ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LOCAL_INTERCONNECT_X132_Y157_N0_I6                                                                                                               ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|counter[5]~LAB_RE_X132_Y157_N0_I58                                                                                                                          ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|i151~0xsyn|datac                                                                                                                                                                                                                                                                             ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|i151~0xsyn|combout                                                                                                                                                                                                                                                                           ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.request|d                                                                                                                                                                                                                                                                         ;
; Long Path                ; Bypassed ALM Register   ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.request~.comb                                                                                                                                                                                                                                                                     ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.request|q                                                                                                                                                                                                                                                                         ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.request~LAB_RE_X132_Y157_N0_I122                                                                                                                                                                                                                                                  ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.request~LOCAL_INTERCONNECT_X132_Y157_N0_I22                                                                                                                                                                                                                                       ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp|pipe_r.req.request~LAB_RE_X132_Y157_N0_I50                                                                                                                                                                                                                                                   ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0|datac                                                                                                                                                                                                                                                                                   ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0|combout                                                                                                                                                                                                                                                                                 ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~la_lab/laboutb[4]                                                                                                                                                                                                                                                                       ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~_LAB_RE_X132_Y157_N0_I118                                                                                                                                                                                                                                                               ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~_R10_X132_Y157_N0_I43                                                                                                                                                                                                                                                                   ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~_LOCAL_INTERCONNECT_X132_Y157_N0_I51                                                                                                                                                                                                                                                    ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X132_Y157_N0_I19_dff|d                                                                                                                                                                                                                                                           ;
; Long Path                ; Hyper-Register          ; #6          ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X132_Y157_N0_I19_dff                                                                                                                                                                                                                                                             ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X132_Y157_N0_I19_dff|q                                                                                                                                                                                                                                                           ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~_LAB_RE_X132_Y157_N0_I19                                                                                                                                                                                                                                                                ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i151~0xsyn|dataa                                                                                                                                                                                                                                                                             ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i151~0xsyn|combout                                                                                                                                                                                                                                                                           ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request|d                                                                                                                                                                                                                                                                         ;
; Long Path                ; Bypassed ALM Register   ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request~.comb                                                                                                                                                                                                                                                                     ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request|q                                                                                                                                                                                                                                                                         ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request~la_lab/laboutt[8]                                                                                                                                                                                                                                                         ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request~LAB_RE_X132_Y157_N0_I102                                                                                                                                                                                                                                                  ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request~LOCAL_INTERCONNECT_X132_Y157_N0_I8                                                                                                                                                                                                                                        ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|pipe_r.req.request~LAB_RE_X132_Y157_N0_I49                                                                                                                                                                                                                                                   ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0|datad                                                                                                                                                                                                                                                                                   ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0|combout                                                                                                                                                                                                                                                                                 ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~la_lab/laboutb[4]                                                                                                                                                                                                                                                                       ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~_LAB_RE_X132_Y157_N0_I118                                                                                                                                                                                                                                                               ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~_R10_X132_Y157_N0_I43                                                                                                                                                                                                                                                                   ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~_LOCAL_INTERCONNECT_X132_Y157_N0_I51                                                                                                                                                                                                                                                    ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X132_Y157_N0_I71_dff|d                                                                                                                                                                                                                                                           ;
; Long Path                ; Hyper-Register          ; #7          ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X132_Y157_N0_I71_dff                                                                                                                                                                                                                                                             ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0_LAB_RE_X132_Y157_N0_I71_dff|q                                                                                                                                                                                                                                                           ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp|i7~0~_LAB_RE_X132_Y157_N0_I71                                                                                                                                                                                                                                                                ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i48|datae                                                                                                  ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i48|combout                                                                                                ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i48~la_lab/laboutb[15]                                                                                     ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i48~LAB_RE_X132_Y157_N0_I129                                                                               ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i48~R4_X133_Y157_N0_I42                                                                                    ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i48~LOCAL_INTERCONNECT_X136_Y157_N0_I51                                                                    ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|i48~LAB_RE_X136_Y157_N0_I80                                                                                ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~xtophalf/xale0/xlut/xreghipi/xcetop0/hipi_out ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|ena1                                          ;
; Retiming Restriction     ; REG (LUTRAM)            ; #8          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg1                                          ;
; ------------------------ ; ----------------------- ; ----------- ; ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ;
; Domain Boundary Exit     ; ALM Register            ; #1          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn                                                                                                          ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn|q                                                                                                        ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn~LAB_RE_X126_Y154_N0_I100                                                                                 ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn~R10_X117_Y154_N0_I66                                                                                     ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn~C3_X122_Y154_N0_I19                                                                                      ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn~LOCAL_INTERCONNECT_X122_Y155_N0_I7                                                                       ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|sclrn~LAB_RE_X122_Y155_N0_I85                                                                                  ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~xtophalf/xale1/xlut/xreghipi/xclrbot0/hipi_out                                                   ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E|sclr                                                                                             ;
; Long Path                ; Bypassed ALM Register   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~.comb                                                                                            ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E|q                                                                                                ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X122_Y155_N0_I100                                                                         ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~R4_X123_Y155_N0_I23                                                                              ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LOCAL_INTERCONNECT_X127_Y155_N0_I37                                                              ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X127_Y155_N0_I73_dff.d                                                                    ;
; Long Path                ; Hyper-Register          ; #2          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X127_Y155_N0_I73_dff                                                                      ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X127_Y155_N0_I73_dff.q                                                                    ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|occ_gte_one_E~LAB_RE_X127_Y155_N0_I73                                                                          ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr|datad                                                                                                                                                  ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr|combout                                                                                                                                                ;
; Long Path                ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~LAB_RE_X127_Y155_N0_I130                                                                                                                               ;
; Long Path                ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~C3_X127_Y155_N0_I9                                                                                                                                     ;
; Extend to locatable node ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~LOCAL_INTERCONNECT_X127_Y157_N0_I24                                                                                                                    ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~LAB_RE_X127_Y157_N0_I15                                                                                                                                ;
; Extend to locatable node ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i35~0|datae                                                                          ;
; Extend to locatable node ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i35~0|combout                                                                        ;
; Extend to locatable node ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0|d                                                                   ;
; Extend to locatable node ; ALM Register            ; #3          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                     ;
; ------------------------ ; ----------------------- ; ----------- ; ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ;
; Retiming Dependency      ; Hyper-Register          ; #4          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate                                                                                     ;
; Retiming Dependency      ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~_Duplicate|q                                                                                   ;
; Retiming Dependency      ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]~LAB_RE_X127_Y155_N0_I75                                                                        ;
; Retiming Dependency      ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr|dataa                                                                                                                                                  ;
; Retiming Dependency      ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr|combout                                                                                                                                                ;
; Retiming Dependency      ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~LAB_RE_X127_Y155_N0_I130                                                                                                                               ;
; Retiming Dependency      ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~C3_X127_Y155_N0_I9                                                                                                                                     ;
; Extend to locatable node ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~LOCAL_INTERCONNECT_X127_Y157_N0_I24                                                                                                                    ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|decr~LAB_RE_X127_Y157_N0_I15                                                                                                                                ;
; Extend to locatable node ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i35~0|datae                                                                          ;
; Extend to locatable node ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i35~0|combout                                                                        ;
; Extend to locatable node ;                         ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0|d                                                                   ;
; Extend to locatable node ; ALM Register            ; #3          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                     ;
+--------------------------+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+---------------------------------------------------------------------------------------------------------------------------+
; Hyper-Retimer INI Usage                                                                                                   ;
+----------------------+----------------------------------------------------------------------------------------------------+
; Option               ; Usage                                                                                              ;
+----------------------+----------------------------------------------------------------------------------------------------+
; Initialization file: ; /home/projects/ljohn/simplescalar/ans/polybench/atax/intelversions/atax_49.prj/quartus/quartus.ini ;
+----------------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Routing Usage Summary                                         ;
+--------------------------------+------------------------------+
; Routing Resource Type          ; Usage                        ;
+--------------------------------+------------------------------+
; Block Input Muxes              ; 4 / 361,828 ( < 1 % )        ;
; Block interconnects            ; 17,797 / 4,381,776 ( < 1 % ) ;
; C16 interconnects              ; 4 / 108,864 ( < 1 % )        ;
; C2 interconnects               ; 1,843 / 653,184 ( < 1 % )    ;
; C3 interconnects               ; 1,716 / 1,325,376 ( < 1 % )  ;
; C4 interconnects               ; 2,197 / 851,904 ( < 1 % )    ;
; CLOCK_INVERTs                  ; 6 / 4,032 ( < 1 % )          ;
; DCM_muxes                      ; 0 / 1,088 ( 0 % )            ;
; Direct links                   ; 8,953 / 4,381,776 ( < 1 % )  ;
; GAP Interconnects              ; 0 / 173,376 ( 0 % )          ;
; GAPs                           ; 0 / 29,304 ( 0 % )           ;
; HIO Buffers                    ; 0 / 145,152 ( 0 % )          ;
; Horizontal Buffers             ; 0 / 115,776 ( 0 % )          ;
; Horizontal_clock_segment_muxes ; 4 / 4,032 ( < 1 % )          ;
; Programmable Inverts           ; 51 / 195,696 ( < 1 % )       ;
; R10 interconnects              ; 1,865 / 1,216,008 ( < 1 % )  ;
; R2 interconnects               ; 2,249 / 1,088,640 ( < 1 % )  ;
; R24 interconnects              ; 20 / 152,064 ( < 1 % )       ;
; R24/C16 interconnect drivers   ; 23 / 217,728 ( < 1 % )       ;
; R4 interconnects               ; 3,403 / 1,574,496 ( < 1 % )  ;
; Row Clock Tap-Offs             ; 835 / 350,352 ( < 1 % )      ;
; Switchbox_clock_muxes          ; 19 / 23,040 ( < 1 % )        ;
; Vertical_seam_tap_muxes        ; 16 / 12,096 ( < 1 % )        ;
+--------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_branch|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                   ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|theatax_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                        ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|theatax_B0_runOnce_merge_storage|theatax_B0_runOnce_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                          ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|theatax_B0_runOnce_merge|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_atax0|thei_llvm_fpga_pop_token_i1_wt_limpop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                        ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|thei_llvm_fpga_push_token_i1_wt_limpush_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                             ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_branch|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|theatax_B10_merge_storage|theatax_B10_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_merge|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|acl_push_stall_latency_inst|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_branch|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|theatax_B11_merge_storage|theatax_B11_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|theatax_B11_merge|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|thebb_atax_B11_stall_region|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                        ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_branch|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body73_ataxs_c0_exit191_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                        ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_branch|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|theatax_B13_merge_storage|theatax_B13_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|theatax_B13_merge|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_DOWN_OCC.down_has_many_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                         ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|GEN_SIDE_FIFO.side_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax17_atax0|theiowr|GEN_STALL_LATENCY.hld_iowr_stall_latency_inst|down_somewhat_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                 ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                            ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_branch|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|theatax_B1_start_merge|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                        ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|down_has_many_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|down_has_one_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                      ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                             ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo_somewhat_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                           ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                 ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|downstream_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_ataxs_c0_enter11_atax0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_ataxs_c0_exit_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                 ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_ataxs_c1_exit_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                   ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_branch|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|theatax_B2_merge_storage|theatax_B2_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                        ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|theatax_B2_merge|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|thebb_atax_B2_stall_region|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                          ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_branch|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|theatax_B3_merge|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                   ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                          ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_branch|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|theatax_B4_merge|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                   ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body13_ataxs_c0_exit111_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                         ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                          ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_branch|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|theatax_B5_merge_storage|theatax_B5_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                        ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_merge|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|thebb_atax_B5_stall_region|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                          ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_branch|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|theatax_B6_merge|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond28_preheader_ataxs_c0_enter12313_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond28_preheader_ataxs_c0_exit130_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                          ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_branch|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body30_ataxs_c0_exit149_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                         ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                             ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                              ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom3162_push31_atax0_i_llvm_fpga_push_i64_idxprom3162_push31_atax1_x|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                  ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx32564_push32_atax0_i_llvm_fpga_push_p67f32_arrayidx32564_push32_atax1_x|llram.acl_latency_one_ram_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                        ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                          ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_branch|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                        ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_branch|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                    ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body52_ataxs_c0_exit180_atax0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                         ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                          ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|atax_internal|theatax_function|therst_sync|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                               ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|avmm_0_.global_icavmm_0_rw|sp[0].sp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
; Synchronizer Identification ; atax           ;              ; atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|wrp|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                                                                                                                                                                                                                                                                                                                                                                                                       ; FORCED        ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                                                          ;
+----------------------+----------------------------------------------------------------------------------------------------+
; Option               ; Usage                                                                                              ;
+----------------------+----------------------------------------------------------------------------------------------------+
; Initialization file: ; /home/projects/ljohn/simplescalar/ans/polybench/atax/intelversions/atax_49.prj/quartus/quartus.ini ;
+----------------------+----------------------------------------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Can't read Quartus Prime message file /home/projects/ljohn/simplescalar/ans/polybench/atax/intelversions/atax_49.prj/quartus/qdb/_compiler/quartus_compile/_flat/21.1.0/legacy/1/quartus_compile.fit.plan.header.qmsgdb.
Make sure the file exists and is up to date, and you have permission to read and write the file.
Info (16677): Loading synthesized database.
Info (16734): Loading "synthesized" snapshot for partition "root_partition".
Info (16734): Loading "synthesized" snapshot for partition "component_atax".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:07.
Info (119006): Selected device 1ST110EN1F43E1VG for design "quartus_compile"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12262): Starting Fitter periphery placement operations
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:12
Info (12627): Pin ~ALTERA_AS_DATA1~ is reserved at location AM30
Info (12627): Pin ~ALTERA_AS_nCSO0,ALTERA_MSEL0~ is reserved at location AU32
Info (12627): Pin ~ALTERA_AS_DATA2~ is reserved at location AN29
Info (12627): Pin ~ALTERA_AS_DATA0~ is reserved at location AP31
Info (12627): Pin ~ALTERA_AS_CLK~ is reserved at location AV32
Info (12627): Pin ~ALTERA_AS_nCSO2,ALTERA_MSEL1~ is reserved at location AR29
Info (12627): Pin ~ALTERA_AS_nCSO1,ALTERA_MSEL2~ is reserved at location AU29
Info (12627): Pin ~ALTERA_AS_DATA3~ is reserved at location AP30
Info (12627): Pin ~ALTERA_AS_nCSO3~ is reserved at location BA29
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Info (20360): 6 wire LUT(s) were inserted to tie-off unconnected input partition boundary ports in the design.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000        clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 860 registers into blocks of type MLAB cell
Info (20273): Intermediate fitter snapshots will not be committed because ENABLE_INTERMEDIATE_SNAPSHOTS QSF assignment is disabled during compilation.
Info (21624): Not running Design Assistant in plan stage because there is no enabled rule to check
Info (12517): Periphery placement operations ending: elapsed time is 00:01:13
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:41
Info (18252): The Fitter is using Physical Synthesis.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:13
Info (11888): Total time spent on timing analysis during Global Placement is 1.94 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11178): Promoted 1 clock 
    Info (18386): clock~FITTER_INSERTED_0 (15128 fanout) drives clock sectors (2, 3) to (4, 4)
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:09
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:17
Info (11888): Total time spent on timing analysis during Placement is 2.30 seconds.
Info (21624): Not running Design Assistant in place stage because there is no enabled rule to check
Info (170193): Fitter routing operations beginning
Info (20215): Router estimated peak short interconnect demand : 16% of up directional wire in region X128_Y144 to X135_Y151
    Info (20265): Estimated peak short right directional wire demand : 10% in region X128_Y152 to X135_Y159
    Info (20265): Estimated peak short left directional wire demand : 9% in region X136_Y152 to X143_Y159
    Info (20265): Estimated peak short up directional wire demand : 16% in region X128_Y144 to X135_Y151
    Info (20265): Estimated peak short down directional wire demand : 12% in region X128_Y160 to X135_Y167
Info (20215): Router estimated peak long high speed interconnect demand : 98% of up directional wire in region X136_Y152 to X143_Y159
    Info (20265): Estimated peak long high speed right directional wire demand : 18% in region X128_Y152 to X135_Y159
    Info (20265): Estimated peak long high speed left directional wire demand : 39% in region X144_Y152 to X151_Y159
    Info (20265): Estimated peak long high speed up directional wire demand : 98% in region X136_Y152 to X143_Y159
    Info (20265): Estimated peak long high speed down directional wire demand : 64% in region X136_Y160 to X143_Y167
    Info (20315): Note that the router may use short wires to implement long connections at higher delay
Info (170239): Router is attempting to preserve 0.01 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (11888): Total time spent on timing analysis during Routing is 3.16 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:01:04
Info (17966): Starting Hyper-Retimer operations.
Info (17968): Completed Hyper-Retimer operations.
Info (18821): Fitter Hyper-Retimer operations ending: elapsed time is 00:00:06
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Critical Warning (19527): There are 48 unused RX channels and 48 unused TX channels in the design.
    Info (19528): Add the QSF assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' for each unused channel that will be used in future.
    Info (19529): The above QSF assignment will preserve the performance of specified channels over time.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:00:37
Info (20274): Successfully committed final database.
Info (21624): Not running Design Assistant in finalize stage because there is no enabled rule to check
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Quartus Prime Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 13880 megabytes
    Info: Processing ended: Thu Feb 29 17:17:03 2024
    Info: Elapsed time: 00:04:48
    Info: System process ID: 457429
Info (19538): Reading SDC files took 00:00:02 cumulatively in this process.


