#ifndef __CMUCAL_QCH_H__
#define __CMUCAL_QCH_H__

#include "../cmucal.h"

enum qch_id {
	APBIF_GPIO_ALIVE_QCH = QCH_TYPE,
	APBIF_PMU_ALIVE_QCH,
	APBIF_RTC_QCH,
	APBIF_TOP_RTC_QCH,
	APM_CMU_APM_QCH,
	DTZPC_APM_QCH,
	GREBEINTEGRATION_QCH_GREBE,
	GREBEINTEGRATION_QCH_DBG,
	I3C_APM_CP_QCH_P,
	I3C_APM_CP_QCH_S,
	I3C_APM_PMIC_QCH_P,
	I3C_APM_PMIC_QCH_S,
	INTMEM_QCH,
	LHM_AXI_C_VTS_QCH,
	LHM_AXI_P_APM_QCH,
	LHS_AXI_C_CMGP_QCH,
	LHS_AXI_D_APM_QCH,
	LHS_AXI_G_DBGCORE_QCH,
	LHS_AXI_G_SCAN2DRAM_QCH,
	LHS_AXI_LP_VTS_QCH,
	MAILBOX_APM_AP_QCH,
	MAILBOX_APM_VTS_QCH,
	MAILBOX_AP_DBGCORE_QCH,
	PEM_QCH,
	PMU_INTR_GEN_QCH,
	ROM_CRC32_HOST_QCH,
	RSTNSYNC_CLK_APM_BUS_QCH_GREBE,
	RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG,
	SPEEDY_APM_QCH,
	SPEEDY_SUB_APM_QCH,
	SS_DBGCORE_QCH_GREBE,
	SS_DBGCORE_QCH_DBG,
	SYSREG_APM_QCH,
	VGEN_LITE_APM_QCH,
	WDT_APM_QCH,
	ABOX_QCH_ACLK,
	ABOX_QCH_BCLK_DSIF,
	ABOX_QCH_BCLK0,
	ABOX_QCH_BCLK1,
	ABOX_QCH_BCLK2,
	ABOX_QCH_BCLK3,
	ABOX_QCH_CPU,
	ABOX_QCH_BCLK4,
	ABOX_QCH_CNT,
	ABOX_QCH_BCLK5,
	ABOX_QCH_CCLK_ASB,
	ABOX_QCH_SCLK,
	ABOX_QCH_BCLK6,
	AUD_CMU_AUD_QCH,
	D_TZPC_AUD_QCH,
	LHM_AXI_P_AUD_QCH,
	LHS_AXI_D_AUD_QCH,
	MAILBOX_AUD0_QCH,
	MAILBOX_AUD1_QCH,
	PPMU_AUD_QCH,
	RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH,
	RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH,
	RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH,
	SMMU_AUD_QCH_S1,
	SMMU_AUD_QCH_S2,
	SYSREG_AUD_QCH,
	VGEN_LITE_AUD_QCH,
	WDT_AUD_QCH,
	BUS0_CMU_BUS0_QCH,
	BUSIF_CMUTOPC_QCH,
	CACHEAID_BUS0_QCH,
	CMU_BUS0_CMUREF_QCH,
	D_TZPC_BUS0_QCH,
	LHM_ACEL_D_HSI1_QCH,
	LHM_AXI_D0_CSIS_QCH,
	LHM_AXI_D0_MCSC_QCH,
	LHM_AXI_D0_TNR_QCH,
	LHM_AXI_D1_CSIS_QCH,
	LHM_AXI_D1_MCSC_QCH,
	LHM_AXI_D1_TNR_QCH,
	LHM_AXI_D_AUD_QCH,
	LHM_AXI_D_DNS_QCH,
	LHM_AXI_D_IPP_QCH,
	LHM_AXI_D_SSP_QCH,
	LHM_AXI_D_VRA_QCH,
	LHS_AXI_P_AUD_QCH,
	LHS_AXI_P_CSIS_QCH,
	LHS_AXI_P_HSI1_QCH,
	LHS_AXI_P_IPP_QCH,
	LHS_AXI_P_ITP_QCH,
	LHS_AXI_P_MCSC_QCH,
	LHS_AXI_P_MIF0_QCH,
	LHS_AXI_P_MIF1_QCH,
	LHS_AXI_P_MIF2_QCH,
	LHS_AXI_P_MIF3_QCH,
	LHS_AXI_P_PERIC1_QCH,
	LHS_AXI_P_PERIS_QCH,
	LHS_AXI_P_SSP_QCH,
	LHS_AXI_P_TNR_QCH,
	LHS_AXI_P_VRA_QCH,
	SYSREG_BUS0_QCH,
	TREX_D0_BUS0_QCH,
	TREX_D1_BUS0_QCH,
	TREX_P_BUS0_QCH,
	ADM_AHB_SSS_QCH,
	BAAW_D_SSS_QCH,
	BAAW_P_DNC_QCH,
	BAAW_P_VTS_QCH,
	BUS1_CMU_BUS1_QCH,
	CACHEAID_BUS1_QCH,
	CMU_BUS1_CMUREF_QCH,
	DIT_QCH,
	D_TZPC_BUS1_QCH,
	LHM_ACEL_D0_DNC_QCH,
	LHM_ACEL_D0_G2D_QCH,
	LHM_ACEL_D1_DNC_QCH,
	LHM_ACEL_D1_G2D_QCH,
	LHM_ACEL_D2_DNC_QCH,
	LHM_ACEL_D2_G2D_QCH,
	LHM_ACEL_D3_DNC_QCH,
	LHM_ACEL_D4_DNC_QCH,
	LHM_ACEL_D_HSI0_QCH,
	LHM_ACEL_D_HSI2_QCH,
	LHM_AXI_D0_DPU_QCH,
	LHM_AXI_D0_MFC0_QCH,
	LHM_AXI_D1_DPU_QCH,
	LHM_AXI_D1_MFC0_QCH,
	LHM_AXI_D2_DPU_QCH,
	LHM_AXI_D_APM_QCH,
	LHM_AXI_D_SSS_QCH,
	LHM_AXI_D_VTS_QCH,
	LHS_AXI_D_SSS_QCH,
	LHS_AXI_P_D0BUS1_P0CORE_QCH,
	LHS_AXI_P_DNC_QCH,
	LHS_AXI_P_DPU_QCH,
	LHS_AXI_P_G2D_QCH,
	LHS_AXI_P_HSI0_QCH,
	LHS_AXI_P_HSI2_QCH,
	LHS_AXI_P_MFC0_QCH,
	LHS_AXI_P_NPU00_QCH,
	LHS_AXI_P_NPU01_QCH,
	LHS_AXI_P_NPU10_QCH,
	LHS_AXI_P_NPU11_QCH,
	LHS_AXI_P_PERIC0_QCH,
	LHS_AXI_P_VTS_QCH,
	PDMA_QCH,
	QE_PDMA_QCH,
	QE_RTIC_QCH,
	QE_SPDMA_QCH,
	QE_SSS_QCH,
	RTIC_QCH,
	SBIC_QCH,
	SPDMA_QCH,
	SSS_QCH,
	SYSMMU_S2_ACVPS_QCH,
	SYSMMU_S2_DIT_QCH,
	SYSMMU_S2_SBIC_QCH,
	SYSMMU_S2_SECU_QCH,
	SYSREG_BUS1_QCH,
	TREX_D0_BUS1_QCH,
	TREX_D1_BUS1_QCH,
	TREX_P_BUS1_QCH,
	TREX_RB_BUS1_QCH,
	VGEN_LITE_BUS1_QCH,
	VGEN_PDMA_QCH,
	ADC_CMGP_QCH_S0,
	ADC_CMGP_QCH_S1,
	ADC_CMGP_QCH_OSC,
	CMGP_CMU_CMGP_QCH,
	DBGCORE_UART_CMGP_QCH,
	D_TZPC_CMGP_QCH,
	GPIO_CMGP_QCH,
	I2C_CMGP0_QCH,
	I2C_CMGP1_QCH,
	I2C_CMGP2_QCH,
	I2C_CMGP3_QCH,
	LHM_AXI_C_CMGP_QCH,
	SYSREG_CMGP_QCH,
	SYSREG_CMGP2APM_QCH,
	SYSREG_CMGP2PMU_AP_QCH,
	USI_CMGP0_QCH,
	USI_CMGP1_QCH,
	USI_CMGP2_QCH,
	USI_CMGP3_QCH,
	CMU_TOP_CMUREF_QCH,
	DFTMUX_TOP_QCH_CIS_CLK0,
	DFTMUX_TOP_QCH_CIS_CLK1,
	DFTMUX_TOP_QCH_CIS_CLK2,
	DFTMUX_TOP_QCH_CIS_CLK3,
	DFTMUX_TOP_QCH_CIS_CLK4,
	DFTMUX_TOP_QCH_CIS_CLK5,
	OTP_QCH,
	ACE_SLICE_G3D0_QCH,
	ACE_SLICE_G3D1_QCH,
	ACE_SLICE_G3D2_QCH,
	ACE_SLICE_G3D3_QCH,
	BDU_QCH,
	CCI_QCH,
	CMU_CORE_CMUREF_QCH,
	CORE_CMU_CORE_QCH,
	D_TZPC_CORE_QCH,
	LHM_ACE_D0_CLUSTER0_QCH,
	LHM_ACE_D0_G3D_QCH,
	LHM_ACE_D1_CLUSTER0_QCH,
	LHM_ACE_D1_G3D_QCH,
	LHM_ACE_D2_G3D_QCH,
	LHM_ACE_D3_G3D_QCH,
	LHM_AXI_G_CSSYS_QCH,
	LHM_AXI_L_CORE_QCH,
	LHM_AXI_P_D0BUS1_P0CORE_QCH,
	LHS_ATB_T_BDU_QCH,
	LHS_AXI_L_CORE_QCH,
	LHS_AXI_P_APM_QCH,
	LHS_AXI_P_CPUCL0_QCH,
	LHS_AXI_P_CPUCL2_QCH,
	LHS_AXI_P_G3D_QCH,
	PPCFW_G3D_QCH,
	PPC_CPUCL0_0_QCH,
	PPC_CPUCL0_1_QCH,
	PPC_CPUCL2_0_QCH,
	PPC_CPUCL2_1_QCH,
	PPC_G3D0_QCH,
	PPC_G3D1_QCH,
	PPC_G3D2_QCH,
	PPC_G3D3_QCH,
	PPC_IRPS0_QCH,
	PPC_IRPS1_QCH,
	PPMU_CPUCL0_0_QCH,
	PPMU_CPUCL0_1_QCH,
	PPMU_CPUCL2_0_QCH,
	PPMU_CPUCL2_1_QCH,
	PPMU_G3D0_QCH,
	PPMU_G3D1_QCH,
	PPMU_G3D2_QCH,
	PPMU_G3D3_QCH,
	SYSMMU_G3D0_QCH,
	SYSMMU_G3D1_QCH,
	SYSMMU_G3D2_QCH,
	SYSMMU_G3D3_QCH,
	SYSREG_CORE_QCH,
	TREX_D_CORE_QCH,
	TREX_P0_CORE_QCH,
	TREX_P1_CORE_QCH,
	ADM_APB_G_CLUSTER0_QCH,
	BPS_CPUCL0_QCH,
	CMU_CPUCL0_CMUREF_QCH,
	CMU_CPUCL0_SHORTSTOP_QCH,
	CPUCL0_QCH_SCLK,
	CPUCL0_QCH_ATCLK,
	CPUCL0_QCH_PDBGCLK,
	CPUCL0_QCH_GIC,
	CPUCL0_QCH_DBG_PD,
	CPUCL0_QCH_PCLK,
	CPUCL0_QCH_PERIPHCLK,
	CPUCL0_CMU_CPUCL0_QCH,
	CSSYS_QCH,
	D_TZPC_CPUCL0_QCH,
	HPM_APBIF_CPUCL0_QCH,
	LHM_ATB_T0_CLUSTER0_QCH,
	LHM_ATB_T0_CLUSTER2_QCH,
	LHM_ATB_T1_CLUSTER0_QCH,
	LHM_ATB_T1_CLUSTER2_QCH,
	LHM_ATB_T2_CLUSTER0_QCH,
	LHM_ATB_T3_CLUSTER0_QCH,
	LHM_ATB_T4_CLUSTER0_QCH,
	LHM_ATB_T5_CLUSTER0_QCH,
	LHM_ATB_T_BDU_QCH,
	LHM_AXI_G_DBGCORE_QCH,
	LHM_AXI_G_INT_CSSYS_QCH,
	LHM_AXI_G_INT_DBGCORE_QCH,
	LHM_AXI_G_INT_ETR_QCH,
	LHM_AXI_G_INT_STM_QCH,
	LHM_AXI_P_CPUCL0_QCH,
	LHS_ACE_D0_CLUSTER0_QCH,
	LHS_ACE_D1_CLUSTER0_QCH,
	LHS_ATB_T0_CLUSTER0_QCH,
	LHS_ATB_T1_CLUSTER0_QCH,
	LHS_ATB_T2_CLUSTER0_QCH,
	LHS_ATB_T3_CLUSTER0_QCH,
	LHS_ATB_T4_CLUSTER0_QCH,
	LHS_ATB_T5_CLUSTER0_QCH,
	LHS_AXI_G_CSSYS_QCH,
	LHS_AXI_G_INT_CSSYS_QCH,
	LHS_AXI_G_INT_DBGCORE_QCH,
	LHS_AXI_G_INT_ETR_QCH,
	LHS_AXI_G_INT_STM_QCH,
	SECJTAG_QCH,
	SYSREG_CPUCL0_QCH,
	TREX_CPUCL0_QCH,
	CMU_CPUCL1_CMUREF_QCH,
	CMU_CPUCL1_SHORTSTOP_QCH,
	CPUCL1_QCH_MID,
	CPUCL1_CMU_CPUCL1_QCH,
	RSTNSYNC_CLK_CPUCL1_DD_CPU4_QCH,
	RSTNSYNC_CLK_CPUCL1_DD_CPU5_QCH,
	CMU_CPUCL2_CMUREF_QCH,
	CPUCL2_CMU_CPUCL2_QCH,
	D_TZPC_CPUCL2_QCH,
	HPM_APBIF_CPUCL2_QCH,
	LHM_AXI_P_CPUCL2_QCH,
	SYSREG_CPUCL2_QCH,
	CSIS_CMU_CSIS_QCH,
	CSIS_PDP_QCH_C2_CSIS,
	CSIS_PDP_QCH_CSIS0,
	CSIS_PDP_QCH_CSIS1,
	CSIS_PDP_QCH_CSIS2,
	CSIS_PDP_QCH_CSIS3,
	CSIS_PDP_QCH_CSIS4,
	CSIS_PDP_QCH_CSIS_DMA,
	CSIS_PDP_QCH_PDP_TOP,
	CSIS_PDP_QCH_CSIS5,
	D_TZPC_CSIS_QCH,
	LHM_AST_SOTF0_IPPCSIS_QCH,
	LHM_AST_SOTF1_IPPCSIS_QCH,
	LHM_AST_SOTF2_IPPCSIS_QCH,
	LHM_AST_VO_MCSCCSIS_QCH,
	LHM_AST_ZOTF0_IPPCSIS_QCH,
	LHM_AST_ZOTF1_IPPCSIS_QCH,
	LHM_AST_ZOTF2_IPPCSIS_QCH,
	LHM_AXI_P_CSIS_QCH,
	LHS_AST_OTF0_CSISIPP_QCH,
	LHS_AST_OTF1_CSISIPP_QCH,
	LHS_AST_OTF2_CSISIPP_QCH,
	LHS_AST_VO_CSISIPP_QCH,
	LHS_AXI_D0_CSIS_QCH,
	LHS_AXI_D1_CSIS_QCH,
	LHS_AXI_P_CSISPERIC1_QCH,
	OIS_MCU_TOP_QCH_A,
	OIS_MCU_TOP_QCH_H,
	OIS_MCU_TOP_QCH_D,
	PPMU_CSIS_DMA0_CSIS_QCH,
	PPMU_CSIS_DMA1_CSIS_QCH,
	PPMU_PDP_STAT_CSIS_QCH,
	PPMU_STRP_CSIS_QCH,
	PPMU_ZSL_CSIS_QCH,
	QE_CSIS_DMA0_QCH,
	QE_CSIS_DMA1_QCH,
	QE_PDP_STAT_QCH,
	QE_STRP_QCH,
	QE_ZSL_QCH,
	RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH,
	SYSMMU_D0_CSIS_QCH_S1,
	SYSMMU_D0_CSIS_QCH_S2,
	SYSMMU_D1_CSIS_QCH_S1,
	SYSMMU_D1_CSIS_QCH_S2,
	SYSREG_CSIS_QCH,
	VGEN_LITE_CSIS_QCH,
	ADM_DAP_DNC_QCH,
	BUSIF_HPMDNC_QCH,
	DNC_CMU_DNC_QCH,
	D_TZPC_DNC_QCH,
	IP_DSPC_QCH,
	LHM_AXI_D_DSP0DNC_CACHE_QCH,
	LHM_AXI_D_DSP0DNC_SFR_QCH,
	LHM_AXI_D_DSP1DNC_CACHE_QCH,
	LHM_AXI_D_DSP1DNC_SFR_QCH,
	LHM_AXI_D_DSP2DNC_CACHE_QCH,
	LHM_AXI_D_DSP2DNC_SFR_QCH,
	LHM_AXI_D_NPU00DNC_CMDQ_QCH,
	LHM_AXI_D_NPU00DNC_RQ_QCH,
	LHM_AXI_D_NPU10DNC_CMDQ_QCH,
	LHM_AXI_D_NPU10DNC_RQ_QCH,
	LHM_AXI_P_DNC_QCH,
	LHM_AXI_P_DSPC_800_QCH,
	LHS_ACEL_D0_DNC_QCH,
	LHS_ACEL_D1_DNC_QCH,
	LHS_ACEL_D2_DNC_QCH,
	LHS_ACEL_D3_DNC_QCH,
	LHS_ACEL_D4_DNC_QCH,
	LHS_AXI_D_DNCDSP0_DMA_QCH,
	LHS_AXI_D_DNCDSP0_SFR_QCH,
	LHS_AXI_D_DNCDSP1_DMA_QCH,
	LHS_AXI_D_DNCDSP1_SFR_QCH,
	LHS_AXI_D_DNCDSP2_DMA_QCH,
	LHS_AXI_D_DNCDSP2_SFR_QCH,
	LHS_AXI_D_DNCNPU00_DMA_QCH,
	LHS_AXI_D_DNCNPU00_PERI_QCH,
	LHS_AXI_D_DNCNPU00_SRAM_QCH,
	LHS_AXI_D_DNCNPU01_DMA_QCH,
	LHS_AXI_D_DNCNPU10_DMA_QCH,
	LHS_AXI_D_DNCNPU10_PERI_QCH,
	LHS_AXI_D_DNCNPU10_SRAM_QCH,
	LHS_AXI_D_DNCNPU11_DMA_QCH,
	LHS_AXI_P_DNCDSP0_QCH,
	LHS_AXI_P_DNCDSP1_QCH,
	LHS_AXI_P_DNCDSP2_QCH,
	LHS_AXI_P_DSPC_200_QCH,
	PPMU_DNC0_QCH,
	PPMU_DNC1_QCH,
	PPMU_DNC2_QCH,
	PPMU_DNC3_QCH,
	PPMU_DNC4_QCH,
	SYSMMU_DNC0_QCH_S1,
	SYSMMU_DNC0_QCH_S2,
	SYSMMU_DNC1_QCH_S1,
	SYSMMU_DNC1_QCH_S2,
	SYSMMU_DNC2_QCH_S1,
	SYSMMU_DNC2_QCH_S2,
	SYSMMU_DNC3_QCH_S1,
	SYSMMU_DNC3_QCH_S2,
	SYSMMU_DNC4_QCH_S1,
	SYSMMU_DNC4_QCH_S2,
	SYSREG_DNC_QCH,
	VGEN_LITE_DNC_QCH,
	BUSIF_HPMDNS_QCH,
	DNS_QCH,
	DNS_CMU_DNS_QCH,
	D_TZPC_DNS_QCH,
	LHM_AST_CTL_ITPDNS_QCH,
	LHM_AST_OTF0_ITPDNS_QCH,
	LHM_AST_OTF3_ITPDNS_QCH,
	LHM_AST_OTF_IPPDNS_QCH,
	LHM_AST_OTF_TNRDNS_QCH,
	LHM_AST_VO_IPPDNS_QCH,
	LHM_AXI_P_ITPDNS_QCH,
	LHS_AST_CTL_DNSITP_QCH,
	LHS_AST_OTF0_DNSITP_QCH,
	LHS_AST_OTF1_DNSITP_QCH,
	LHS_AST_OTF2_DNSITP_QCH,
	LHS_AST_OTF3_DNSITP_QCH,
	LHS_AST_VO_DNSTNR_QCH,
	LHS_AXI_D_DNS_QCH,
	PPMU_DNS_QCH,
	SYSMMU_DNS_QCH_S1,
	SYSMMU_DNS_QCH_S2,
	SYSREG_DNS_QCH,
	VGEN_LITE_DNS_QCH,
	DPU_QCH_DPU,
	DPU_QCH_DPU_DMA,
	DPU_QCH_DPU_DPP,
	DPU_QCH_DPU_WB_MUX,
	DPU_CMU_DPU_QCH,
	D_TZPC_DPU_QCH,
	LHM_AXI_P_DPU_QCH,
	LHS_AXI_D0_DPU_QCH,
	LHS_AXI_D1_DPU_QCH,
	LHS_AXI_D2_DPU_QCH,
	PPMU_DPUD0_QCH,
	PPMU_DPUD1_QCH,
	PPMU_DPUD2_QCH,
	SYSMMU_DPUD0_QCH_S1,
	SYSMMU_DPUD0_QCH_S2,
	SYSMMU_DPUD1_QCH_S1,
	SYSMMU_DPUD1_QCH_S2,
	SYSMMU_DPUD2_QCH_S1,
	SYSMMU_DPUD2_QCH_S2,
	SYSREG_DPU_QCH,
	DSP_CMU_DSP_QCH,
	D_TZPC_DSP_QCH,
	IP_DSP_QCH,
	LHM_AXI_D_DNCDSP_DMA_QCH,
	LHM_AXI_D_DNCDSP_SFR_QCH,
	LHM_AXI_P_DNCDSP_QCH,
	LHS_AXI_D_DSPDNC_CACHE_QCH,
	LHS_AXI_D_DSPDNC_SFR_QCH,
	SYSREG_DSP_QCH,
	DSP1_CMU_DSP1_QCH,
	IP_DSP1_QCH,
	DSP2_CMU_DSP2_QCH,
	IP_DSP2_QCH,
	ASTC_QCH,
	D_TZPC_G2D_QCH,
	G2D_QCH,
	G2D_CMU_G2D_QCH,
	JPEG_QCH,
	JSQZ_QCH,
	LHM_AXI_P_G2D_QCH,
	LHS_ACEL_D0_G2D_QCH,
	LHS_ACEL_D1_G2D_QCH,
	LHS_ACEL_D2_G2D_QCH,
	MSCL_QCH,
	PPMU_D0_G2D_QCH,
	PPMU_D1_G2D_QCH,
	PPMU_D2_G2D_QCH,
	QE_ASTC_QCH,
	QE_JPEG_QCH,
	QE_JSQZ_QCH,
	QE_MSCL_QCH,
	SYSMMU_D0_G2D_QCH_S1,
	SYSMMU_D0_G2D_QCH_S2,
	SYSMMU_D1_G2D_QCH_S1,
	SYSMMU_D1_G2D_QCH_S2,
	SYSMMU_D2_G2D_QCH_S1,
	SYSMMU_D2_G2D_QCH_S2,
	SYSREG_G2D_QCH,
	VGEN_LITE_G2D_QCH,
	ADD_APBIF_G3D_QCH,
	ADD_G3D_QCH,
	ASB_G3D_QCH_LH_D0_G3D,
	ASB_G3D_QCH_LH_D1_G3D,
	ASB_G3D_QCH_LH_D2_G3D,
	ASB_G3D_QCH_LH_D3_G3D,
	BUSIF_HPMG3D_QCH,
	D_TZPC_G3D_QCH,
	G3D_CMU_G3D_QCH,
	GPU_QCH,
	LHM_AXI_P_G3D_QCH,
	LHM_AXI_P_INT_G3D_QCH,
	LHS_AXI_P_INT_G3D_QCH,
	RSTNSYNC_CLK_G3D_BUSD_DD_QCH,
	SYSREG_G3D_QCH,
	VGEN_LITE_G3D_QCH,
	DP_LINK_QCH_PCLK,
	DP_LINK_QCH_GTC_CLK,
	D_TZPC_HSI0_QCH,
	HSI0_CMU_HSI0_QCH,
	LHM_AXI_P_HSI0_QCH,
	LHS_ACEL_D_HSI0_QCH,
	PPMU_HSI0_BUS1_QCH,
	SYSMMU_USB_QCH,
	SYSREG_HSI0_QCH,
	USB31DRD_QCH_REF,
	USB31DRD_QCH_SLV_CTRL,
	USB31DRD_QCH_SLV_LINK,
	USB31DRD_QCH_APB,
	USB31DRD_QCH_PCS,
	VGEN_LITE_HSI0_QCH,
	D_TZPC_HSI1_QCH,
	GPIO_HSI1_QCH,
	HSI1_CMU_HSI1_QCH,
	LHM_AXI_P_HSI1_QCH,
	LHS_ACEL_D_HSI1_QCH,
	MMC_CARD_QCH,
	PCIE_GEN2_QCH_MSTR,
	PCIE_GEN2_QCH_PCS,
	PCIE_GEN2_QCH_PHY,
	PCIE_GEN2_QCH_DBI,
	PCIE_GEN2_QCH_APB,
	PCIE_GEN2_QCH_REF,
	PCIE_GEN4_0_QCH_APB,
	PCIE_GEN4_0_QCH_DBI,
	PCIE_GEN4_0_QCH_AXI,
	PCIE_GEN4_0_QCH_PCS_APB,
	PCIE_GEN4_0_QCH_REF,
	PCIE_GEN4_0_QCH_PMA_APB,
	PCIE_IA_GEN2_QCH,
	PCIE_IA_GEN4_0_QCH,
	PPMU_HSI1_QCH,
	SYSMMU_HSI1_QCH,
	SYSREG_HSI1_QCH,
	UFS_CARD_QCH,
	UFS_CARD_QCH_FMP,
	UFS_EMBD_QCH,
	UFS_EMBD_QCH_FMP,
	VGEN_LITE_HSI1_QCH,
	D_TZPC_HSI2_QCH,
	GPIO_HSI2_QCH,
	HSI2_CMU_HSI2_QCH,
	LHM_AXI_P_HSI2_QCH,
	LHS_ACEL_D_HSI2_QCH,
	PCIE_GEN4_1_QCH_DBI,
	PCIE_GEN4_1_QCH_AXI,
	PCIE_GEN4_1_QCH_APB,
	PCIE_GEN4_1_QCH_REF,
	PCIE_GEN4_1_QCH_PCS_APB,
	PCIE_GEN4_1_QCH_PMA_APB,
	PCIE_IA_GEN4_1_QCH,
	PPMU_HSI2_QCH,
	SYSMMU_HSI2_QCH,
	SYSREG_HSI2_QCH,
	VGEN_LITE_PCIE_GEN4_1_QCH,
	D_TZPC_IPP_QCH,
	IPP_CMU_IPP_QCH,
	LHM_AST_OTF0_CSISIPP_QCH,
	LHM_AST_OTF1_CSISIPP_QCH,
	LHM_AST_OTF2_CSISIPP_QCH,
	LHM_AST_VO_CSISIPP_QCH,
	LHM_AXI_P_IPP_QCH,
	LHS_AST_OTF_IPPDNS_QCH,
	LHS_AST_SOTF0_IPPCSIS_QCH,
	LHS_AST_SOTF1_IPPCSIS_QCH,
	LHS_AST_SOTF2_IPPCSIS_QCH,
	LHS_AST_VO_IPPDNS_QCH,
	LHS_AST_ZOTF0_IPPCSIS_QCH,
	LHS_AST_ZOTF1_IPPCSIS_QCH,
	LHS_AST_ZOTF2_IPPCSIS_QCH,
	LHS_AXI_D_IPP_QCH,
	PPMU_IPP_QCH,
	SIPU_IPP_QCH,
	SIPU_IPP_QCH_C2_STAT,
	SIPU_IPP_QCH_C2_YDS,
	SYSMMU_IPP_QCH_S1,
	SYSMMU_IPP_QCH_S2,
	SYSREG_IPP_QCH,
	VGEN_LITE_IPP_QCH,
	D_TZPC_ITP_QCH,
	ITP_QCH,
	ITP_CMU_ITP_QCH,
	LHM_AST_CTL_DNSITP_QCH,
	LHM_AST_OTF0_DNSITP_QCH,
	LHM_AST_OTF1_DNSITP_QCH,
	LHM_AST_OTF2_DNSITP_QCH,
	LHM_AST_OTF3_DNSITP_QCH,
	LHM_AST_OTF_TNRITP_QCH,
	LHM_AXI_P_ITP_QCH,
	LHS_AST_CTL_ITPDNS_QCH,
	LHS_AST_OTF0_ITPDNS_QCH,
	LHS_AST_OTF3_ITPDNS_QCH,
	LHS_AST_OTF_ITPMCSC_QCH,
	LHS_AXI_P_ITPDNS_QCH,
	SYSREG_ITP_QCH,
	C2AGENT_D0_MCSC_QCH,
	C2AGENT_D1_MCSC_QCH,
	C2AGENT_D2_MCSC_QCH,
	D_TZPC_MCSC_QCH,
	GDC_QCH,
	GDC_QCH_C2,
	LHM_AST_INT_GDCMCSC_QCH,
	LHM_AST_OTF_ITPMCSC_QCH,
	LHM_AST_VO_TNRMCSC_QCH,
	LHM_AXI_P_MCSC_QCH,
	LHS_AST_INT_GDCMCSC_QCH,
	LHS_AST_VO_MCSCCSIS_QCH,
	LHS_AXI_D0_MCSC_QCH,
	LHS_AXI_D1_MCSC_QCH,
	MCSC_QCH,
	MCSC_QCH_C2,
	MCSC_CMU_MCSC_QCH,
	PPMU_GDC_QCH,
	PPMU_MCSC_QCH,
	QE_GDC_QCH,
	QE_MCSC_QCH,
	SYSMMU_D0_MCSC_QCH_S1,
	SYSMMU_D0_MCSC_QCH_S2,
	SYSMMU_D1_MCSC_QCH_S1,
	SYSMMU_D1_MCSC_QCH_S2,
	SYSREG_MCSC_QCH,
	VGEN_LITE_MCSC_QCH,
	D_TZPC_MFC0_QCH,
	LHM_AXI_P_MFC0_QCH,
	LHS_AXI_D0_MFC0_QCH,
	LHS_AXI_D1_MFC0_QCH,
	LH_ATB_MFC0_QCH_MI,
	LH_ATB_MFC0_QCH_SI,
	MFC0_QCH,
	MFC0_CMU_MFC0_QCH,
	PPMU_MFC0D0_QCH,
	PPMU_MFC0D1_QCH,
	PPMU_WFD_QCH,
	RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_MI_SW_RESET_QCH,
	RSTNSYNC_CLK_MFC0_BUSD_LH_ATB_MFC0_SI_SW_RESET_QCH,
	RSTNSYNC_CLK_MFC0_BUSD_MFC0_SW_RESET_QCH,
	RSTNSYNC_CLK_MFC0_BUSD_WFD_SW_RESET_QCH,
	SYSMMU_MFC0D0_QCH_S1,
	SYSMMU_MFC0D0_QCH_S2,
	SYSMMU_MFC0D1_QCH_S1,
	SYSMMU_MFC0D1_QCH_S2,
	SYSREG_MFC0_QCH,
	VGEN_MFC0_QCH,
	WFD_QCH,
	APBBR_DDRPHY_QCH,
	APBBR_DMC_QCH,
	CMU_MIF_CMUREF_QCH,
	DMC_QCH,
	D_TZPC_MIF_QCH,
	LHM_AXI_P_MIF_QCH,
	MIF_CMU_MIF_QCH,
	QCH_ADAPTER_PPC_DEBUG_QCH,
	QCH_ADAPTER_PPC_DVFS_QCH,
	SYSREG_MIF_QCH,
	APBBR_DDRPHY1_QCH,
	APBBR_DMC1_QCH,
	APBBR_DMCTZ1_QCH,
	CMU_MIF1_CMUREF_QCH,
	DMC1_QCH,
	LHM_AXI_P_MIF1_QCH,
	MIF1_CMU_MIF1_QCH,
	QCH_ADAPTER_PPMUPPC_DEBUG1_QCH,
	QCH_ADAPTER_PPMUPPC_DVFS1_QCH,
	SYSREG_MIF1_QCH,
	APBBR_DDRPHY2_QCH,
	APBBR_DMC2_QCH,
	APBBR_DMCTZ2_QCH,
	CMU_MIF2_CMUREF_QCH,
	DMC2_QCH,
	LHM_AXI_P_MIF2_QCH,
	MIF2_CMU_MIF2_QCH,
	QCH_ADAPTER_PPMUPPC_DEBUG2_QCH,
	QCH_ADAPTER_PPMUPPC_DVFS2_QCH,
	SYSREG_MIF2_QCH,
	APBBR_DDRPHY3_QCH,
	APBBR_DMC3_QCH,
	APBBR_DMCTZ3_QCH,
	CMU_MIF3_CMUREF_QCH,
	DMC3_QCH,
	LHM_AXI_P_MIF3_QCH,
	MIF3_CMU_MIF3_QCH,
	QCH_ADAPTER_PPMUPPC_DEBUG3_QCH,
	QCH_ADAPTER_PPMUPPC_DVFS3_QCH,
	SYSREG_MIF3_QCH,
	D_TZPC_NPU_QCH,
	LHM_AST_D0_NPUC_QCH,
	LHM_AST_D10_NPUC_QCH,
	LHM_AST_D11_NPUC_QCH,
	LHM_AST_D12_NPUC_QCH,
	LHM_AST_D13_NPUC_QCH,
	LHM_AST_D14_NPUC_QCH,
	LHM_AST_D15_NPUC_QCH,
	LHM_AST_D1_NPUC_QCH,
	LHM_AST_D2_NPUC_QCH,
	LHM_AST_D3_NPUC_QCH,
	LHM_AST_D4_NPUC_QCH,
	LHM_AST_D5_NPUC_QCH,
	LHM_AST_D6_NPUC_QCH,
	LHM_AST_D7_NPUC_QCH,
	LHM_AST_D8_NPUC_QCH,
	LHM_AST_D9_NPUC_QCH,
	LHM_AST_D_NPUC_UNIT0_SETREG_QCH,
	LHM_AST_D_NPUC_UNIT1_SETREG_QCH,
	LHM_AXI_D_DNCNPU_DMA_QCH,
	LHM_AXI_P_NPU_QCH,
	LHS_AST_D0_NPU_QCH,
	LHS_AST_D10_NPU_QCH,
	LHS_AST_D11_NPU_QCH,
	LHS_AST_D12_NPU_QCH,
	LHS_AST_D13_NPU_QCH,
	LHS_AST_D14_NPU_QCH,
	LHS_AST_D15_NPU_QCH,
	LHS_AST_D1_NPU_QCH,
	LHS_AST_D2_NPU_QCH,
	LHS_AST_D3_NPU_QCH,
	LHS_AST_D4_NPU_QCH,
	LHS_AST_D5_NPU_QCH,
	LHS_AST_D6_NPU_QCH,
	LHS_AST_D7_NPU_QCH,
	LHS_AST_D8_NPU_QCH,
	LHS_AST_D9_NPU_QCH,
	LHS_AST_D_NPU_UNIT0_DONE_QCH,
	LHS_AST_D_NPU_UNIT1_DONE_QCH,
	NPUD_UNIT0_QCH,
	NPUD_UNIT1_QCH,
	NPU_CMU_NPU_QCH,
	PPMU_UNIT0_QCH,
	PPMU_UNIT1_QCH,
	SYSREG_NPU_QCH,
	NPU10_CMU_NPU10_QCH,
	IP_NPU10_QCH_ACLK,
	IP_NPU10_QCH_PCLK,
	NPU10_NPU10D_UNIT0_QCH,
	NPU10_NPU10D_UNIT1_QCH,
	NPU11_CMU_NPU11_QCH,
	D_TZPC_NPUC_QCH,
	IP_NPUC_QCH_ACLK,
	IP_NPUC_QCH_PCLK,
	LHM_AST_D0_NPU_QCH,
	LHM_AST_D10_NPU_QCH,
	LHM_AST_D11_NPU_QCH,
	LHM_AST_D12_NPU_QCH,
	LHM_AST_D13_NPU_QCH,
	LHM_AST_D14_NPU_QCH,
	LHM_AST_D15_NPU_QCH,
	LHM_AST_D1_NPU_QCH,
	LHM_AST_D2_NPU_QCH,
	LHM_AST_D3_NPU_QCH,
	LHM_AST_D4_NPU_QCH,
	LHM_AST_D5_NPU_QCH,
	LHM_AST_D6_NPU_QCH,
	LHM_AST_D7_NPU_QCH,
	LHM_AST_D8_NPU_QCH,
	LHM_AST_D9_NPU_QCH,
	LHM_AST_D_NPU_UNIT0_DONE_QCH,
	LHM_AST_D_NPU_UNIT1_DONE_QCH,
	LHM_AXI_D_DNCNPUC_DMA_QCH,
	LHM_AXI_D_DNCNPUC_PERI_QCH,
	LHM_AXI_D_DNCNPUC_SRAM_QCH,
	LHM_AXI_P_NPUC_QCH,
	LHS_AST_D0_NPUC_QCH,
	LHS_AST_D10_NPUC_QCH,
	LHS_AST_D11_NPUC_QCH,
	LHS_AST_D12_NPUC_QCH,
	LHS_AST_D13_NPUC_QCH,
	LHS_AST_D14_NPUC_QCH,
	LHS_AST_D15_NPUC_QCH,
	LHS_AST_D1_NPUC_QCH,
	LHS_AST_D2_NPUC_QCH,
	LHS_AST_D3_NPUC_QCH,
	LHS_AST_D4_NPUC_QCH,
	LHS_AST_D5_NPUC_QCH,
	LHS_AST_D6_NPUC_QCH,
	LHS_AST_D7_NPUC_QCH,
	LHS_AST_D8_NPUC_QCH,
	LHS_AST_D9_NPUC_QCH,
	LHS_AST_D_NPUC_UNIT0_SETREG_QCH,
	LHS_AST_D_NPUC_UNIT1_SETREG_QCH,
	LHS_AXI_D_NPUCDNC_CMDQ_QCH,
	LHS_AXI_D_NPUCDNC_RQ_QCH,
	NPUC_CMU_NPUC_QCH,
	NPUC_NPUD_UNIT0_QCH,
	NPUC_NPUD_UNIT1_QCH,
	NPUC_PPMU_UNIT0_QCH,
	NPUC_PPMU_UNIT1_QCH,
	SYSREG_NPUC_QCH,
	D_TZPC_PERIC0_QCH,
	GPIO_PERIC0_QCH,
	LHM_AXI_P_PERIC0_QCH,
	PERIC0_CMU_PERIC0_QCH,
	PERIC0_TOP0_QCH_UART_DBG,
	PERIC0_TOP0_QCH_USI00_USI,
	PERIC0_TOP0_QCH_USI00_I2C,
	PERIC0_TOP0_QCH_USI01_USI,
	PERIC0_TOP0_QCH_USI01_I2C,
	PERIC0_TOP0_QCH_USI02_USI,
	PERIC0_TOP0_QCH_USI02_I2C,
	PERIC0_TOP0_QCH_USI03_USI,
	PERIC0_TOP0_QCH_USI03_I2C,
	PERIC0_TOP0_QCH_USI04_USI,
	PERIC0_TOP0_QCH_USI04_I2C,
	PERIC0_TOP0_QCH_USI05_USI,
	PERIC0_TOP1_QCH_USI05_I2C,
	PERIC0_TOP1_QCH_USI13_USI,
	PERIC0_TOP1_QCH_USI13_I2C,
	PERIC0_TOP1_QCH_USI14_USI,
	PERIC0_TOP1_QCH_USI14_I2C,
	PERIC0_TOP1_QCH_USI15_USI,
	PERIC0_TOP1_QCH_USI15_I2C,
	PERIC0_TOP1_QCH_PWM,
	SYSREG_PERIC0_QCH,
	D_TZPC_PERIC1_QCH,
	GPIO_PERIC1_QCH,
	LHM_AXI_P_CSISPERIC1_QCH,
	LHM_AXI_P_PERIC1_QCH,
	PERIC1_CMU_PERIC1_QCH,
	PERIC1_TOP0_QCH_UART_BT,
	PERIC1_TOP0_QCH_USI06_USI,
	PERIC1_TOP0_QCH_USI06_I2C,
	PERIC1_TOP0_QCH_USI07_USI,
	PERIC1_TOP0_QCH_USI07_I2C,
	PERIC1_TOP0_QCH_USI08_USI,
	PERIC1_TOP0_QCH_USI08_I2C,
	PERIC1_TOP1_QCH_USI09_USI,
	PERIC1_TOP1_QCH_USI09_I2C,
	PERIC1_TOP1_QCH_USI10_USI,
	PERIC1_TOP1_QCH_USI10_I2C,
	PERIC1_TOP1_QCH_USI11_USI,
	PERIC1_TOP1_QCH_USI11_I2C,
	PERIC1_TOP1_QCH_USI16_USI,
	PERIC1_TOP1_QCH_USI16_I2C,
	PERIC1_TOP1_QCH_USI17_USI,
	PERIC1_TOP1_QCH_USI17_I2C,
	PERIC1_TOP1_QCH_USI12_USI,
	PERIC1_TOP1_QCH_USI12_I2C,
	PERIC1_TOP1_QCH_USI18_USI,
	PERIC1_TOP1_QCH_USI18_I2C,
	SYSREG_PERIC1_QCH,
	USI16_I3C_QCH_P,
	USI16_I3C_QCH_S,
	USI17_I3C_QCH_P,
	USI17_I3C_QCH_S,
	D_TZPC_PERIS_QCH,
	GIC_QCH,
	LHM_AXI_P_PERIS_QCH,
	MCT_QCH,
	OTP_CON_BIRA_QCH,
	OTP_CON_TOP_QCH,
	PERIS_CMU_PERIS_QCH,
	SYSREG_PERIS_QCH,
	TMU_SUB_QCH,
	TMU_TOP_QCH,
	WDT_CLUSTER0_QCH,
	WDT_CLUSTER2_QCH,
	BIS_S2D_QCH,
	LHM_AXI_G_SCAN2DRAM_QCH,
	S2D_CMU_S2D_QCH,
	D_TZPC_SSP_QCH,
	LHM_AXI_P_SSP_QCH,
	SSP_CMU_SSP_QCH,
	SYSREG_SSP_QCH,
	USS_SSPCORE_QCH,
	D_TZPC_TNR_QCH,
	HPM_APBIF_TNR_QCH,
	LHM_AST_VO_DNSTNR_QCH,
	LHM_AXI_P_TNR_QCH,
	LHS_AST_OTF_TNRDNS_QCH,
	LHS_AST_OTF_TNRITP_QCH,
	LHS_AST_VO_TNRMCSC_QCH,
	LHS_AXI_D0_TNR_QCH,
	LHS_AXI_D1_TNR_QCH,
	ORBMCH_QCH,
	ORBMCH_QCH_C2,
	PPMU_D0_TNR_QCH,
	PPMU_D1_TNR_QCH,
	SYSMMU_D0_TNR_QCH_S1,
	SYSMMU_D0_TNR_QCH_S2,
	SYSMMU_D1_TNR_QCH_S1,
	SYSMMU_D1_TNR_QCH_S2,
	SYSREG_TNR_QCH,
	TNR_QCH,
	TNR_CMU_TNR_QCH,
	VGEN_LITE_TNR_QCH,
	CLAHE_QCH,
	D_TZPC_VRA_QCH,
	LHM_AXI_P_VRA_QCH,
	LHS_AXI_D_VRA_QCH,
	PPMU_D0_CLAHE_QCH,
	PPMU_D1_CLAHE_QCH,
	QE_D0_CLAHE_QCH,
	QE_D1_CLAHE_QCH,
	SYSMMU_VRA_QCH_S1,
	SYSMMU_VRA_QCH_S2,
	SYSREG_VRA_QCH,
	VGEN_LITE_VRA_QCH,
	VRA_CMU_VRA_QCH,
	BAAW_C_VTS_QCH,
	BAAW_D_VTS_QCH,
	CORTEXM4INTEGRATION_QCH_CPU,
	DMIC_AHB0_QCH_PCLK,
	DMIC_AHB1_QCH_PCLK,
	DMIC_AHB2_QCH_PCLK,
	DMIC_AHB3_QCH_PCLK,
	DMIC_AHB4_QCH_PCLK,
	DMIC_AHB5_QCH_PCLK,
	DMIC_AUD0_QCH_PCLK,
	DMIC_AUD0_QCH_DMIC,
	DMIC_AUD1_QCH_PCLK,
	DMIC_AUD1_QCH_DMIC,
	DMIC_AUD2_QCH_PCLK,
	DMIC_AUD2_QCH_DMIC,
	DMIC_IF0_QCH_PCLK,
	DMIC_IF0_QCH_DMIC,
	DMIC_IF1_QCH_PCLK,
	DMIC_IF1_QCH_DMIC,
	DMIC_IF2_QCH_PCLK,
	DMIC_IF2_QCH_DMIC,
	D_TZPC_VTS_QCH,
	GPIO_VTS_QCH,
	HWACG_SYS_DMIC0_QCH,
	HWACG_SYS_DMIC1_QCH,
	HWACG_SYS_DMIC2_QCH,
	HWACG_SYS_DMIC3_QCH,
	HWACG_SYS_DMIC4_QCH,
	HWACG_SYS_DMIC5_QCH,
	HWACG_SYS_SERIAL_LIF_QCH,
	LHM_AXI_LP_VTS_QCH,
	LHM_AXI_P_VTS_QCH,
	LHS_AXI_C_VTS_QCH,
	LHS_AXI_D_VTS_QCH,
	MAILBOX_ABOX_VTS_QCH,
	MAILBOX_AP_VTS_QCH,
	PDMA_VTS_QCH,
	SERIAL_LIF_QCH_PCLK,
	SERIAL_LIF_QCH_LIF,
	SERIAL_LIF_QCH_AHB,
	SERIAL_LIF_DEBUG_US_QCH_PCLK,
	SERIAL_LIF_DEBUG_US_QCH_LIF,
	SERIAL_LIF_DEBUG_VT_QCH_PCLK,
	SERIAL_LIF_DEBUG_VT_QCH_LIF,
	SS_VTS_GLUE_QCH_DMIC_AUD_PAD0,
	SS_VTS_GLUE_QCH_DMIC_IF_PAD0,
	SS_VTS_GLUE_QCH_DMIC_AUD_PAD1,
	SS_VTS_GLUE_QCH_DMIC_IF_PAD1,
	SS_VTS_GLUE_QCH_DMIC_AUD_PAD2,
	SS_VTS_GLUE_QCH_DMIC_IF_PAD2,
	SWEEPER_C_VTS_QCH,
	SYSREG_VTS_QCH,
	TIMER_QCH,
	TIMER1_QCH,
	TIMER2_QCH,
	VGEN_LITE_QCH,
	VTS_CMU_VTS_QCH,
	WDT_VTS_QCH,
	end_of_qch,
	num_of_qch = (end_of_qch - QCH_TYPE) & MASK_OF_ID,

};
enum option_id {
	CTRL_OPTION_CMU_APM = OPTION_TYPE,
	CTRL_OPTION_CMU_AUD,
	CTRL_OPTION_CMU_BUS0,
	CTRL_OPTION_CMU_BUS1,
	CTRL_OPTION_CMU_CMGP,
	CTRL_OPTION_CMU_TOP,
	CTRL_OPTION_CMU_CORE,
	CTRL_OPTION_CMU_CPUCL0,
	CTRL_OPTION_EMBEDDED_CMU_CPUCL0,
	CTRL_OPTION_CMU_CPUCL1,
	CTRL_OPTION_CMU_CPUCL2,
	CTRL_OPTION_CMU_CSIS,
	CTRL_OPTION_CMU_DNC,
	CTRL_OPTION_CMU_DNS,
	CTRL_OPTION_CMU_DPU,
	CTRL_OPTION_CMU_DSP,
	CTRL_OPTION_CMU_DSP1,
	CTRL_OPTION_CMU_DSP2,
	CTRL_OPTION_CMU_G2D,
	CTRL_OPTION_CMU_G3D,
	CTRL_OPTION_EMBEDDED_CMU_G3D,
	CTRL_OPTION_CMU_HSI0,
	CTRL_OPTION_CMU_HSI1,
	CTRL_OPTION_CMU_HSI2,
	CTRL_OPTION_CMU_IPP,
	CTRL_OPTION_CMU_ITP,
	CTRL_OPTION_CMU_MCSC,
	CTRL_OPTION_CMU_MFC0,
	CTRL_OPTION_CMU_MIF,
	CTRL_OPTION_CMU_MIF1,
	CTRL_OPTION_CMU_MIF2,
	CTRL_OPTION_CMU_MIF3,
	CTRL_OPTION_CMU_NPU,
	CTRL_OPTION_CMU_NPU10,
	CTRL_OPTION_CMU_NPU11,
	CTRL_OPTION_CMU_NPUC,
	CTRL_OPTION_CMU_PERIC0,
	CTRL_OPTION_CMU_PERIC1,
	CTRL_OPTION_CMU_PERIS,
	CTRL_OPTION_CMU_S2D,
	CTRL_OPTION_CMU_SSP,
	CTRL_OPTION_CMU_TNR,
	CTRL_OPTION_CMU_VRA,
	CTRL_OPTION_CMU_VTS,
	end_of_option,
	num_of_option = (end_of_option - OPTION_TYPE) & MASK_OF_ID,

};
#endif
