#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul 26 11:38:37 2021
# Process ID: 17824
# Current directory: E:/GenesysDDR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5624 E:\GenesysDDR\Genesys.xpr
# Log file: E:/GenesysDDR/vivado.log
# Journal file: E:/GenesysDDR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/GenesysDDR/Genesys.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  E:/Memristor_testboard/FPGA_test/ip_repo/pingpong_clk_1.0 [current_project]
update_ip_catalog
open_bd_design {E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/Genesys.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:pingpong_clk:1.0 pingpong_clk_0
endgroup
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_cells pingpong_clk_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  E:/Memristor_testboard/FPGA_test/pingpong_platform [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:pingpong_clk:1.0 pingpong_clk_0
endgroup
set_property location {1 89 72} [get_bd_cells pingpong_clk_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/mig_7series_0/ui_addn_clk_0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/mig_7series_0/ui_addn_clk_0 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/pingpong_clk_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins pingpong_clk_0/S00_AXI]
set_property location {2 280 56} [get_bd_cells pingpong_clk_0]
startgroup
make_bd_pins_external  [get_bd_pins pingpong_clk_0/pingpong_clk]
endgroup
connect_bd_net [get_bd_pins pingpong_clk_0/clk] [get_bd_pins mig_7series_0/ui_addn_clk_0]
generate_target all [get_files  E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/Genesys.bd]
catch { config_ip_cache -export [get_ips -all Genesys_mig_7series_0_0] }
catch { [ delete_ip_run [get_ips -all Genesys_mig_7series_0_0] ] }
catch { config_ip_cache -export [get_ips -all Genesys_axi_smc_0] }
catch { [ delete_ip_run [get_ips -all Genesys_axi_smc_0] ] }
catch { config_ip_cache -export [get_ips -all Genesys_xbar_0] }
catch { config_ip_cache -export [get_ips -all Genesys_system_ila_0] }
catch { config_ip_cache -export [get_ips -all Genesys_pingpong_clk_0_1] }
export_ip_user_files -of_objects [get_files E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/Genesys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/Genesys.bd]
launch_runs -jobs 8 {Genesys_xbar_0_synth_1 Genesys_pingpong_clk_0_1_synth_1}
export_simulation -of_objects [get_files E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/Genesys.bd] -directory E:/GenesysDDR/Genesys.ip_user_files/sim_scripts -ip_user_files_dir E:/GenesysDDR/Genesys.ip_user_files -ipstatic_source_dir E:/GenesysDDR/Genesys.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/GenesysDDR/Genesys.cache/compile_simlib/modelsim} {questa=E:/GenesysDDR/Genesys.cache/compile_simlib/questa} {riviera=E:/GenesysDDR/Genesys.cache/compile_simlib/riviera} {activehdl=E:/GenesysDDR/Genesys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_nets pingpong_clk_0_pingpong_clk] [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_cells pingpong_clk_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:pingpong_clk:1.0 pingpong_clk_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/mig_7series_0/ui_addn_clk_0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/mig_7series_0/ui_addn_clk_0 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/pingpong_clk_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins pingpong_clk_0/S00_AXI]
startgroup
make_bd_pins_external  [get_bd_pins pingpong_clk_0/pingpong_clk]
endgroup
connect_bd_net [get_bd_pins pingpong_clk_0/clk] [get_bd_pins mig_7series_0/ui_addn_clk_0]
open_bd_design {E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/Genesys.bd}
open_bd_design {E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/Genesys.bd}
open_bd_design {E:/GenesysDDR/Genesys.srcs/sources_1/bd/Genesys/Genesys.bd}
save_bd_design
reset_run synth_1
reset_run Genesys_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
