
LAB3_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003998  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003aa4  08003aa4  00013aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ac8  08003ac8  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  08003ac8  08003ac8  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003ac8  08003ac8  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ac8  08003ac8  00013ac8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003acc  08003acc  00013acc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08003ad0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000130  20000080  08003b50  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001b0  08003b50  000201b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009a0c  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001adc  00000000  00000000  00029ab5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa8  00000000  00000000  0002b598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b0  00000000  00000000  0002c040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016b90  00000000  00000000  0002c9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bb72  00000000  00000000  00043580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000829cb  00000000  00000000  0004f0f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1abd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a90  00000000  00000000  000d1b10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000080 	.word	0x20000080
 8000128:	00000000 	.word	0x00000000
 800012c:	08003a8c 	.word	0x08003a8c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000084 	.word	0x20000084
 8000148:	08003a8c 	.word	0x08003a8c

0800014c <display7SEGFinal>:

int EN_horizontal = 1;
int EN_vertical = 1;

void display7SEGFinal()
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	display7SEGFinalhorizontal();
 8000150:	f000 fc76 	bl	8000a40 <display7SEGFinalhorizontal>

	display7SEGFinalvertical();
 8000154:	f000 fbf2 	bl	800093c <display7SEGFinalvertical>
}
 8000158:	bf00      	nop
 800015a:	bd80      	pop	{r7, pc}

0800015c <display7SEGvertical>:

void display7SEGvertical(int num)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	2b09      	cmp	r3, #9
 8000168:	f200 81b2 	bhi.w	80004d0 <display7SEGvertical+0x374>
 800016c:	a201      	add	r2, pc, #4	; (adr r2, 8000174 <display7SEGvertical+0x18>)
 800016e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000172:	bf00      	nop
 8000174:	0800019d 	.word	0x0800019d
 8000178:	080001ef 	.word	0x080001ef
 800017c:	08000241 	.word	0x08000241
 8000180:	08000293 	.word	0x08000293
 8000184:	080002e5 	.word	0x080002e5
 8000188:	08000337 	.word	0x08000337
 800018c:	08000389 	.word	0x08000389
 8000190:	080003db 	.word	0x080003db
 8000194:	0800042d 	.word	0x0800042d
 8000198:	0800047f 	.word	0x0800047f
	switch(num)
	{
	    case 0:
	    {
	        HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 800019c:	2200      	movs	r2, #0
 800019e:	2140      	movs	r1, #64	; 0x40
 80001a0:	48cd      	ldr	r0, [pc, #820]	; (80004d8 <display7SEGvertical+0x37c>)
 80001a2:	f002 fc5e 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 80001a6:	2200      	movs	r2, #0
 80001a8:	2180      	movs	r1, #128	; 0x80
 80001aa:	48cb      	ldr	r0, [pc, #812]	; (80004d8 <display7SEGvertical+0x37c>)
 80001ac:	f002 fc59 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 80001b0:	2200      	movs	r2, #0
 80001b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001b6:	48c8      	ldr	r0, [pc, #800]	; (80004d8 <display7SEGvertical+0x37c>)
 80001b8:	f002 fc53 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 80001bc:	2200      	movs	r2, #0
 80001be:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001c2:	48c5      	ldr	r0, [pc, #788]	; (80004d8 <display7SEGvertical+0x37c>)
 80001c4:	f002 fc4d 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 80001c8:	2200      	movs	r2, #0
 80001ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001ce:	48c2      	ldr	r0, [pc, #776]	; (80004d8 <display7SEGvertical+0x37c>)
 80001d0:	f002 fc47 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 80001d4:	2200      	movs	r2, #0
 80001d6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80001da:	48bf      	ldr	r0, [pc, #764]	; (80004d8 <display7SEGvertical+0x37c>)
 80001dc:	f002 fc41 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 80001e0:	2201      	movs	r2, #1
 80001e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80001e6:	48bc      	ldr	r0, [pc, #752]	; (80004d8 <display7SEGvertical+0x37c>)
 80001e8:	f002 fc3b 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 80001ec:	e170      	b.n	80004d0 <display7SEGvertical+0x374>
	    }
	    case 1:
	    {
	        HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_SET);
 80001ee:	2201      	movs	r2, #1
 80001f0:	2140      	movs	r1, #64	; 0x40
 80001f2:	48b9      	ldr	r0, [pc, #740]	; (80004d8 <display7SEGvertical+0x37c>)
 80001f4:	f002 fc35 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 80001f8:	2200      	movs	r2, #0
 80001fa:	2180      	movs	r1, #128	; 0x80
 80001fc:	48b6      	ldr	r0, [pc, #728]	; (80004d8 <display7SEGvertical+0x37c>)
 80001fe:	f002 fc30 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 8000202:	2200      	movs	r2, #0
 8000204:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000208:	48b3      	ldr	r0, [pc, #716]	; (80004d8 <display7SEGvertical+0x37c>)
 800020a:	f002 fc2a 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 800020e:	2201      	movs	r2, #1
 8000210:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000214:	48b0      	ldr	r0, [pc, #704]	; (80004d8 <display7SEGvertical+0x37c>)
 8000216:	f002 fc24 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 800021a:	2201      	movs	r2, #1
 800021c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000220:	48ad      	ldr	r0, [pc, #692]	; (80004d8 <display7SEGvertical+0x37c>)
 8000222:	f002 fc1e 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 8000226:	2201      	movs	r2, #1
 8000228:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800022c:	48aa      	ldr	r0, [pc, #680]	; (80004d8 <display7SEGvertical+0x37c>)
 800022e:	f002 fc18 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 8000232:	2201      	movs	r2, #1
 8000234:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000238:	48a7      	ldr	r0, [pc, #668]	; (80004d8 <display7SEGvertical+0x37c>)
 800023a:	f002 fc12 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 800023e:	e147      	b.n	80004d0 <display7SEGvertical+0x374>
	    }
	    case 2:
	    {
	        HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8000240:	2200      	movs	r2, #0
 8000242:	2140      	movs	r1, #64	; 0x40
 8000244:	48a4      	ldr	r0, [pc, #656]	; (80004d8 <display7SEGvertical+0x37c>)
 8000246:	f002 fc0c 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 800024a:	2200      	movs	r2, #0
 800024c:	2180      	movs	r1, #128	; 0x80
 800024e:	48a2      	ldr	r0, [pc, #648]	; (80004d8 <display7SEGvertical+0x37c>)
 8000250:	f002 fc07 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_SET);
 8000254:	2201      	movs	r2, #1
 8000256:	f44f 7180 	mov.w	r1, #256	; 0x100
 800025a:	489f      	ldr	r0, [pc, #636]	; (80004d8 <display7SEGvertical+0x37c>)
 800025c:	f002 fc01 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 8000260:	2200      	movs	r2, #0
 8000262:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000266:	489c      	ldr	r0, [pc, #624]	; (80004d8 <display7SEGvertical+0x37c>)
 8000268:	f002 fbfb 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 800026c:	2200      	movs	r2, #0
 800026e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000272:	4899      	ldr	r0, [pc, #612]	; (80004d8 <display7SEGvertical+0x37c>)
 8000274:	f002 fbf5 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 8000278:	2201      	movs	r2, #1
 800027a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800027e:	4896      	ldr	r0, [pc, #600]	; (80004d8 <display7SEGvertical+0x37c>)
 8000280:	f002 fbef 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 8000284:	2200      	movs	r2, #0
 8000286:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800028a:	4893      	ldr	r0, [pc, #588]	; (80004d8 <display7SEGvertical+0x37c>)
 800028c:	f002 fbe9 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 8000290:	e11e      	b.n	80004d0 <display7SEGvertical+0x374>
	    }
	    case 3:
	    {
	        HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8000292:	2200      	movs	r2, #0
 8000294:	2140      	movs	r1, #64	; 0x40
 8000296:	4890      	ldr	r0, [pc, #576]	; (80004d8 <display7SEGvertical+0x37c>)
 8000298:	f002 fbe3 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 800029c:	2200      	movs	r2, #0
 800029e:	2180      	movs	r1, #128	; 0x80
 80002a0:	488d      	ldr	r0, [pc, #564]	; (80004d8 <display7SEGvertical+0x37c>)
 80002a2:	f002 fbde 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 80002a6:	2200      	movs	r2, #0
 80002a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002ac:	488a      	ldr	r0, [pc, #552]	; (80004d8 <display7SEGvertical+0x37c>)
 80002ae:	f002 fbd8 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 80002b2:	2200      	movs	r2, #0
 80002b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002b8:	4887      	ldr	r0, [pc, #540]	; (80004d8 <display7SEGvertical+0x37c>)
 80002ba:	f002 fbd2 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 80002be:	2201      	movs	r2, #1
 80002c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002c4:	4884      	ldr	r0, [pc, #528]	; (80004d8 <display7SEGvertical+0x37c>)
 80002c6:	f002 fbcc 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 80002ca:	2201      	movs	r2, #1
 80002cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002d0:	4881      	ldr	r0, [pc, #516]	; (80004d8 <display7SEGvertical+0x37c>)
 80002d2:	f002 fbc6 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 80002d6:	2200      	movs	r2, #0
 80002d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002dc:	487e      	ldr	r0, [pc, #504]	; (80004d8 <display7SEGvertical+0x37c>)
 80002de:	f002 fbc0 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 80002e2:	e0f5      	b.n	80004d0 <display7SEGvertical+0x374>
	    }
	    case 4:
	    {
	        HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_SET);
 80002e4:	2201      	movs	r2, #1
 80002e6:	2140      	movs	r1, #64	; 0x40
 80002e8:	487b      	ldr	r0, [pc, #492]	; (80004d8 <display7SEGvertical+0x37c>)
 80002ea:	f002 fbba 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 80002ee:	2200      	movs	r2, #0
 80002f0:	2180      	movs	r1, #128	; 0x80
 80002f2:	4879      	ldr	r0, [pc, #484]	; (80004d8 <display7SEGvertical+0x37c>)
 80002f4:	f002 fbb5 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 80002f8:	2200      	movs	r2, #0
 80002fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002fe:	4876      	ldr	r0, [pc, #472]	; (80004d8 <display7SEGvertical+0x37c>)
 8000300:	f002 fbaf 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 8000304:	2201      	movs	r2, #1
 8000306:	f44f 7100 	mov.w	r1, #512	; 0x200
 800030a:	4873      	ldr	r0, [pc, #460]	; (80004d8 <display7SEGvertical+0x37c>)
 800030c:	f002 fba9 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 8000310:	2201      	movs	r2, #1
 8000312:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000316:	4870      	ldr	r0, [pc, #448]	; (80004d8 <display7SEGvertical+0x37c>)
 8000318:	f002 fba3 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 800031c:	2200      	movs	r2, #0
 800031e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000322:	486d      	ldr	r0, [pc, #436]	; (80004d8 <display7SEGvertical+0x37c>)
 8000324:	f002 fb9d 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 8000328:	2200      	movs	r2, #0
 800032a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800032e:	486a      	ldr	r0, [pc, #424]	; (80004d8 <display7SEGvertical+0x37c>)
 8000330:	f002 fb97 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 8000334:	e0cc      	b.n	80004d0 <display7SEGvertical+0x374>
	    }
	    case 5:
	    {
	        HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8000336:	2200      	movs	r2, #0
 8000338:	2140      	movs	r1, #64	; 0x40
 800033a:	4867      	ldr	r0, [pc, #412]	; (80004d8 <display7SEGvertical+0x37c>)
 800033c:	f002 fb91 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_SET);
 8000340:	2201      	movs	r2, #1
 8000342:	2180      	movs	r1, #128	; 0x80
 8000344:	4864      	ldr	r0, [pc, #400]	; (80004d8 <display7SEGvertical+0x37c>)
 8000346:	f002 fb8c 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 800034a:	2200      	movs	r2, #0
 800034c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000350:	4861      	ldr	r0, [pc, #388]	; (80004d8 <display7SEGvertical+0x37c>)
 8000352:	f002 fb86 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 8000356:	2200      	movs	r2, #0
 8000358:	f44f 7100 	mov.w	r1, #512	; 0x200
 800035c:	485e      	ldr	r0, [pc, #376]	; (80004d8 <display7SEGvertical+0x37c>)
 800035e:	f002 fb80 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 8000362:	2201      	movs	r2, #1
 8000364:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000368:	485b      	ldr	r0, [pc, #364]	; (80004d8 <display7SEGvertical+0x37c>)
 800036a:	f002 fb7a 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 800036e:	2200      	movs	r2, #0
 8000370:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000374:	4858      	ldr	r0, [pc, #352]	; (80004d8 <display7SEGvertical+0x37c>)
 8000376:	f002 fb74 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 800037a:	2200      	movs	r2, #0
 800037c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000380:	4855      	ldr	r0, [pc, #340]	; (80004d8 <display7SEGvertical+0x37c>)
 8000382:	f002 fb6e 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 8000386:	e0a3      	b.n	80004d0 <display7SEGvertical+0x374>
	    }
	    case 6:
	    {
	        HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 8000388:	2200      	movs	r2, #0
 800038a:	2140      	movs	r1, #64	; 0x40
 800038c:	4852      	ldr	r0, [pc, #328]	; (80004d8 <display7SEGvertical+0x37c>)
 800038e:	f002 fb68 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_SET);
 8000392:	2201      	movs	r2, #1
 8000394:	2180      	movs	r1, #128	; 0x80
 8000396:	4850      	ldr	r0, [pc, #320]	; (80004d8 <display7SEGvertical+0x37c>)
 8000398:	f002 fb63 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 800039c:	2200      	movs	r2, #0
 800039e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003a2:	484d      	ldr	r0, [pc, #308]	; (80004d8 <display7SEGvertical+0x37c>)
 80003a4:	f002 fb5d 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 80003a8:	2200      	movs	r2, #0
 80003aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003ae:	484a      	ldr	r0, [pc, #296]	; (80004d8 <display7SEGvertical+0x37c>)
 80003b0:	f002 fb57 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 80003b4:	2200      	movs	r2, #0
 80003b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003ba:	4847      	ldr	r0, [pc, #284]	; (80004d8 <display7SEGvertical+0x37c>)
 80003bc:	f002 fb51 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 80003c0:	2200      	movs	r2, #0
 80003c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003c6:	4844      	ldr	r0, [pc, #272]	; (80004d8 <display7SEGvertical+0x37c>)
 80003c8:	f002 fb4b 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 80003cc:	2200      	movs	r2, #0
 80003ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003d2:	4841      	ldr	r0, [pc, #260]	; (80004d8 <display7SEGvertical+0x37c>)
 80003d4:	f002 fb45 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 80003d8:	e07a      	b.n	80004d0 <display7SEGvertical+0x374>
	    }
	    case 7:
	    {
	        HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 80003da:	2200      	movs	r2, #0
 80003dc:	2140      	movs	r1, #64	; 0x40
 80003de:	483e      	ldr	r0, [pc, #248]	; (80004d8 <display7SEGvertical+0x37c>)
 80003e0:	f002 fb3f 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 80003e4:	2200      	movs	r2, #0
 80003e6:	2180      	movs	r1, #128	; 0x80
 80003e8:	483b      	ldr	r0, [pc, #236]	; (80004d8 <display7SEGvertical+0x37c>)
 80003ea:	f002 fb3a 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 80003ee:	2200      	movs	r2, #0
 80003f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003f4:	4838      	ldr	r0, [pc, #224]	; (80004d8 <display7SEGvertical+0x37c>)
 80003f6:	f002 fb34 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_SET);
 80003fa:	2201      	movs	r2, #1
 80003fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000400:	4835      	ldr	r0, [pc, #212]	; (80004d8 <display7SEGvertical+0x37c>)
 8000402:	f002 fb2e 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 8000406:	2201      	movs	r2, #1
 8000408:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800040c:	4832      	ldr	r0, [pc, #200]	; (80004d8 <display7SEGvertical+0x37c>)
 800040e:	f002 fb28 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_SET);
 8000412:	2201      	movs	r2, #1
 8000414:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000418:	482f      	ldr	r0, [pc, #188]	; (80004d8 <display7SEGvertical+0x37c>)
 800041a:	f002 fb22 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_SET);
 800041e:	2201      	movs	r2, #1
 8000420:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000424:	482c      	ldr	r0, [pc, #176]	; (80004d8 <display7SEGvertical+0x37c>)
 8000426:	f002 fb1c 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 800042a:	e051      	b.n	80004d0 <display7SEGvertical+0x374>
	    }
	    case 8:
	    {
	    	HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 800042c:	2200      	movs	r2, #0
 800042e:	2140      	movs	r1, #64	; 0x40
 8000430:	4829      	ldr	r0, [pc, #164]	; (80004d8 <display7SEGvertical+0x37c>)
 8000432:	f002 fb16 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 8000436:	2200      	movs	r2, #0
 8000438:	2180      	movs	r1, #128	; 0x80
 800043a:	4827      	ldr	r0, [pc, #156]	; (80004d8 <display7SEGvertical+0x37c>)
 800043c:	f002 fb11 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 8000440:	2200      	movs	r2, #0
 8000442:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000446:	4824      	ldr	r0, [pc, #144]	; (80004d8 <display7SEGvertical+0x37c>)
 8000448:	f002 fb0b 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 800044c:	2200      	movs	r2, #0
 800044e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000452:	4821      	ldr	r0, [pc, #132]	; (80004d8 <display7SEGvertical+0x37c>)
 8000454:	f002 fb05 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_RESET);
 8000458:	2200      	movs	r2, #0
 800045a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800045e:	481e      	ldr	r0, [pc, #120]	; (80004d8 <display7SEGvertical+0x37c>)
 8000460:	f002 faff 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 8000464:	2200      	movs	r2, #0
 8000466:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800046a:	481b      	ldr	r0, [pc, #108]	; (80004d8 <display7SEGvertical+0x37c>)
 800046c:	f002 faf9 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 8000470:	2200      	movs	r2, #0
 8000472:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000476:	4818      	ldr	r0, [pc, #96]	; (80004d8 <display7SEGvertical+0x37c>)
 8000478:	f002 faf3 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 800047c:	e028      	b.n	80004d0 <display7SEGvertical+0x374>
	    }
	    case 9:
	    {
	        HAL_GPIO_WritePin(a2_GPIO_Port, a2_Pin, GPIO_PIN_RESET);
 800047e:	2200      	movs	r2, #0
 8000480:	2140      	movs	r1, #64	; 0x40
 8000482:	4815      	ldr	r0, [pc, #84]	; (80004d8 <display7SEGvertical+0x37c>)
 8000484:	f002 faed 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b2_GPIO_Port, b2_Pin, GPIO_PIN_RESET);
 8000488:	2200      	movs	r2, #0
 800048a:	2180      	movs	r1, #128	; 0x80
 800048c:	4812      	ldr	r0, [pc, #72]	; (80004d8 <display7SEGvertical+0x37c>)
 800048e:	f002 fae8 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c2_GPIO_Port, c2_Pin, GPIO_PIN_RESET);
 8000492:	2200      	movs	r2, #0
 8000494:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000498:	480f      	ldr	r0, [pc, #60]	; (80004d8 <display7SEGvertical+0x37c>)
 800049a:	f002 fae2 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d2_GPIO_Port, d2_Pin, GPIO_PIN_RESET);
 800049e:	2200      	movs	r2, #0
 80004a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004a4:	480c      	ldr	r0, [pc, #48]	; (80004d8 <display7SEGvertical+0x37c>)
 80004a6:	f002 fadc 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e2_GPIO_Port, e2_Pin, GPIO_PIN_SET);
 80004aa:	2201      	movs	r2, #1
 80004ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004b0:	4809      	ldr	r0, [pc, #36]	; (80004d8 <display7SEGvertical+0x37c>)
 80004b2:	f002 fad6 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f2_GPIO_Port, f2_Pin, GPIO_PIN_RESET);
 80004b6:	2200      	movs	r2, #0
 80004b8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004bc:	4806      	ldr	r0, [pc, #24]	; (80004d8 <display7SEGvertical+0x37c>)
 80004be:	f002 fad0 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g2_GPIO_Port, g2_Pin, GPIO_PIN_RESET);
 80004c2:	2200      	movs	r2, #0
 80004c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004c8:	4803      	ldr	r0, [pc, #12]	; (80004d8 <display7SEGvertical+0x37c>)
 80004ca:	f002 faca 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 80004ce:	bf00      	nop
	    }
	}

}
 80004d0:	bf00      	nop
 80004d2:	3708      	adds	r7, #8
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}
 80004d8:	40010c00 	.word	0x40010c00

080004dc <display7SEGhorizontal>:

void display7SEGhorizontal(int num)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	2b09      	cmp	r3, #9
 80004e8:	f200 81b2 	bhi.w	8000850 <display7SEGhorizontal+0x374>
 80004ec:	a201      	add	r2, pc, #4	; (adr r2, 80004f4 <display7SEGhorizontal+0x18>)
 80004ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004f2:	bf00      	nop
 80004f4:	0800051d 	.word	0x0800051d
 80004f8:	0800056f 	.word	0x0800056f
 80004fc:	080005c1 	.word	0x080005c1
 8000500:	08000613 	.word	0x08000613
 8000504:	08000665 	.word	0x08000665
 8000508:	080006b7 	.word	0x080006b7
 800050c:	08000709 	.word	0x08000709
 8000510:	0800075b 	.word	0x0800075b
 8000514:	080007ad 	.word	0x080007ad
 8000518:	080007ff 	.word	0x080007ff
	switch(num)
	{
	    case 0:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 800051c:	2200      	movs	r2, #0
 800051e:	2140      	movs	r1, #64	; 0x40
 8000520:	48cd      	ldr	r0, [pc, #820]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000522:	f002 fa9e 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000526:	2200      	movs	r2, #0
 8000528:	2180      	movs	r1, #128	; 0x80
 800052a:	48cb      	ldr	r0, [pc, #812]	; (8000858 <display7SEGhorizontal+0x37c>)
 800052c:	f002 fa99 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000530:	2200      	movs	r2, #0
 8000532:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000536:	48c8      	ldr	r0, [pc, #800]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000538:	f002 fa93 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 800053c:	2200      	movs	r2, #0
 800053e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000542:	48c5      	ldr	r0, [pc, #788]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000544:	f002 fa8d 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 8000548:	2200      	movs	r2, #0
 800054a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800054e:	48c2      	ldr	r0, [pc, #776]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000550:	f002 fa87 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8000554:	2200      	movs	r2, #0
 8000556:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800055a:	48bf      	ldr	r0, [pc, #764]	; (8000858 <display7SEGhorizontal+0x37c>)
 800055c:	f002 fa81 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 8000560:	2201      	movs	r2, #1
 8000562:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000566:	48bc      	ldr	r0, [pc, #752]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000568:	f002 fa7b 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 800056c:	e170      	b.n	8000850 <display7SEGhorizontal+0x374>
	    }
	    case 1:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_SET);
 800056e:	2201      	movs	r2, #1
 8000570:	2140      	movs	r1, #64	; 0x40
 8000572:	48b9      	ldr	r0, [pc, #740]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000574:	f002 fa75 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000578:	2200      	movs	r2, #0
 800057a:	2180      	movs	r1, #128	; 0x80
 800057c:	48b6      	ldr	r0, [pc, #728]	; (8000858 <display7SEGhorizontal+0x37c>)
 800057e:	f002 fa70 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000582:	2200      	movs	r2, #0
 8000584:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000588:	48b3      	ldr	r0, [pc, #716]	; (8000858 <display7SEGhorizontal+0x37c>)
 800058a:	f002 fa6a 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 800058e:	2201      	movs	r2, #1
 8000590:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000594:	48b0      	ldr	r0, [pc, #704]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000596:	f002 fa64 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 800059a:	2201      	movs	r2, #1
 800059c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005a0:	48ad      	ldr	r0, [pc, #692]	; (8000858 <display7SEGhorizontal+0x37c>)
 80005a2:	f002 fa5e 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 80005a6:	2201      	movs	r2, #1
 80005a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005ac:	48aa      	ldr	r0, [pc, #680]	; (8000858 <display7SEGhorizontal+0x37c>)
 80005ae:	f002 fa58 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 80005b2:	2201      	movs	r2, #1
 80005b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005b8:	48a7      	ldr	r0, [pc, #668]	; (8000858 <display7SEGhorizontal+0x37c>)
 80005ba:	f002 fa52 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 80005be:	e147      	b.n	8000850 <display7SEGhorizontal+0x374>
	    }
	    case 2:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 80005c0:	2200      	movs	r2, #0
 80005c2:	2140      	movs	r1, #64	; 0x40
 80005c4:	48a4      	ldr	r0, [pc, #656]	; (8000858 <display7SEGhorizontal+0x37c>)
 80005c6:	f002 fa4c 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 80005ca:	2200      	movs	r2, #0
 80005cc:	2180      	movs	r1, #128	; 0x80
 80005ce:	48a2      	ldr	r0, [pc, #648]	; (8000858 <display7SEGhorizontal+0x37c>)
 80005d0:	f002 fa47 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_SET);
 80005d4:	2201      	movs	r2, #1
 80005d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005da:	489f      	ldr	r0, [pc, #636]	; (8000858 <display7SEGhorizontal+0x37c>)
 80005dc:	f002 fa41 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 80005e0:	2200      	movs	r2, #0
 80005e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005e6:	489c      	ldr	r0, [pc, #624]	; (8000858 <display7SEGhorizontal+0x37c>)
 80005e8:	f002 fa3b 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 80005ec:	2200      	movs	r2, #0
 80005ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005f2:	4899      	ldr	r0, [pc, #612]	; (8000858 <display7SEGhorizontal+0x37c>)
 80005f4:	f002 fa35 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 80005f8:	2201      	movs	r2, #1
 80005fa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005fe:	4896      	ldr	r0, [pc, #600]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000600:	f002 fa2f 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8000604:	2200      	movs	r2, #0
 8000606:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800060a:	4893      	ldr	r0, [pc, #588]	; (8000858 <display7SEGhorizontal+0x37c>)
 800060c:	f002 fa29 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 8000610:	e11e      	b.n	8000850 <display7SEGhorizontal+0x374>
	    }
	    case 3:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8000612:	2200      	movs	r2, #0
 8000614:	2140      	movs	r1, #64	; 0x40
 8000616:	4890      	ldr	r0, [pc, #576]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000618:	f002 fa23 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 800061c:	2200      	movs	r2, #0
 800061e:	2180      	movs	r1, #128	; 0x80
 8000620:	488d      	ldr	r0, [pc, #564]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000622:	f002 fa1e 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000626:	2200      	movs	r2, #0
 8000628:	f44f 7180 	mov.w	r1, #256	; 0x100
 800062c:	488a      	ldr	r0, [pc, #552]	; (8000858 <display7SEGhorizontal+0x37c>)
 800062e:	f002 fa18 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8000632:	2200      	movs	r2, #0
 8000634:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000638:	4887      	ldr	r0, [pc, #540]	; (8000858 <display7SEGhorizontal+0x37c>)
 800063a:	f002 fa12 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 800063e:	2201      	movs	r2, #1
 8000640:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000644:	4884      	ldr	r0, [pc, #528]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000646:	f002 fa0c 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 800064a:	2201      	movs	r2, #1
 800064c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000650:	4881      	ldr	r0, [pc, #516]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000652:	f002 fa06 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8000656:	2200      	movs	r2, #0
 8000658:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800065c:	487e      	ldr	r0, [pc, #504]	; (8000858 <display7SEGhorizontal+0x37c>)
 800065e:	f002 fa00 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 8000662:	e0f5      	b.n	8000850 <display7SEGhorizontal+0x374>
	    }
	    case 4:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_SET);
 8000664:	2201      	movs	r2, #1
 8000666:	2140      	movs	r1, #64	; 0x40
 8000668:	487b      	ldr	r0, [pc, #492]	; (8000858 <display7SEGhorizontal+0x37c>)
 800066a:	f002 f9fa 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 800066e:	2200      	movs	r2, #0
 8000670:	2180      	movs	r1, #128	; 0x80
 8000672:	4879      	ldr	r0, [pc, #484]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000674:	f002 f9f5 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000678:	2200      	movs	r2, #0
 800067a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800067e:	4876      	ldr	r0, [pc, #472]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000680:	f002 f9ef 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 8000684:	2201      	movs	r2, #1
 8000686:	f44f 7100 	mov.w	r1, #512	; 0x200
 800068a:	4873      	ldr	r0, [pc, #460]	; (8000858 <display7SEGhorizontal+0x37c>)
 800068c:	f002 f9e9 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 8000690:	2201      	movs	r2, #1
 8000692:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000696:	4870      	ldr	r0, [pc, #448]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000698:	f002 f9e3 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 800069c:	2200      	movs	r2, #0
 800069e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006a2:	486d      	ldr	r0, [pc, #436]	; (8000858 <display7SEGhorizontal+0x37c>)
 80006a4:	f002 f9dd 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 80006a8:	2200      	movs	r2, #0
 80006aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006ae:	486a      	ldr	r0, [pc, #424]	; (8000858 <display7SEGhorizontal+0x37c>)
 80006b0:	f002 f9d7 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 80006b4:	e0cc      	b.n	8000850 <display7SEGhorizontal+0x374>
	    }
	    case 5:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 80006b6:	2200      	movs	r2, #0
 80006b8:	2140      	movs	r1, #64	; 0x40
 80006ba:	4867      	ldr	r0, [pc, #412]	; (8000858 <display7SEGhorizontal+0x37c>)
 80006bc:	f002 f9d1 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_SET);
 80006c0:	2201      	movs	r2, #1
 80006c2:	2180      	movs	r1, #128	; 0x80
 80006c4:	4864      	ldr	r0, [pc, #400]	; (8000858 <display7SEGhorizontal+0x37c>)
 80006c6:	f002 f9cc 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 80006ca:	2200      	movs	r2, #0
 80006cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006d0:	4861      	ldr	r0, [pc, #388]	; (8000858 <display7SEGhorizontal+0x37c>)
 80006d2:	f002 f9c6 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 80006d6:	2200      	movs	r2, #0
 80006d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006dc:	485e      	ldr	r0, [pc, #376]	; (8000858 <display7SEGhorizontal+0x37c>)
 80006de:	f002 f9c0 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 80006e2:	2201      	movs	r2, #1
 80006e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006e8:	485b      	ldr	r0, [pc, #364]	; (8000858 <display7SEGhorizontal+0x37c>)
 80006ea:	f002 f9ba 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 80006ee:	2200      	movs	r2, #0
 80006f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006f4:	4858      	ldr	r0, [pc, #352]	; (8000858 <display7SEGhorizontal+0x37c>)
 80006f6:	f002 f9b4 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 80006fa:	2200      	movs	r2, #0
 80006fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000700:	4855      	ldr	r0, [pc, #340]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000702:	f002 f9ae 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 8000706:	e0a3      	b.n	8000850 <display7SEGhorizontal+0x374>
	    }
	    case 6:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	2140      	movs	r1, #64	; 0x40
 800070c:	4852      	ldr	r0, [pc, #328]	; (8000858 <display7SEGhorizontal+0x37c>)
 800070e:	f002 f9a8 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_SET);
 8000712:	2201      	movs	r2, #1
 8000714:	2180      	movs	r1, #128	; 0x80
 8000716:	4850      	ldr	r0, [pc, #320]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000718:	f002 f9a3 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 800071c:	2200      	movs	r2, #0
 800071e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000722:	484d      	ldr	r0, [pc, #308]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000724:	f002 f99d 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 8000728:	2200      	movs	r2, #0
 800072a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800072e:	484a      	ldr	r0, [pc, #296]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000730:	f002 f997 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 8000734:	2200      	movs	r2, #0
 8000736:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800073a:	4847      	ldr	r0, [pc, #284]	; (8000858 <display7SEGhorizontal+0x37c>)
 800073c:	f002 f991 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8000740:	2200      	movs	r2, #0
 8000742:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000746:	4844      	ldr	r0, [pc, #272]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000748:	f002 f98b 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 800074c:	2200      	movs	r2, #0
 800074e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000752:	4841      	ldr	r0, [pc, #260]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000754:	f002 f985 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 8000758:	e07a      	b.n	8000850 <display7SEGhorizontal+0x374>
	    }
	    case 7:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 800075a:	2200      	movs	r2, #0
 800075c:	2140      	movs	r1, #64	; 0x40
 800075e:	483e      	ldr	r0, [pc, #248]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000760:	f002 f97f 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000764:	2200      	movs	r2, #0
 8000766:	2180      	movs	r1, #128	; 0x80
 8000768:	483b      	ldr	r0, [pc, #236]	; (8000858 <display7SEGhorizontal+0x37c>)
 800076a:	f002 f97a 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 800076e:	2200      	movs	r2, #0
 8000770:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000774:	4838      	ldr	r0, [pc, #224]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000776:	f002 f974 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_SET);
 800077a:	2201      	movs	r2, #1
 800077c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000780:	4835      	ldr	r0, [pc, #212]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000782:	f002 f96e 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 8000786:	2201      	movs	r2, #1
 8000788:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800078c:	4832      	ldr	r0, [pc, #200]	; (8000858 <display7SEGhorizontal+0x37c>)
 800078e:	f002 f968 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_SET);
 8000792:	2201      	movs	r2, #1
 8000794:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000798:	482f      	ldr	r0, [pc, #188]	; (8000858 <display7SEGhorizontal+0x37c>)
 800079a:	f002 f962 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_SET);
 800079e:	2201      	movs	r2, #1
 80007a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007a4:	482c      	ldr	r0, [pc, #176]	; (8000858 <display7SEGhorizontal+0x37c>)
 80007a6:	f002 f95c 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 80007aa:	e051      	b.n	8000850 <display7SEGhorizontal+0x374>
	    }
	    case 8:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 80007ac:	2200      	movs	r2, #0
 80007ae:	2140      	movs	r1, #64	; 0x40
 80007b0:	4829      	ldr	r0, [pc, #164]	; (8000858 <display7SEGhorizontal+0x37c>)
 80007b2:	f002 f956 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2180      	movs	r1, #128	; 0x80
 80007ba:	4827      	ldr	r0, [pc, #156]	; (8000858 <display7SEGhorizontal+0x37c>)
 80007bc:	f002 f951 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 80007c0:	2200      	movs	r2, #0
 80007c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007c6:	4824      	ldr	r0, [pc, #144]	; (8000858 <display7SEGhorizontal+0x37c>)
 80007c8:	f002 f94b 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 80007cc:	2200      	movs	r2, #0
 80007ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007d2:	4821      	ldr	r0, [pc, #132]	; (8000858 <display7SEGhorizontal+0x37c>)
 80007d4:	f002 f945 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_RESET);
 80007d8:	2200      	movs	r2, #0
 80007da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007de:	481e      	ldr	r0, [pc, #120]	; (8000858 <display7SEGhorizontal+0x37c>)
 80007e0:	f002 f93f 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 80007e4:	2200      	movs	r2, #0
 80007e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007ea:	481b      	ldr	r0, [pc, #108]	; (8000858 <display7SEGhorizontal+0x37c>)
 80007ec:	f002 f939 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 80007f0:	2200      	movs	r2, #0
 80007f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007f6:	4818      	ldr	r0, [pc, #96]	; (8000858 <display7SEGhorizontal+0x37c>)
 80007f8:	f002 f933 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 80007fc:	e028      	b.n	8000850 <display7SEGhorizontal+0x374>
	    }
	    case 9:
	    {
	        HAL_GPIO_WritePin(a1_GPIO_Port, a1_Pin, GPIO_PIN_RESET);
 80007fe:	2200      	movs	r2, #0
 8000800:	2140      	movs	r1, #64	; 0x40
 8000802:	4815      	ldr	r0, [pc, #84]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000804:	f002 f92d 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(b1_GPIO_Port, b1_Pin, GPIO_PIN_RESET);
 8000808:	2200      	movs	r2, #0
 800080a:	2180      	movs	r1, #128	; 0x80
 800080c:	4812      	ldr	r0, [pc, #72]	; (8000858 <display7SEGhorizontal+0x37c>)
 800080e:	f002 f928 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(c1_GPIO_Port, c1_Pin, GPIO_PIN_RESET);
 8000812:	2200      	movs	r2, #0
 8000814:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000818:	480f      	ldr	r0, [pc, #60]	; (8000858 <display7SEGhorizontal+0x37c>)
 800081a:	f002 f922 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(d1_GPIO_Port, d1_Pin, GPIO_PIN_RESET);
 800081e:	2200      	movs	r2, #0
 8000820:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000824:	480c      	ldr	r0, [pc, #48]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000826:	f002 f91c 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(e1_GPIO_Port, e1_Pin, GPIO_PIN_SET);
 800082a:	2201      	movs	r2, #1
 800082c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000830:	4809      	ldr	r0, [pc, #36]	; (8000858 <display7SEGhorizontal+0x37c>)
 8000832:	f002 f916 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(f1_GPIO_Port, f1_Pin, GPIO_PIN_RESET);
 8000836:	2200      	movs	r2, #0
 8000838:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800083c:	4806      	ldr	r0, [pc, #24]	; (8000858 <display7SEGhorizontal+0x37c>)
 800083e:	f002 f910 	bl	8002a62 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(g1_GPIO_Port, g1_Pin, GPIO_PIN_RESET);
 8000842:	2200      	movs	r2, #0
 8000844:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000848:	4803      	ldr	r0, [pc, #12]	; (8000858 <display7SEGhorizontal+0x37c>)
 800084a:	f002 f90a 	bl	8002a62 <HAL_GPIO_WritePin>
	        break;
 800084e:	bf00      	nop
	    }
	}
}
 8000850:	bf00      	nop
 8000852:	3708      	adds	r7, #8
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	40010800 	.word	0x40010800

0800085c <display7SEGBuffervertical>:

void display7SEGBuffervertical(int num)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
	switch(num)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d003      	beq.n	8000872 <display7SEGBuffervertical+0x16>
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	2b01      	cmp	r3, #1
 800086e:	d012      	beq.n	8000896 <display7SEGBuffervertical+0x3a>
        HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
        display7SEGvertical(buffer_7SEG_vertical[num]);
		break;
	}
	}
}
 8000870:	e023      	b.n	80008ba <display7SEGBuffervertical+0x5e>
        HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	2110      	movs	r1, #16
 8000876:	4813      	ldr	r0, [pc, #76]	; (80008c4 <display7SEGBuffervertical+0x68>)
 8000878:	f002 f8f3 	bl	8002a62 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 800087c:	2201      	movs	r2, #1
 800087e:	2120      	movs	r1, #32
 8000880:	4810      	ldr	r0, [pc, #64]	; (80008c4 <display7SEGBuffervertical+0x68>)
 8000882:	f002 f8ee 	bl	8002a62 <HAL_GPIO_WritePin>
        display7SEGvertical(buffer_7SEG_vertical[num]);
 8000886:	4a10      	ldr	r2, [pc, #64]	; (80008c8 <display7SEGBuffervertical+0x6c>)
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800088e:	4618      	mov	r0, r3
 8000890:	f7ff fc64 	bl	800015c <display7SEGvertical>
		break;
 8000894:	e011      	b.n	80008ba <display7SEGBuffervertical+0x5e>
        HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000896:	2201      	movs	r2, #1
 8000898:	2110      	movs	r1, #16
 800089a:	480a      	ldr	r0, [pc, #40]	; (80008c4 <display7SEGBuffervertical+0x68>)
 800089c:	f002 f8e1 	bl	8002a62 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 80008a0:	2200      	movs	r2, #0
 80008a2:	2120      	movs	r1, #32
 80008a4:	4807      	ldr	r0, [pc, #28]	; (80008c4 <display7SEGBuffervertical+0x68>)
 80008a6:	f002 f8dc 	bl	8002a62 <HAL_GPIO_WritePin>
        display7SEGvertical(buffer_7SEG_vertical[num]);
 80008aa:	4a07      	ldr	r2, [pc, #28]	; (80008c8 <display7SEGBuffervertical+0x6c>)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008b2:	4618      	mov	r0, r3
 80008b4:	f7ff fc52 	bl	800015c <display7SEGvertical>
		break;
 80008b8:	bf00      	nop
}
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	40010c00 	.word	0x40010c00
 80008c8:	2000009c 	.word	0x2000009c

080008cc <display7SEGBufferhorizontal>:

void display7SEGBufferhorizontal(int num)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
	switch(num)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d003      	beq.n	80008e2 <display7SEGBufferhorizontal+0x16>
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d012      	beq.n	8000906 <display7SEGBufferhorizontal+0x3a>
        HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
        display7SEGhorizontal(buffer_7SEG_horizontal[num]);
		break;
	}
	}
}
 80008e0:	e023      	b.n	800092a <display7SEGBufferhorizontal+0x5e>
        HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 80008e2:	2200      	movs	r2, #0
 80008e4:	2102      	movs	r1, #2
 80008e6:	4813      	ldr	r0, [pc, #76]	; (8000934 <display7SEGBufferhorizontal+0x68>)
 80008e8:	f002 f8bb 	bl	8002a62 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 80008ec:	2201      	movs	r2, #1
 80008ee:	2104      	movs	r1, #4
 80008f0:	4810      	ldr	r0, [pc, #64]	; (8000934 <display7SEGBufferhorizontal+0x68>)
 80008f2:	f002 f8b6 	bl	8002a62 <HAL_GPIO_WritePin>
        display7SEGhorizontal(buffer_7SEG_horizontal[num]);
 80008f6:	4a10      	ldr	r2, [pc, #64]	; (8000938 <display7SEGBufferhorizontal+0x6c>)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008fe:	4618      	mov	r0, r3
 8000900:	f7ff fdec 	bl	80004dc <display7SEGhorizontal>
		break;
 8000904:	e011      	b.n	800092a <display7SEGBufferhorizontal+0x5e>
        HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000906:	2201      	movs	r2, #1
 8000908:	2102      	movs	r1, #2
 800090a:	480a      	ldr	r0, [pc, #40]	; (8000934 <display7SEGBufferhorizontal+0x68>)
 800090c:	f002 f8a9 	bl	8002a62 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000910:	2200      	movs	r2, #0
 8000912:	2104      	movs	r1, #4
 8000914:	4807      	ldr	r0, [pc, #28]	; (8000934 <display7SEGBufferhorizontal+0x68>)
 8000916:	f002 f8a4 	bl	8002a62 <HAL_GPIO_WritePin>
        display7SEGhorizontal(buffer_7SEG_horizontal[num]);
 800091a:	4a07      	ldr	r2, [pc, #28]	; (8000938 <display7SEGBufferhorizontal+0x6c>)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000922:	4618      	mov	r0, r3
 8000924:	f7ff fdda 	bl	80004dc <display7SEGhorizontal>
		break;
 8000928:	bf00      	nop
}
 800092a:	bf00      	nop
 800092c:	3708      	adds	r7, #8
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40010c00 	.word	0x40010c00
 8000938:	200000a4 	.word	0x200000a4

0800093c <display7SEGFinalvertical>:

void display7SEGFinalvertical()
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
	switch(status_vertical)
 8000940:	4b39      	ldr	r3, [pc, #228]	; (8000a28 <display7SEGFinalvertical+0xec>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	2b03      	cmp	r3, #3
 8000946:	d03a      	beq.n	80009be <display7SEGFinalvertical+0x82>
 8000948:	2b03      	cmp	r3, #3
 800094a:	dc52      	bgt.n	80009f2 <display7SEGFinalvertical+0xb6>
 800094c:	2b01      	cmp	r3, #1
 800094e:	d002      	beq.n	8000956 <display7SEGFinalvertical+0x1a>
 8000950:	2b02      	cmp	r3, #2
 8000952:	d01a      	beq.n	800098a <display7SEGFinalvertical+0x4e>
 8000954:	e04d      	b.n	80009f2 <display7SEGFinalvertical+0xb6>
	{
	case AUTO_RED:
	{
		buffer_7SEG_vertical[0] = temp_red_yellow_green_auto_time_vertical[0] / 10;
 8000956:	4b35      	ldr	r3, [pc, #212]	; (8000a2c <display7SEGFinalvertical+0xf0>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	4a35      	ldr	r2, [pc, #212]	; (8000a30 <display7SEGFinalvertical+0xf4>)
 800095c:	fb82 1203 	smull	r1, r2, r2, r3
 8000960:	1092      	asrs	r2, r2, #2
 8000962:	17db      	asrs	r3, r3, #31
 8000964:	1ad3      	subs	r3, r2, r3
 8000966:	4a33      	ldr	r2, [pc, #204]	; (8000a34 <display7SEGFinalvertical+0xf8>)
 8000968:	6013      	str	r3, [r2, #0]
		buffer_7SEG_vertical[1] = temp_red_yellow_green_auto_time_vertical[0] % 10;
 800096a:	4b30      	ldr	r3, [pc, #192]	; (8000a2c <display7SEGFinalvertical+0xf0>)
 800096c:	6819      	ldr	r1, [r3, #0]
 800096e:	4b30      	ldr	r3, [pc, #192]	; (8000a30 <display7SEGFinalvertical+0xf4>)
 8000970:	fb83 2301 	smull	r2, r3, r3, r1
 8000974:	109a      	asrs	r2, r3, #2
 8000976:	17cb      	asrs	r3, r1, #31
 8000978:	1ad2      	subs	r2, r2, r3
 800097a:	4613      	mov	r3, r2
 800097c:	009b      	lsls	r3, r3, #2
 800097e:	4413      	add	r3, r2
 8000980:	005b      	lsls	r3, r3, #1
 8000982:	1aca      	subs	r2, r1, r3
 8000984:	4b2b      	ldr	r3, [pc, #172]	; (8000a34 <display7SEGFinalvertical+0xf8>)
 8000986:	605a      	str	r2, [r3, #4]
		break;
 8000988:	e033      	b.n	80009f2 <display7SEGFinalvertical+0xb6>
	}
	case AUTO_YELLOW:
	{
		buffer_7SEG_vertical[0] = temp_red_yellow_green_auto_time_vertical[1] / 10;
 800098a:	4b28      	ldr	r3, [pc, #160]	; (8000a2c <display7SEGFinalvertical+0xf0>)
 800098c:	685b      	ldr	r3, [r3, #4]
 800098e:	4a28      	ldr	r2, [pc, #160]	; (8000a30 <display7SEGFinalvertical+0xf4>)
 8000990:	fb82 1203 	smull	r1, r2, r2, r3
 8000994:	1092      	asrs	r2, r2, #2
 8000996:	17db      	asrs	r3, r3, #31
 8000998:	1ad3      	subs	r3, r2, r3
 800099a:	4a26      	ldr	r2, [pc, #152]	; (8000a34 <display7SEGFinalvertical+0xf8>)
 800099c:	6013      	str	r3, [r2, #0]
		buffer_7SEG_vertical[1] = temp_red_yellow_green_auto_time_vertical[1] % 10;
 800099e:	4b23      	ldr	r3, [pc, #140]	; (8000a2c <display7SEGFinalvertical+0xf0>)
 80009a0:	6859      	ldr	r1, [r3, #4]
 80009a2:	4b23      	ldr	r3, [pc, #140]	; (8000a30 <display7SEGFinalvertical+0xf4>)
 80009a4:	fb83 2301 	smull	r2, r3, r3, r1
 80009a8:	109a      	asrs	r2, r3, #2
 80009aa:	17cb      	asrs	r3, r1, #31
 80009ac:	1ad2      	subs	r2, r2, r3
 80009ae:	4613      	mov	r3, r2
 80009b0:	009b      	lsls	r3, r3, #2
 80009b2:	4413      	add	r3, r2
 80009b4:	005b      	lsls	r3, r3, #1
 80009b6:	1aca      	subs	r2, r1, r3
 80009b8:	4b1e      	ldr	r3, [pc, #120]	; (8000a34 <display7SEGFinalvertical+0xf8>)
 80009ba:	605a      	str	r2, [r3, #4]
		break;
 80009bc:	e019      	b.n	80009f2 <display7SEGFinalvertical+0xb6>
	}
	case AUTO_GREEN:
	{
		buffer_7SEG_vertical[0] = temp_red_yellow_green_auto_time_vertical[2] / 10;
 80009be:	4b1b      	ldr	r3, [pc, #108]	; (8000a2c <display7SEGFinalvertical+0xf0>)
 80009c0:	689b      	ldr	r3, [r3, #8]
 80009c2:	4a1b      	ldr	r2, [pc, #108]	; (8000a30 <display7SEGFinalvertical+0xf4>)
 80009c4:	fb82 1203 	smull	r1, r2, r2, r3
 80009c8:	1092      	asrs	r2, r2, #2
 80009ca:	17db      	asrs	r3, r3, #31
 80009cc:	1ad3      	subs	r3, r2, r3
 80009ce:	4a19      	ldr	r2, [pc, #100]	; (8000a34 <display7SEGFinalvertical+0xf8>)
 80009d0:	6013      	str	r3, [r2, #0]
		buffer_7SEG_vertical[1] = temp_red_yellow_green_auto_time_vertical[2] % 10;
 80009d2:	4b16      	ldr	r3, [pc, #88]	; (8000a2c <display7SEGFinalvertical+0xf0>)
 80009d4:	6899      	ldr	r1, [r3, #8]
 80009d6:	4b16      	ldr	r3, [pc, #88]	; (8000a30 <display7SEGFinalvertical+0xf4>)
 80009d8:	fb83 2301 	smull	r2, r3, r3, r1
 80009dc:	109a      	asrs	r2, r3, #2
 80009de:	17cb      	asrs	r3, r1, #31
 80009e0:	1ad2      	subs	r2, r2, r3
 80009e2:	4613      	mov	r3, r2
 80009e4:	009b      	lsls	r3, r3, #2
 80009e6:	4413      	add	r3, r2
 80009e8:	005b      	lsls	r3, r3, #1
 80009ea:	1aca      	subs	r2, r1, r3
 80009ec:	4b11      	ldr	r3, [pc, #68]	; (8000a34 <display7SEGFinalvertical+0xf8>)
 80009ee:	605a      	str	r2, [r3, #4]
		break;
 80009f0:	bf00      	nop
	}
	}

	if(timerENvertical_flag == 1)
 80009f2:	4b11      	ldr	r3, [pc, #68]	; (8000a38 <display7SEGFinalvertical+0xfc>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	2b01      	cmp	r3, #1
 80009f8:	d114      	bne.n	8000a24 <display7SEGFinalvertical+0xe8>
	{
		if(EN_vertical > 1)
 80009fa:	4b10      	ldr	r3, [pc, #64]	; (8000a3c <display7SEGFinalvertical+0x100>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	2b01      	cmp	r3, #1
 8000a00:	dd02      	ble.n	8000a08 <display7SEGFinalvertical+0xcc>
		{
			EN_vertical = 0;
 8000a02:	4b0e      	ldr	r3, [pc, #56]	; (8000a3c <display7SEGFinalvertical+0x100>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	601a      	str	r2, [r3, #0]
		}

		display7SEGBuffervertical(EN_vertical);
 8000a08:	4b0c      	ldr	r3, [pc, #48]	; (8000a3c <display7SEGFinalvertical+0x100>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f7ff ff25 	bl	800085c <display7SEGBuffervertical>

		EN_vertical++;
 8000a12:	4b0a      	ldr	r3, [pc, #40]	; (8000a3c <display7SEGFinalvertical+0x100>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	3301      	adds	r3, #1
 8000a18:	4a08      	ldr	r2, [pc, #32]	; (8000a3c <display7SEGFinalvertical+0x100>)
 8000a1a:	6013      	str	r3, [r2, #0]
		setTimerENvertical(500);
 8000a1c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a20:	f001 fa9e 	bl	8001f60 <setTimerENvertical>
	}
}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	200000d8 	.word	0x200000d8
 8000a2c:	200000bc 	.word	0x200000bc
 8000a30:	66666667 	.word	0x66666667
 8000a34:	2000009c 	.word	0x2000009c
 8000a38:	2000011c 	.word	0x2000011c
 8000a3c:	20000004 	.word	0x20000004

08000a40 <display7SEGFinalhorizontal>:

void display7SEGFinalhorizontal()
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
	switch(status_horizontal)
 8000a44:	4b70      	ldr	r3, [pc, #448]	; (8000c08 <display7SEGFinalhorizontal+0x1c8>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	3b01      	subs	r3, #1
 8000a4a:	2b06      	cmp	r3, #6
 8000a4c:	f200 80c0 	bhi.w	8000bd0 <display7SEGFinalhorizontal+0x190>
 8000a50:	a201      	add	r2, pc, #4	; (adr r2, 8000a58 <display7SEGFinalhorizontal+0x18>)
 8000a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a56:	bf00      	nop
 8000a58:	08000a75 	.word	0x08000a75
 8000a5c:	08000aa9 	.word	0x08000aa9
 8000a60:	08000add 	.word	0x08000add
 8000a64:	08000bd1 	.word	0x08000bd1
 8000a68:	08000b11 	.word	0x08000b11
 8000a6c:	08000b51 	.word	0x08000b51
 8000a70:	08000b91 	.word	0x08000b91
	{
	case AUTO_RED:
	{
		buffer_7SEG_horizontal[0] = temp_red_yellow_green_auto_time_horizontal[0] / 10;
 8000a74:	4b65      	ldr	r3, [pc, #404]	; (8000c0c <display7SEGFinalhorizontal+0x1cc>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a65      	ldr	r2, [pc, #404]	; (8000c10 <display7SEGFinalhorizontal+0x1d0>)
 8000a7a:	fb82 1203 	smull	r1, r2, r2, r3
 8000a7e:	1092      	asrs	r2, r2, #2
 8000a80:	17db      	asrs	r3, r3, #31
 8000a82:	1ad3      	subs	r3, r2, r3
 8000a84:	4a63      	ldr	r2, [pc, #396]	; (8000c14 <display7SEGFinalhorizontal+0x1d4>)
 8000a86:	6013      	str	r3, [r2, #0]
		buffer_7SEG_horizontal[1] = temp_red_yellow_green_auto_time_horizontal[0] % 10;
 8000a88:	4b60      	ldr	r3, [pc, #384]	; (8000c0c <display7SEGFinalhorizontal+0x1cc>)
 8000a8a:	6819      	ldr	r1, [r3, #0]
 8000a8c:	4b60      	ldr	r3, [pc, #384]	; (8000c10 <display7SEGFinalhorizontal+0x1d0>)
 8000a8e:	fb83 2301 	smull	r2, r3, r3, r1
 8000a92:	109a      	asrs	r2, r3, #2
 8000a94:	17cb      	asrs	r3, r1, #31
 8000a96:	1ad2      	subs	r2, r2, r3
 8000a98:	4613      	mov	r3, r2
 8000a9a:	009b      	lsls	r3, r3, #2
 8000a9c:	4413      	add	r3, r2
 8000a9e:	005b      	lsls	r3, r3, #1
 8000aa0:	1aca      	subs	r2, r1, r3
 8000aa2:	4b5c      	ldr	r3, [pc, #368]	; (8000c14 <display7SEGFinalhorizontal+0x1d4>)
 8000aa4:	605a      	str	r2, [r3, #4]
		break;
 8000aa6:	e093      	b.n	8000bd0 <display7SEGFinalhorizontal+0x190>
	}
	case AUTO_YELLOW:
	{
		buffer_7SEG_horizontal[0] = temp_red_yellow_green_auto_time_horizontal[1] / 10;
 8000aa8:	4b58      	ldr	r3, [pc, #352]	; (8000c0c <display7SEGFinalhorizontal+0x1cc>)
 8000aaa:	685b      	ldr	r3, [r3, #4]
 8000aac:	4a58      	ldr	r2, [pc, #352]	; (8000c10 <display7SEGFinalhorizontal+0x1d0>)
 8000aae:	fb82 1203 	smull	r1, r2, r2, r3
 8000ab2:	1092      	asrs	r2, r2, #2
 8000ab4:	17db      	asrs	r3, r3, #31
 8000ab6:	1ad3      	subs	r3, r2, r3
 8000ab8:	4a56      	ldr	r2, [pc, #344]	; (8000c14 <display7SEGFinalhorizontal+0x1d4>)
 8000aba:	6013      	str	r3, [r2, #0]
		buffer_7SEG_horizontal[1] = temp_red_yellow_green_auto_time_horizontal[1] % 10;
 8000abc:	4b53      	ldr	r3, [pc, #332]	; (8000c0c <display7SEGFinalhorizontal+0x1cc>)
 8000abe:	6859      	ldr	r1, [r3, #4]
 8000ac0:	4b53      	ldr	r3, [pc, #332]	; (8000c10 <display7SEGFinalhorizontal+0x1d0>)
 8000ac2:	fb83 2301 	smull	r2, r3, r3, r1
 8000ac6:	109a      	asrs	r2, r3, #2
 8000ac8:	17cb      	asrs	r3, r1, #31
 8000aca:	1ad2      	subs	r2, r2, r3
 8000acc:	4613      	mov	r3, r2
 8000ace:	009b      	lsls	r3, r3, #2
 8000ad0:	4413      	add	r3, r2
 8000ad2:	005b      	lsls	r3, r3, #1
 8000ad4:	1aca      	subs	r2, r1, r3
 8000ad6:	4b4f      	ldr	r3, [pc, #316]	; (8000c14 <display7SEGFinalhorizontal+0x1d4>)
 8000ad8:	605a      	str	r2, [r3, #4]
		break;
 8000ada:	e079      	b.n	8000bd0 <display7SEGFinalhorizontal+0x190>
	}
	case AUTO_GREEN:
	{
		buffer_7SEG_horizontal[0] = temp_red_yellow_green_auto_time_horizontal[2] / 10;
 8000adc:	4b4b      	ldr	r3, [pc, #300]	; (8000c0c <display7SEGFinalhorizontal+0x1cc>)
 8000ade:	689b      	ldr	r3, [r3, #8]
 8000ae0:	4a4b      	ldr	r2, [pc, #300]	; (8000c10 <display7SEGFinalhorizontal+0x1d0>)
 8000ae2:	fb82 1203 	smull	r1, r2, r2, r3
 8000ae6:	1092      	asrs	r2, r2, #2
 8000ae8:	17db      	asrs	r3, r3, #31
 8000aea:	1ad3      	subs	r3, r2, r3
 8000aec:	4a49      	ldr	r2, [pc, #292]	; (8000c14 <display7SEGFinalhorizontal+0x1d4>)
 8000aee:	6013      	str	r3, [r2, #0]
		buffer_7SEG_horizontal[1] = temp_red_yellow_green_auto_time_horizontal[2] % 10;
 8000af0:	4b46      	ldr	r3, [pc, #280]	; (8000c0c <display7SEGFinalhorizontal+0x1cc>)
 8000af2:	6899      	ldr	r1, [r3, #8]
 8000af4:	4b46      	ldr	r3, [pc, #280]	; (8000c10 <display7SEGFinalhorizontal+0x1d0>)
 8000af6:	fb83 2301 	smull	r2, r3, r3, r1
 8000afa:	109a      	asrs	r2, r3, #2
 8000afc:	17cb      	asrs	r3, r1, #31
 8000afe:	1ad2      	subs	r2, r2, r3
 8000b00:	4613      	mov	r3, r2
 8000b02:	009b      	lsls	r3, r3, #2
 8000b04:	4413      	add	r3, r2
 8000b06:	005b      	lsls	r3, r3, #1
 8000b08:	1aca      	subs	r2, r1, r3
 8000b0a:	4b42      	ldr	r3, [pc, #264]	; (8000c14 <display7SEGFinalhorizontal+0x1d4>)
 8000b0c:	605a      	str	r2, [r3, #4]
		break;
 8000b0e:	e05f      	b.n	8000bd0 <display7SEGFinalhorizontal+0x190>
	}
	case MANUAL_RED:
	{
		buffer_7SEG_horizontal[0] = red_yellow_green_manual_time[0] / 10;
 8000b10:	4b41      	ldr	r3, [pc, #260]	; (8000c18 <display7SEGFinalhorizontal+0x1d8>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a3e      	ldr	r2, [pc, #248]	; (8000c10 <display7SEGFinalhorizontal+0x1d0>)
 8000b16:	fb82 1203 	smull	r1, r2, r2, r3
 8000b1a:	1092      	asrs	r2, r2, #2
 8000b1c:	17db      	asrs	r3, r3, #31
 8000b1e:	1ad3      	subs	r3, r2, r3
 8000b20:	4a3c      	ldr	r2, [pc, #240]	; (8000c14 <display7SEGFinalhorizontal+0x1d4>)
 8000b22:	6013      	str	r3, [r2, #0]
		buffer_7SEG_horizontal[1] = red_yellow_green_manual_time[0] % 10;
 8000b24:	4b3c      	ldr	r3, [pc, #240]	; (8000c18 <display7SEGFinalhorizontal+0x1d8>)
 8000b26:	6819      	ldr	r1, [r3, #0]
 8000b28:	4b39      	ldr	r3, [pc, #228]	; (8000c10 <display7SEGFinalhorizontal+0x1d0>)
 8000b2a:	fb83 2301 	smull	r2, r3, r3, r1
 8000b2e:	109a      	asrs	r2, r3, #2
 8000b30:	17cb      	asrs	r3, r1, #31
 8000b32:	1ad2      	subs	r2, r2, r3
 8000b34:	4613      	mov	r3, r2
 8000b36:	009b      	lsls	r3, r3, #2
 8000b38:	4413      	add	r3, r2
 8000b3a:	005b      	lsls	r3, r3, #1
 8000b3c:	1aca      	subs	r2, r1, r3
 8000b3e:	4b35      	ldr	r3, [pc, #212]	; (8000c14 <display7SEGFinalhorizontal+0x1d4>)
 8000b40:	605a      	str	r2, [r3, #4]

		buffer_7SEG_vertical[0] = 0;
 8000b42:	4b36      	ldr	r3, [pc, #216]	; (8000c1c <display7SEGFinalhorizontal+0x1dc>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	601a      	str	r2, [r3, #0]
		buffer_7SEG_vertical[1] = 2;
 8000b48:	4b34      	ldr	r3, [pc, #208]	; (8000c1c <display7SEGFinalhorizontal+0x1dc>)
 8000b4a:	2202      	movs	r2, #2
 8000b4c:	605a      	str	r2, [r3, #4]
		break;
 8000b4e:	e03f      	b.n	8000bd0 <display7SEGFinalhorizontal+0x190>
	}
	case MANUAL_YELLOW:
	{
		buffer_7SEG_horizontal[0] = red_yellow_green_manual_time[1] / 10;
 8000b50:	4b31      	ldr	r3, [pc, #196]	; (8000c18 <display7SEGFinalhorizontal+0x1d8>)
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	4a2e      	ldr	r2, [pc, #184]	; (8000c10 <display7SEGFinalhorizontal+0x1d0>)
 8000b56:	fb82 1203 	smull	r1, r2, r2, r3
 8000b5a:	1092      	asrs	r2, r2, #2
 8000b5c:	17db      	asrs	r3, r3, #31
 8000b5e:	1ad3      	subs	r3, r2, r3
 8000b60:	4a2c      	ldr	r2, [pc, #176]	; (8000c14 <display7SEGFinalhorizontal+0x1d4>)
 8000b62:	6013      	str	r3, [r2, #0]
		buffer_7SEG_horizontal[1] = red_yellow_green_manual_time[1] % 10;
 8000b64:	4b2c      	ldr	r3, [pc, #176]	; (8000c18 <display7SEGFinalhorizontal+0x1d8>)
 8000b66:	6859      	ldr	r1, [r3, #4]
 8000b68:	4b29      	ldr	r3, [pc, #164]	; (8000c10 <display7SEGFinalhorizontal+0x1d0>)
 8000b6a:	fb83 2301 	smull	r2, r3, r3, r1
 8000b6e:	109a      	asrs	r2, r3, #2
 8000b70:	17cb      	asrs	r3, r1, #31
 8000b72:	1ad2      	subs	r2, r2, r3
 8000b74:	4613      	mov	r3, r2
 8000b76:	009b      	lsls	r3, r3, #2
 8000b78:	4413      	add	r3, r2
 8000b7a:	005b      	lsls	r3, r3, #1
 8000b7c:	1aca      	subs	r2, r1, r3
 8000b7e:	4b25      	ldr	r3, [pc, #148]	; (8000c14 <display7SEGFinalhorizontal+0x1d4>)
 8000b80:	605a      	str	r2, [r3, #4]

		buffer_7SEG_vertical[0] = 0;
 8000b82:	4b26      	ldr	r3, [pc, #152]	; (8000c1c <display7SEGFinalhorizontal+0x1dc>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	601a      	str	r2, [r3, #0]
		buffer_7SEG_vertical[1] = 3;
 8000b88:	4b24      	ldr	r3, [pc, #144]	; (8000c1c <display7SEGFinalhorizontal+0x1dc>)
 8000b8a:	2203      	movs	r2, #3
 8000b8c:	605a      	str	r2, [r3, #4]
		break;
 8000b8e:	e01f      	b.n	8000bd0 <display7SEGFinalhorizontal+0x190>
	}
	case MANUAL_GREEN:
	{
		buffer_7SEG_horizontal[0] = red_yellow_green_manual_time[2] / 10;
 8000b90:	4b21      	ldr	r3, [pc, #132]	; (8000c18 <display7SEGFinalhorizontal+0x1d8>)
 8000b92:	689b      	ldr	r3, [r3, #8]
 8000b94:	4a1e      	ldr	r2, [pc, #120]	; (8000c10 <display7SEGFinalhorizontal+0x1d0>)
 8000b96:	fb82 1203 	smull	r1, r2, r2, r3
 8000b9a:	1092      	asrs	r2, r2, #2
 8000b9c:	17db      	asrs	r3, r3, #31
 8000b9e:	1ad3      	subs	r3, r2, r3
 8000ba0:	4a1c      	ldr	r2, [pc, #112]	; (8000c14 <display7SEGFinalhorizontal+0x1d4>)
 8000ba2:	6013      	str	r3, [r2, #0]
		buffer_7SEG_horizontal[1] = red_yellow_green_manual_time[2] % 10;
 8000ba4:	4b1c      	ldr	r3, [pc, #112]	; (8000c18 <display7SEGFinalhorizontal+0x1d8>)
 8000ba6:	6899      	ldr	r1, [r3, #8]
 8000ba8:	4b19      	ldr	r3, [pc, #100]	; (8000c10 <display7SEGFinalhorizontal+0x1d0>)
 8000baa:	fb83 2301 	smull	r2, r3, r3, r1
 8000bae:	109a      	asrs	r2, r3, #2
 8000bb0:	17cb      	asrs	r3, r1, #31
 8000bb2:	1ad2      	subs	r2, r2, r3
 8000bb4:	4613      	mov	r3, r2
 8000bb6:	009b      	lsls	r3, r3, #2
 8000bb8:	4413      	add	r3, r2
 8000bba:	005b      	lsls	r3, r3, #1
 8000bbc:	1aca      	subs	r2, r1, r3
 8000bbe:	4b15      	ldr	r3, [pc, #84]	; (8000c14 <display7SEGFinalhorizontal+0x1d4>)
 8000bc0:	605a      	str	r2, [r3, #4]

		buffer_7SEG_vertical[0] = 0;
 8000bc2:	4b16      	ldr	r3, [pc, #88]	; (8000c1c <display7SEGFinalhorizontal+0x1dc>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	601a      	str	r2, [r3, #0]
		buffer_7SEG_vertical[1] = 4;
 8000bc8:	4b14      	ldr	r3, [pc, #80]	; (8000c1c <display7SEGFinalhorizontal+0x1dc>)
 8000bca:	2204      	movs	r2, #4
 8000bcc:	605a      	str	r2, [r3, #4]
		break;
 8000bce:	bf00      	nop
	}
	}

	if(timerENhorizontal_flag == 1)
 8000bd0:	4b13      	ldr	r3, [pc, #76]	; (8000c20 <display7SEGFinalhorizontal+0x1e0>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d114      	bne.n	8000c02 <display7SEGFinalhorizontal+0x1c2>
	{
		if(EN_horizontal > 1)
 8000bd8:	4b12      	ldr	r3, [pc, #72]	; (8000c24 <display7SEGFinalhorizontal+0x1e4>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	2b01      	cmp	r3, #1
 8000bde:	dd02      	ble.n	8000be6 <display7SEGFinalhorizontal+0x1a6>
		{
			EN_horizontal = 0;
 8000be0:	4b10      	ldr	r3, [pc, #64]	; (8000c24 <display7SEGFinalhorizontal+0x1e4>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	601a      	str	r2, [r3, #0]
		}

		display7SEGBufferhorizontal(EN_horizontal);
 8000be6:	4b0f      	ldr	r3, [pc, #60]	; (8000c24 <display7SEGFinalhorizontal+0x1e4>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4618      	mov	r0, r3
 8000bec:	f7ff fe6e 	bl	80008cc <display7SEGBufferhorizontal>

		EN_horizontal++;
 8000bf0:	4b0c      	ldr	r3, [pc, #48]	; (8000c24 <display7SEGFinalhorizontal+0x1e4>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	4a0b      	ldr	r2, [pc, #44]	; (8000c24 <display7SEGFinalhorizontal+0x1e4>)
 8000bf8:	6013      	str	r3, [r2, #0]
		setTimerENhorizontal(500);
 8000bfa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bfe:	f001 f995 	bl	8001f2c <setTimerENhorizontal>
	}
}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	200000d4 	.word	0x200000d4
 8000c0c:	200000c8 	.word	0x200000c8
 8000c10:	66666667 	.word	0x66666667
 8000c14:	200000a4 	.word	0x200000a4
 8000c18:	200000dc 	.word	0x200000dc
 8000c1c:	2000009c 	.word	0x2000009c
 8000c20:	20000114 	.word	0x20000114
 8000c24:	20000000 	.word	0x20000000

08000c28 <isButton1Pressed>:
int button2_flag = 0;
int button3_flag = 0;
int button4_flag = 0;

int isButton1Pressed()
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
	if(button1_flag == 1)
 8000c2c:	4b06      	ldr	r3, [pc, #24]	; (8000c48 <isButton1Pressed+0x20>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d104      	bne.n	8000c3e <isButton1Pressed+0x16>
	{
		button1_flag = 0;
 8000c34:	4b04      	ldr	r3, [pc, #16]	; (8000c48 <isButton1Pressed+0x20>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	601a      	str	r2, [r3, #0]
		return 1;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	e000      	b.n	8000c40 <isButton1Pressed+0x18>
	}

	return 0;
 8000c3e:	2300      	movs	r3, #0
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bc80      	pop	{r7}
 8000c46:	4770      	bx	lr
 8000c48:	200000ac 	.word	0x200000ac

08000c4c <isButton2Pressed>:

int isButton2Pressed()
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
	if(button2_flag == 1)
 8000c50:	4b06      	ldr	r3, [pc, #24]	; (8000c6c <isButton2Pressed+0x20>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d104      	bne.n	8000c62 <isButton2Pressed+0x16>
	{
		button2_flag = 0;
 8000c58:	4b04      	ldr	r3, [pc, #16]	; (8000c6c <isButton2Pressed+0x20>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]
		return 1;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	e000      	b.n	8000c64 <isButton2Pressed+0x18>
	}

	return 0;
 8000c62:	2300      	movs	r3, #0
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bc80      	pop	{r7}
 8000c6a:	4770      	bx	lr
 8000c6c:	200000b0 	.word	0x200000b0

08000c70 <isButton3Pressed>:

int isButton3Pressed()
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
	if(button3_flag == 1)
 8000c74:	4b06      	ldr	r3, [pc, #24]	; (8000c90 <isButton3Pressed+0x20>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d104      	bne.n	8000c86 <isButton3Pressed+0x16>
	{
		button3_flag = 0;
 8000c7c:	4b04      	ldr	r3, [pc, #16]	; (8000c90 <isButton3Pressed+0x20>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	601a      	str	r2, [r3, #0]
		return 1;
 8000c82:	2301      	movs	r3, #1
 8000c84:	e000      	b.n	8000c88 <isButton3Pressed+0x18>
	}

	return 0;
 8000c86:	2300      	movs	r3, #0
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bc80      	pop	{r7}
 8000c8e:	4770      	bx	lr
 8000c90:	200000b4 	.word	0x200000b4

08000c94 <isButton4Pressed>:

int isButton4Pressed()
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
	if(button4_flag == 1)
 8000c98:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <isButton4Pressed+0x20>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d104      	bne.n	8000caa <isButton4Pressed+0x16>
	{
		button4_flag = 0;
 8000ca0:	4b04      	ldr	r3, [pc, #16]	; (8000cb4 <isButton4Pressed+0x20>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]
		return 1;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	e000      	b.n	8000cac <isButton4Pressed+0x18>
	}

	return 0;
 8000caa:	2300      	movs	r3, #0
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bc80      	pop	{r7}
 8000cb2:	4770      	bx	lr
 8000cb4:	200000b8 	.word	0x200000b8

08000cb8 <getButton1>:

void getButton1()
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
	int i = 0;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	607b      	str	r3, [r7, #4]
	keyReg0[i] = keyReg1[i];
 8000cc2:	4a39      	ldr	r2, [pc, #228]	; (8000da8 <getButton1+0xf0>)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000cca:	4938      	ldr	r1, [pc, #224]	; (8000dac <getButton1+0xf4>)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg1[i] = keyReg2[i];
 8000cd2:	4a37      	ldr	r2, [pc, #220]	; (8000db0 <getButton1+0xf8>)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000cda:	4933      	ldr	r1, [pc, #204]	; (8000da8 <getButton1+0xf0>)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg2[i] = HAL_GPIO_ReadPin(button1_GPIO_Port, button1_Pin);
 8000ce2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ce6:	4833      	ldr	r0, [pc, #204]	; (8000db4 <getButton1+0xfc>)
 8000ce8:	f001 fea4 	bl	8002a34 <HAL_GPIO_ReadPin>
 8000cec:	4603      	mov	r3, r0
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4a2f      	ldr	r2, [pc, #188]	; (8000db0 <getButton1+0xf8>)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	if((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i]))
 8000cf8:	4a2c      	ldr	r2, [pc, #176]	; (8000dac <getButton1+0xf4>)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d00:	4929      	ldr	r1, [pc, #164]	; (8000da8 <getButton1+0xf0>)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d149      	bne.n	8000da0 <getButton1+0xe8>
 8000d0c:	4a26      	ldr	r2, [pc, #152]	; (8000da8 <getButton1+0xf0>)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d14:	4926      	ldr	r1, [pc, #152]	; (8000db0 <getButton1+0xf8>)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	d13f      	bne.n	8000da0 <getButton1+0xe8>
	{
		if(keyReg3[i] != keyReg2[i])
 8000d20:	4a25      	ldr	r2, [pc, #148]	; (8000db8 <getButton1+0x100>)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d28:	4921      	ldr	r1, [pc, #132]	; (8000db0 <getButton1+0xf8>)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	d017      	beq.n	8000d64 <getButton1+0xac>
		{
			keyReg3[i] = keyReg2[i];
 8000d34:	4a1e      	ldr	r2, [pc, #120]	; (8000db0 <getButton1+0xf8>)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d3c:	491e      	ldr	r1, [pc, #120]	; (8000db8 <getButton1+0x100>)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(keyReg2[i] == PRESSED_STATE)
 8000d44:	4a1a      	ldr	r2, [pc, #104]	; (8000db0 <getButton1+0xf8>)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d127      	bne.n	8000da0 <getButton1+0xe8>
			{
				button1_flag = 1;
 8000d50:	4b1a      	ldr	r3, [pc, #104]	; (8000dbc <getButton1+0x104>)
 8000d52:	2201      	movs	r2, #1
 8000d54:	601a      	str	r2, [r3, #0]
				TimerForKeyPress[i] = 300;
 8000d56:	4a1a      	ldr	r2, [pc, #104]	; (8000dc0 <getButton1+0x108>)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000d5e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					TimerForKeyPress[i] = 300;
				}
			}
		}
	}
}
 8000d62:	e01d      	b.n	8000da0 <getButton1+0xe8>
			if(keyReg2[i] == PRESSED_STATE)
 8000d64:	4a12      	ldr	r2, [pc, #72]	; (8000db0 <getButton1+0xf8>)
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d117      	bne.n	8000da0 <getButton1+0xe8>
				TimerForKeyPress[i]--;
 8000d70:	4a13      	ldr	r2, [pc, #76]	; (8000dc0 <getButton1+0x108>)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d78:	1e5a      	subs	r2, r3, #1
 8000d7a:	4911      	ldr	r1, [pc, #68]	; (8000dc0 <getButton1+0x108>)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(TimerForKeyPress[i] == 0)
 8000d82:	4a0f      	ldr	r2, [pc, #60]	; (8000dc0 <getButton1+0x108>)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d108      	bne.n	8000da0 <getButton1+0xe8>
					button1_flag = 1;
 8000d8e:	4b0b      	ldr	r3, [pc, #44]	; (8000dbc <getButton1+0x104>)
 8000d90:	2201      	movs	r2, #1
 8000d92:	601a      	str	r2, [r3, #0]
					TimerForKeyPress[i] = 300;
 8000d94:	4a0a      	ldr	r2, [pc, #40]	; (8000dc0 <getButton1+0x108>)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000d9c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000da0:	bf00      	nop
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	20000018 	.word	0x20000018
 8000dac:	20000008 	.word	0x20000008
 8000db0:	20000028 	.word	0x20000028
 8000db4:	40010800 	.word	0x40010800
 8000db8:	20000038 	.word	0x20000038
 8000dbc:	200000ac 	.word	0x200000ac
 8000dc0:	20000048 	.word	0x20000048

08000dc4 <getButton2>:

void getButton2()
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
	int i = 1;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	607b      	str	r3, [r7, #4]
	keyReg0[i] = keyReg1[i];
 8000dce:	4a38      	ldr	r2, [pc, #224]	; (8000eb0 <getButton2+0xec>)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000dd6:	4937      	ldr	r1, [pc, #220]	; (8000eb4 <getButton2+0xf0>)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg1[i] = keyReg2[i];
 8000dde:	4a36      	ldr	r2, [pc, #216]	; (8000eb8 <getButton2+0xf4>)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000de6:	4932      	ldr	r1, [pc, #200]	; (8000eb0 <getButton2+0xec>)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg2[i] = HAL_GPIO_ReadPin(button2_GPIO_Port, button2_Pin);
 8000dee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000df2:	4832      	ldr	r0, [pc, #200]	; (8000ebc <getButton2+0xf8>)
 8000df4:	f001 fe1e 	bl	8002a34 <HAL_GPIO_ReadPin>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	4a2e      	ldr	r2, [pc, #184]	; (8000eb8 <getButton2+0xf4>)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	if((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i]))
 8000e04:	4a2b      	ldr	r2, [pc, #172]	; (8000eb4 <getButton2+0xf0>)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e0c:	4928      	ldr	r1, [pc, #160]	; (8000eb0 <getButton2+0xec>)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e14:	429a      	cmp	r2, r3
 8000e16:	d147      	bne.n	8000ea8 <getButton2+0xe4>
 8000e18:	4a25      	ldr	r2, [pc, #148]	; (8000eb0 <getButton2+0xec>)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e20:	4925      	ldr	r1, [pc, #148]	; (8000eb8 <getButton2+0xf4>)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d13d      	bne.n	8000ea8 <getButton2+0xe4>
	{
		if(keyReg3[i] != keyReg2[i])
 8000e2c:	4a24      	ldr	r2, [pc, #144]	; (8000ec0 <getButton2+0xfc>)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e34:	4920      	ldr	r1, [pc, #128]	; (8000eb8 <getButton2+0xf4>)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e3c:	429a      	cmp	r2, r3
 8000e3e:	d016      	beq.n	8000e6e <getButton2+0xaa>
		{
			keyReg3[i] = keyReg2[i];
 8000e40:	4a1d      	ldr	r2, [pc, #116]	; (8000eb8 <getButton2+0xf4>)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000e48:	491d      	ldr	r1, [pc, #116]	; (8000ec0 <getButton2+0xfc>)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(keyReg2[i] == PRESSED_STATE)
 8000e50:	4a19      	ldr	r2, [pc, #100]	; (8000eb8 <getButton2+0xf4>)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d125      	bne.n	8000ea8 <getButton2+0xe4>
			{
				button2_flag = 1;
 8000e5c:	4b19      	ldr	r3, [pc, #100]	; (8000ec4 <getButton2+0x100>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	601a      	str	r2, [r3, #0]
				TimerForKeyPress[i] = 50;
 8000e62:	4a19      	ldr	r2, [pc, #100]	; (8000ec8 <getButton2+0x104>)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2132      	movs	r1, #50	; 0x32
 8000e68:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					TimerForKeyPress[i] = 50;
				}
			}
		}
	}
}
 8000e6c:	e01c      	b.n	8000ea8 <getButton2+0xe4>
			if(keyReg2[i] == PRESSED_STATE)
 8000e6e:	4a12      	ldr	r2, [pc, #72]	; (8000eb8 <getButton2+0xf4>)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d116      	bne.n	8000ea8 <getButton2+0xe4>
				TimerForKeyPress[i]--;
 8000e7a:	4a13      	ldr	r2, [pc, #76]	; (8000ec8 <getButton2+0x104>)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e82:	1e5a      	subs	r2, r3, #1
 8000e84:	4910      	ldr	r1, [pc, #64]	; (8000ec8 <getButton2+0x104>)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(TimerForKeyPress[i] == 0)
 8000e8c:	4a0e      	ldr	r2, [pc, #56]	; (8000ec8 <getButton2+0x104>)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d107      	bne.n	8000ea8 <getButton2+0xe4>
					button2_flag = 1;
 8000e98:	4b0a      	ldr	r3, [pc, #40]	; (8000ec4 <getButton2+0x100>)
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	601a      	str	r2, [r3, #0]
					TimerForKeyPress[i] = 50;
 8000e9e:	4a0a      	ldr	r2, [pc, #40]	; (8000ec8 <getButton2+0x104>)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2132      	movs	r1, #50	; 0x32
 8000ea4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000ea8:	bf00      	nop
 8000eaa:	3708      	adds	r7, #8
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	20000018 	.word	0x20000018
 8000eb4:	20000008 	.word	0x20000008
 8000eb8:	20000028 	.word	0x20000028
 8000ebc:	40010800 	.word	0x40010800
 8000ec0:	20000038 	.word	0x20000038
 8000ec4:	200000b0 	.word	0x200000b0
 8000ec8:	20000048 	.word	0x20000048

08000ecc <getButton3>:

void getButton3()
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
	int i = 2;
 8000ed2:	2302      	movs	r3, #2
 8000ed4:	607b      	str	r3, [r7, #4]
	keyReg0[i] = keyReg1[i];
 8000ed6:	4a38      	ldr	r2, [pc, #224]	; (8000fb8 <getButton3+0xec>)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ede:	4937      	ldr	r1, [pc, #220]	; (8000fbc <getButton3+0xf0>)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg1[i] = keyReg2[i];
 8000ee6:	4a36      	ldr	r2, [pc, #216]	; (8000fc0 <getButton3+0xf4>)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000eee:	4932      	ldr	r1, [pc, #200]	; (8000fb8 <getButton3+0xec>)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg2[i] = HAL_GPIO_ReadPin(button3_GPIO_Port, button3_Pin);
 8000ef6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000efa:	4832      	ldr	r0, [pc, #200]	; (8000fc4 <getButton3+0xf8>)
 8000efc:	f001 fd9a 	bl	8002a34 <HAL_GPIO_ReadPin>
 8000f00:	4603      	mov	r3, r0
 8000f02:	4619      	mov	r1, r3
 8000f04:	4a2e      	ldr	r2, [pc, #184]	; (8000fc0 <getButton3+0xf4>)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	if((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i]))
 8000f0c:	4a2b      	ldr	r2, [pc, #172]	; (8000fbc <getButton3+0xf0>)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f14:	4928      	ldr	r1, [pc, #160]	; (8000fb8 <getButton3+0xec>)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	d147      	bne.n	8000fb0 <getButton3+0xe4>
 8000f20:	4a25      	ldr	r2, [pc, #148]	; (8000fb8 <getButton3+0xec>)
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f28:	4925      	ldr	r1, [pc, #148]	; (8000fc0 <getButton3+0xf4>)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d13d      	bne.n	8000fb0 <getButton3+0xe4>
	{
		if(keyReg3[i] != keyReg2[i])
 8000f34:	4a24      	ldr	r2, [pc, #144]	; (8000fc8 <getButton3+0xfc>)
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f3c:	4920      	ldr	r1, [pc, #128]	; (8000fc0 <getButton3+0xf4>)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d016      	beq.n	8000f76 <getButton3+0xaa>
		{
			keyReg3[i] = keyReg2[i];
 8000f48:	4a1d      	ldr	r2, [pc, #116]	; (8000fc0 <getButton3+0xf4>)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f50:	491d      	ldr	r1, [pc, #116]	; (8000fc8 <getButton3+0xfc>)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(keyReg2[i] == PRESSED_STATE)
 8000f58:	4a19      	ldr	r2, [pc, #100]	; (8000fc0 <getButton3+0xf4>)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d125      	bne.n	8000fb0 <getButton3+0xe4>
			{
				button3_flag = 1;
 8000f64:	4b19      	ldr	r3, [pc, #100]	; (8000fcc <getButton3+0x100>)
 8000f66:	2201      	movs	r2, #1
 8000f68:	601a      	str	r2, [r3, #0]
				TimerForKeyPress[i] = 50;
 8000f6a:	4a19      	ldr	r2, [pc, #100]	; (8000fd0 <getButton3+0x104>)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2132      	movs	r1, #50	; 0x32
 8000f70:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					TimerForKeyPress[i] = 50;
				}
			}
		}
	}
}
 8000f74:	e01c      	b.n	8000fb0 <getButton3+0xe4>
			if(keyReg2[i] == PRESSED_STATE)
 8000f76:	4a12      	ldr	r2, [pc, #72]	; (8000fc0 <getButton3+0xf4>)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d116      	bne.n	8000fb0 <getButton3+0xe4>
				TimerForKeyPress[i]--;
 8000f82:	4a13      	ldr	r2, [pc, #76]	; (8000fd0 <getButton3+0x104>)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f8a:	1e5a      	subs	r2, r3, #1
 8000f8c:	4910      	ldr	r1, [pc, #64]	; (8000fd0 <getButton3+0x104>)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(TimerForKeyPress[i] == 0)
 8000f94:	4a0e      	ldr	r2, [pc, #56]	; (8000fd0 <getButton3+0x104>)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d107      	bne.n	8000fb0 <getButton3+0xe4>
					button3_flag = 1;
 8000fa0:	4b0a      	ldr	r3, [pc, #40]	; (8000fcc <getButton3+0x100>)
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	601a      	str	r2, [r3, #0]
					TimerForKeyPress[i] = 50;
 8000fa6:	4a0a      	ldr	r2, [pc, #40]	; (8000fd0 <getButton3+0x104>)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2132      	movs	r1, #50	; 0x32
 8000fac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000fb0:	bf00      	nop
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20000018 	.word	0x20000018
 8000fbc:	20000008 	.word	0x20000008
 8000fc0:	20000028 	.word	0x20000028
 8000fc4:	40010800 	.word	0x40010800
 8000fc8:	20000038 	.word	0x20000038
 8000fcc:	200000b4 	.word	0x200000b4
 8000fd0:	20000048 	.word	0x20000048

08000fd4 <getButton4>:

void getButton4()
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
	int i = 3;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	607b      	str	r3, [r7, #4]
	keyReg0[i] = keyReg1[i];
 8000fde:	4a39      	ldr	r2, [pc, #228]	; (80010c4 <getButton4+0xf0>)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000fe6:	4938      	ldr	r1, [pc, #224]	; (80010c8 <getButton4+0xf4>)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg1[i] = keyReg2[i];
 8000fee:	4a37      	ldr	r2, [pc, #220]	; (80010cc <getButton4+0xf8>)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000ff6:	4933      	ldr	r1, [pc, #204]	; (80010c4 <getButton4+0xf0>)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg2[i] = HAL_GPIO_ReadPin(button4_GPIO_Port, button4_Pin);
 8000ffe:	2101      	movs	r1, #1
 8001000:	4833      	ldr	r0, [pc, #204]	; (80010d0 <getButton4+0xfc>)
 8001002:	f001 fd17 	bl	8002a34 <HAL_GPIO_ReadPin>
 8001006:	4603      	mov	r3, r0
 8001008:	4619      	mov	r1, r3
 800100a:	4a30      	ldr	r2, [pc, #192]	; (80010cc <getButton4+0xf8>)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	if((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i]))
 8001012:	4a2d      	ldr	r2, [pc, #180]	; (80010c8 <getButton4+0xf4>)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800101a:	492a      	ldr	r1, [pc, #168]	; (80010c4 <getButton4+0xf0>)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001022:	429a      	cmp	r2, r3
 8001024:	d149      	bne.n	80010ba <getButton4+0xe6>
 8001026:	4a27      	ldr	r2, [pc, #156]	; (80010c4 <getButton4+0xf0>)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800102e:	4927      	ldr	r1, [pc, #156]	; (80010cc <getButton4+0xf8>)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001036:	429a      	cmp	r2, r3
 8001038:	d13f      	bne.n	80010ba <getButton4+0xe6>
	{
		if(keyReg3[i] != keyReg2[i])
 800103a:	4a26      	ldr	r2, [pc, #152]	; (80010d4 <getButton4+0x100>)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001042:	4922      	ldr	r1, [pc, #136]	; (80010cc <getButton4+0xf8>)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800104a:	429a      	cmp	r2, r3
 800104c:	d017      	beq.n	800107e <getButton4+0xaa>
		{
			keyReg3[i] = keyReg2[i];
 800104e:	4a1f      	ldr	r2, [pc, #124]	; (80010cc <getButton4+0xf8>)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001056:	491f      	ldr	r1, [pc, #124]	; (80010d4 <getButton4+0x100>)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(keyReg2[i] == PRESSED_STATE)
 800105e:	4a1b      	ldr	r2, [pc, #108]	; (80010cc <getButton4+0xf8>)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d127      	bne.n	80010ba <getButton4+0xe6>
			{
				button4_flag = 1;
 800106a:	4b1b      	ldr	r3, [pc, #108]	; (80010d8 <getButton4+0x104>)
 800106c:	2201      	movs	r2, #1
 800106e:	601a      	str	r2, [r3, #0]
				TimerForKeyPress[i] = 300;
 8001070:	4a1a      	ldr	r2, [pc, #104]	; (80010dc <getButton4+0x108>)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001078:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					TimerForKeyPress[i] = 300;
				}
			}
		}
	}
}
 800107c:	e01d      	b.n	80010ba <getButton4+0xe6>
			if(keyReg2[i] == PRESSED_STATE)
 800107e:	4a13      	ldr	r2, [pc, #76]	; (80010cc <getButton4+0xf8>)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d117      	bne.n	80010ba <getButton4+0xe6>
				TimerForKeyPress[i]--;
 800108a:	4a14      	ldr	r2, [pc, #80]	; (80010dc <getButton4+0x108>)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001092:	1e5a      	subs	r2, r3, #1
 8001094:	4911      	ldr	r1, [pc, #68]	; (80010dc <getButton4+0x108>)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(TimerForKeyPress[i] == 0)
 800109c:	4a0f      	ldr	r2, [pc, #60]	; (80010dc <getButton4+0x108>)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d108      	bne.n	80010ba <getButton4+0xe6>
					button4_flag = 1;
 80010a8:	4b0b      	ldr	r3, [pc, #44]	; (80010d8 <getButton4+0x104>)
 80010aa:	2201      	movs	r2, #1
 80010ac:	601a      	str	r2, [r3, #0]
					TimerForKeyPress[i] = 300;
 80010ae:	4a0b      	ldr	r2, [pc, #44]	; (80010dc <getButton4+0x108>)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80010b6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000018 	.word	0x20000018
 80010c8:	20000008 	.word	0x20000008
 80010cc:	20000028 	.word	0x20000028
 80010d0:	40010c00 	.word	0x40010c00
 80010d4:	20000038 	.word	0x20000038
 80010d8:	200000b8 	.word	0x200000b8
 80010dc:	20000048 	.word	0x20000048

080010e0 <fsm_automatic>:

int status_horizontal = INIT_AUTO;
int status_vertical = INIT_AUTO;

void fsm_automatic()
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
	fsm_auto_horizontal();
 80010e4:	f000 f804 	bl	80010f0 <fsm_auto_horizontal>

	fsm_auto_vertical();
 80010e8:	f000 f8c0 	bl	800126c <fsm_auto_vertical>
}
 80010ec:	bf00      	nop
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <fsm_auto_horizontal>:

void fsm_auto_horizontal()
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
	switch(status_horizontal)
 80010f6:	4b55      	ldr	r3, [pc, #340]	; (800124c <fsm_auto_horizontal+0x15c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2b03      	cmp	r3, #3
 80010fc:	f200 80a1 	bhi.w	8001242 <fsm_auto_horizontal+0x152>
 8001100:	a201      	add	r2, pc, #4	; (adr r2, 8001108 <fsm_auto_horizontal+0x18>)
 8001102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001106:	bf00      	nop
 8001108:	08001119 	.word	0x08001119
 800110c:	08001151 	.word	0x08001151
 8001110:	080011a1 	.word	0x080011a1
 8001114:	080011e9 	.word	0x080011e9
	{
	case INIT_AUTO:
	{
		for(int i = 0; i < 3; i++)
 8001118:	2300      	movs	r3, #0
 800111a:	607b      	str	r3, [r7, #4]
 800111c:	e00a      	b.n	8001134 <fsm_auto_horizontal+0x44>
		{
			temp_red_yellow_green_auto_time_horizontal[i] = red_yellow_green_auto_time_horizontal[i];
 800111e:	4a4c      	ldr	r2, [pc, #304]	; (8001250 <fsm_auto_horizontal+0x160>)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001126:	494b      	ldr	r1, [pc, #300]	; (8001254 <fsm_auto_horizontal+0x164>)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < 3; i++)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	3301      	adds	r3, #1
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	2b02      	cmp	r3, #2
 8001138:	ddf1      	ble.n	800111e <fsm_auto_horizontal+0x2e>
		}

		setTimer7SEGCountRedhorizontal(1000);
 800113a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800113e:	f000 ff29 	bl	8001f94 <setTimer7SEGCountRedhorizontal>
		EN_horizontal = 1;
 8001142:	4b45      	ldr	r3, [pc, #276]	; (8001258 <fsm_auto_horizontal+0x168>)
 8001144:	2201      	movs	r2, #1
 8001146:	601a      	str	r2, [r3, #0]
		status_horizontal = AUTO_RED;
 8001148:	4b40      	ldr	r3, [pc, #256]	; (800124c <fsm_auto_horizontal+0x15c>)
 800114a:	2201      	movs	r2, #1
 800114c:	601a      	str	r2, [r3, #0]
		break;
 800114e:	e078      	b.n	8001242 <fsm_auto_horizontal+0x152>
	}
	case AUTO_RED:
	{
		HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, GPIO_PIN_SET);
 8001150:	2201      	movs	r2, #1
 8001152:	2104      	movs	r1, #4
 8001154:	4841      	ldr	r0, [pc, #260]	; (800125c <fsm_auto_horizontal+0x16c>)
 8001156:	f001 fc84 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, GPIO_PIN_RESET);
 800115a:	2200      	movs	r2, #0
 800115c:	2108      	movs	r1, #8
 800115e:	483f      	ldr	r0, [pc, #252]	; (800125c <fsm_auto_horizontal+0x16c>)
 8001160:	f001 fc7f 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, GPIO_PIN_RESET);
 8001164:	2200      	movs	r2, #0
 8001166:	2110      	movs	r1, #16
 8001168:	483c      	ldr	r0, [pc, #240]	; (800125c <fsm_auto_horizontal+0x16c>)
 800116a:	f001 fc7a 	bl	8002a62 <HAL_GPIO_WritePin>

		if(timer7SEGCountRedhorizontal_flag == 1)
 800116e:	4b3c      	ldr	r3, [pc, #240]	; (8001260 <fsm_auto_horizontal+0x170>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	2b01      	cmp	r3, #1
 8001174:	d108      	bne.n	8001188 <fsm_auto_horizontal+0x98>
		{
			temp_red_yellow_green_auto_time_horizontal[0]--;
 8001176:	4b37      	ldr	r3, [pc, #220]	; (8001254 <fsm_auto_horizontal+0x164>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	3b01      	subs	r3, #1
 800117c:	4a35      	ldr	r2, [pc, #212]	; (8001254 <fsm_auto_horizontal+0x164>)
 800117e:	6013      	str	r3, [r2, #0]
			setTimer7SEGCountRedhorizontal(1000);
 8001180:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001184:	f000 ff06 	bl	8001f94 <setTimer7SEGCountRedhorizontal>
		}

		if(temp_red_yellow_green_auto_time_horizontal[0] == 0)
 8001188:	4b32      	ldr	r3, [pc, #200]	; (8001254 <fsm_auto_horizontal+0x164>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d153      	bne.n	8001238 <fsm_auto_horizontal+0x148>
		{
			setTimer7SEGCountGreenhorizontal(1000);
 8001190:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001194:	f000 ff32 	bl	8001ffc <setTimer7SEGCountGreenhorizontal>
			status_horizontal = AUTO_GREEN;
 8001198:	4b2c      	ldr	r3, [pc, #176]	; (800124c <fsm_auto_horizontal+0x15c>)
 800119a:	2203      	movs	r2, #3
 800119c:	601a      	str	r2, [r3, #0]
		}

		break;
 800119e:	e04b      	b.n	8001238 <fsm_auto_horizontal+0x148>
	}
	case AUTO_YELLOW:
	{
		HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, GPIO_PIN_RESET);
 80011a0:	2200      	movs	r2, #0
 80011a2:	2104      	movs	r1, #4
 80011a4:	482d      	ldr	r0, [pc, #180]	; (800125c <fsm_auto_horizontal+0x16c>)
 80011a6:	f001 fc5c 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, GPIO_PIN_SET);
 80011aa:	2201      	movs	r2, #1
 80011ac:	2108      	movs	r1, #8
 80011ae:	482b      	ldr	r0, [pc, #172]	; (800125c <fsm_auto_horizontal+0x16c>)
 80011b0:	f001 fc57 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, GPIO_PIN_RESET);
 80011b4:	2200      	movs	r2, #0
 80011b6:	2110      	movs	r1, #16
 80011b8:	4828      	ldr	r0, [pc, #160]	; (800125c <fsm_auto_horizontal+0x16c>)
 80011ba:	f001 fc52 	bl	8002a62 <HAL_GPIO_WritePin>

		if(timer7SEGCountYellowhorizontal_flag == 1)
 80011be:	4b29      	ldr	r3, [pc, #164]	; (8001264 <fsm_auto_horizontal+0x174>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	2b01      	cmp	r3, #1
 80011c4:	d108      	bne.n	80011d8 <fsm_auto_horizontal+0xe8>
		{
			temp_red_yellow_green_auto_time_horizontal[1]--;
 80011c6:	4b23      	ldr	r3, [pc, #140]	; (8001254 <fsm_auto_horizontal+0x164>)
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	3b01      	subs	r3, #1
 80011cc:	4a21      	ldr	r2, [pc, #132]	; (8001254 <fsm_auto_horizontal+0x164>)
 80011ce:	6053      	str	r3, [r2, #4]
			setTimer7SEGCountYellowhorizontal(1000);
 80011d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011d4:	f000 fef8 	bl	8001fc8 <setTimer7SEGCountYellowhorizontal>
		}

		if(temp_red_yellow_green_auto_time_horizontal[1] == 0)
 80011d8:	4b1e      	ldr	r3, [pc, #120]	; (8001254 <fsm_auto_horizontal+0x164>)
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d12d      	bne.n	800123c <fsm_auto_horizontal+0x14c>
		{
			status_horizontal = INIT_AUTO;
 80011e0:	4b1a      	ldr	r3, [pc, #104]	; (800124c <fsm_auto_horizontal+0x15c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
		}

		break;
 80011e6:	e029      	b.n	800123c <fsm_auto_horizontal+0x14c>
	}
	case AUTO_GREEN:
	{
		HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, GPIO_PIN_RESET);
 80011e8:	2200      	movs	r2, #0
 80011ea:	2104      	movs	r1, #4
 80011ec:	481b      	ldr	r0, [pc, #108]	; (800125c <fsm_auto_horizontal+0x16c>)
 80011ee:	f001 fc38 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, GPIO_PIN_RESET);
 80011f2:	2200      	movs	r2, #0
 80011f4:	2108      	movs	r1, #8
 80011f6:	4819      	ldr	r0, [pc, #100]	; (800125c <fsm_auto_horizontal+0x16c>)
 80011f8:	f001 fc33 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, GPIO_PIN_SET);
 80011fc:	2201      	movs	r2, #1
 80011fe:	2110      	movs	r1, #16
 8001200:	4816      	ldr	r0, [pc, #88]	; (800125c <fsm_auto_horizontal+0x16c>)
 8001202:	f001 fc2e 	bl	8002a62 <HAL_GPIO_WritePin>

		if(timer7SEGCountGreenhorizontal_flag == 1)
 8001206:	4b18      	ldr	r3, [pc, #96]	; (8001268 <fsm_auto_horizontal+0x178>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	2b01      	cmp	r3, #1
 800120c:	d108      	bne.n	8001220 <fsm_auto_horizontal+0x130>
		{
			temp_red_yellow_green_auto_time_horizontal[2]--;
 800120e:	4b11      	ldr	r3, [pc, #68]	; (8001254 <fsm_auto_horizontal+0x164>)
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	3b01      	subs	r3, #1
 8001214:	4a0f      	ldr	r2, [pc, #60]	; (8001254 <fsm_auto_horizontal+0x164>)
 8001216:	6093      	str	r3, [r2, #8]
			setTimer7SEGCountGreenhorizontal(1000);
 8001218:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800121c:	f000 feee 	bl	8001ffc <setTimer7SEGCountGreenhorizontal>
		}

		if(temp_red_yellow_green_auto_time_horizontal[2] == 0)
 8001220:	4b0c      	ldr	r3, [pc, #48]	; (8001254 <fsm_auto_horizontal+0x164>)
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d10b      	bne.n	8001240 <fsm_auto_horizontal+0x150>
		{
			setTimer7SEGCountYellowhorizontal(1000);
 8001228:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800122c:	f000 fecc 	bl	8001fc8 <setTimer7SEGCountYellowhorizontal>
			status_horizontal = AUTO_YELLOW;
 8001230:	4b06      	ldr	r3, [pc, #24]	; (800124c <fsm_auto_horizontal+0x15c>)
 8001232:	2202      	movs	r2, #2
 8001234:	601a      	str	r2, [r3, #0]
		}

		break;
 8001236:	e003      	b.n	8001240 <fsm_auto_horizontal+0x150>
		break;
 8001238:	bf00      	nop
 800123a:	e002      	b.n	8001242 <fsm_auto_horizontal+0x152>
		break;
 800123c:	bf00      	nop
 800123e:	e000      	b.n	8001242 <fsm_auto_horizontal+0x152>
		break;
 8001240:	bf00      	nop
	}
	}

}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	200000d4 	.word	0x200000d4
 8001250:	20000064 	.word	0x20000064
 8001254:	200000c8 	.word	0x200000c8
 8001258:	20000000 	.word	0x20000000
 800125c:	40010800 	.word	0x40010800
 8001260:	20000124 	.word	0x20000124
 8001264:	2000012c 	.word	0x2000012c
 8001268:	20000134 	.word	0x20000134

0800126c <fsm_auto_vertical>:

void fsm_auto_vertical()
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0

	switch(status_vertical)
 8001272:	4b59      	ldr	r3, [pc, #356]	; (80013d8 <fsm_auto_vertical+0x16c>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2b03      	cmp	r3, #3
 8001278:	f200 80aa 	bhi.w	80013d0 <fsm_auto_vertical+0x164>
 800127c:	a201      	add	r2, pc, #4	; (adr r2, 8001284 <fsm_auto_vertical+0x18>)
 800127e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001282:	bf00      	nop
 8001284:	08001295 	.word	0x08001295
 8001288:	080012cd 	.word	0x080012cd
 800128c:	0800131b 	.word	0x0800131b
 8001290:	08001371 	.word	0x08001371
	{
	case INIT_AUTO:
	{
		for(int i = 0; i < 3; i++)
 8001294:	2300      	movs	r3, #0
 8001296:	607b      	str	r3, [r7, #4]
 8001298:	e00a      	b.n	80012b0 <fsm_auto_vertical+0x44>
		{
			temp_red_yellow_green_auto_time_vertical[i] = red_yellow_green_auto_time_vertical[i];
 800129a:	4a50      	ldr	r2, [pc, #320]	; (80013dc <fsm_auto_vertical+0x170>)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012a2:	494f      	ldr	r1, [pc, #316]	; (80013e0 <fsm_auto_vertical+0x174>)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < 3; i++)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	3301      	adds	r3, #1
 80012ae:	607b      	str	r3, [r7, #4]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2b02      	cmp	r3, #2
 80012b4:	ddf1      	ble.n	800129a <fsm_auto_vertical+0x2e>
		}

		setTimer7SEGCountGreenvertical(1000);
 80012b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012ba:	f000 feed 	bl	8002098 <setTimer7SEGCountGreenvertical>
		EN_vertical = 1;
 80012be:	4b49      	ldr	r3, [pc, #292]	; (80013e4 <fsm_auto_vertical+0x178>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	601a      	str	r2, [r3, #0]
		status_vertical = AUTO_GREEN;
 80012c4:	4b44      	ldr	r3, [pc, #272]	; (80013d8 <fsm_auto_vertical+0x16c>)
 80012c6:	2203      	movs	r2, #3
 80012c8:	601a      	str	r2, [r3, #0]
		break;
 80012ca:	e081      	b.n	80013d0 <fsm_auto_vertical+0x164>
	}
	case AUTO_RED:
	{
		HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, GPIO_PIN_SET);
 80012cc:	2201      	movs	r2, #1
 80012ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012d2:	4845      	ldr	r0, [pc, #276]	; (80013e8 <fsm_auto_vertical+0x17c>)
 80012d4:	f001 fbc5 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, GPIO_PIN_RESET);
 80012d8:	2200      	movs	r2, #0
 80012da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012de:	4842      	ldr	r0, [pc, #264]	; (80013e8 <fsm_auto_vertical+0x17c>)
 80012e0:	f001 fbbf 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, GPIO_PIN_RESET);
 80012e4:	2200      	movs	r2, #0
 80012e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012ea:	483f      	ldr	r0, [pc, #252]	; (80013e8 <fsm_auto_vertical+0x17c>)
 80012ec:	f001 fbb9 	bl	8002a62 <HAL_GPIO_WritePin>

		if(timer7SEGCountRedvertical_flag == 1)
 80012f0:	4b3e      	ldr	r3, [pc, #248]	; (80013ec <fsm_auto_vertical+0x180>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d108      	bne.n	800130a <fsm_auto_vertical+0x9e>
		{
			temp_red_yellow_green_auto_time_vertical[0]--;
 80012f8:	4b39      	ldr	r3, [pc, #228]	; (80013e0 <fsm_auto_vertical+0x174>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	3b01      	subs	r3, #1
 80012fe:	4a38      	ldr	r2, [pc, #224]	; (80013e0 <fsm_auto_vertical+0x174>)
 8001300:	6013      	str	r3, [r2, #0]
			setTimer7SEGCountRedvertical(1000);
 8001302:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001306:	f000 fe93 	bl	8002030 <setTimer7SEGCountRedvertical>
		}

		if(temp_red_yellow_green_auto_time_vertical[0] == 0)
 800130a:	4b35      	ldr	r3, [pc, #212]	; (80013e0 <fsm_auto_vertical+0x174>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d159      	bne.n	80013c6 <fsm_auto_vertical+0x15a>
		{
			status_vertical = INIT_AUTO;
 8001312:	4b31      	ldr	r3, [pc, #196]	; (80013d8 <fsm_auto_vertical+0x16c>)
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
		}

		break;
 8001318:	e055      	b.n	80013c6 <fsm_auto_vertical+0x15a>
	}
	case AUTO_YELLOW:
	{
		HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, GPIO_PIN_RESET);
 800131a:	2200      	movs	r2, #0
 800131c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001320:	4831      	ldr	r0, [pc, #196]	; (80013e8 <fsm_auto_vertical+0x17c>)
 8001322:	f001 fb9e 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, GPIO_PIN_SET);
 8001326:	2201      	movs	r2, #1
 8001328:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800132c:	482e      	ldr	r0, [pc, #184]	; (80013e8 <fsm_auto_vertical+0x17c>)
 800132e:	f001 fb98 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, GPIO_PIN_RESET);
 8001332:	2200      	movs	r2, #0
 8001334:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001338:	482b      	ldr	r0, [pc, #172]	; (80013e8 <fsm_auto_vertical+0x17c>)
 800133a:	f001 fb92 	bl	8002a62 <HAL_GPIO_WritePin>

		if(timer7SEGCountYellowvertical_flag == 1)
 800133e:	4b2c      	ldr	r3, [pc, #176]	; (80013f0 <fsm_auto_vertical+0x184>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2b01      	cmp	r3, #1
 8001344:	d108      	bne.n	8001358 <fsm_auto_vertical+0xec>
		{
			temp_red_yellow_green_auto_time_vertical[1]--;
 8001346:	4b26      	ldr	r3, [pc, #152]	; (80013e0 <fsm_auto_vertical+0x174>)
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	3b01      	subs	r3, #1
 800134c:	4a24      	ldr	r2, [pc, #144]	; (80013e0 <fsm_auto_vertical+0x174>)
 800134e:	6053      	str	r3, [r2, #4]
			setTimer7SEGCountYellowvertical(1000);
 8001350:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001354:	f000 fe86 	bl	8002064 <setTimer7SEGCountYellowvertical>
		}

		if(temp_red_yellow_green_auto_time_vertical[1] == 0)
 8001358:	4b21      	ldr	r3, [pc, #132]	; (80013e0 <fsm_auto_vertical+0x174>)
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d134      	bne.n	80013ca <fsm_auto_vertical+0x15e>
		{
			setTimer7SEGCountRedvertical(1000);
 8001360:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001364:	f000 fe64 	bl	8002030 <setTimer7SEGCountRedvertical>
			status_vertical = AUTO_RED;
 8001368:	4b1b      	ldr	r3, [pc, #108]	; (80013d8 <fsm_auto_vertical+0x16c>)
 800136a:	2201      	movs	r2, #1
 800136c:	601a      	str	r2, [r3, #0]
		}

		break;
 800136e:	e02c      	b.n	80013ca <fsm_auto_vertical+0x15e>
	}
	case AUTO_GREEN:
	{
		HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, GPIO_PIN_RESET);
 8001370:	2200      	movs	r2, #0
 8001372:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001376:	481c      	ldr	r0, [pc, #112]	; (80013e8 <fsm_auto_vertical+0x17c>)
 8001378:	f001 fb73 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, GPIO_PIN_RESET);
 800137c:	2200      	movs	r2, #0
 800137e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001382:	4819      	ldr	r0, [pc, #100]	; (80013e8 <fsm_auto_vertical+0x17c>)
 8001384:	f001 fb6d 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, GPIO_PIN_SET);
 8001388:	2201      	movs	r2, #1
 800138a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800138e:	4816      	ldr	r0, [pc, #88]	; (80013e8 <fsm_auto_vertical+0x17c>)
 8001390:	f001 fb67 	bl	8002a62 <HAL_GPIO_WritePin>

		if(timer7SEGCountGreenvertical_flag == 1)
 8001394:	4b17      	ldr	r3, [pc, #92]	; (80013f4 <fsm_auto_vertical+0x188>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2b01      	cmp	r3, #1
 800139a:	d108      	bne.n	80013ae <fsm_auto_vertical+0x142>
		{
			temp_red_yellow_green_auto_time_vertical[2]--;
 800139c:	4b10      	ldr	r3, [pc, #64]	; (80013e0 <fsm_auto_vertical+0x174>)
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	3b01      	subs	r3, #1
 80013a2:	4a0f      	ldr	r2, [pc, #60]	; (80013e0 <fsm_auto_vertical+0x174>)
 80013a4:	6093      	str	r3, [r2, #8]
			setTimer7SEGCountGreenvertical(1000);
 80013a6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013aa:	f000 fe75 	bl	8002098 <setTimer7SEGCountGreenvertical>
		}

		if(temp_red_yellow_green_auto_time_vertical[2] == 0)
 80013ae:	4b0c      	ldr	r3, [pc, #48]	; (80013e0 <fsm_auto_vertical+0x174>)
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d10b      	bne.n	80013ce <fsm_auto_vertical+0x162>
		{
			setTimer7SEGCountYellowvertical(1000);
 80013b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013ba:	f000 fe53 	bl	8002064 <setTimer7SEGCountYellowvertical>
			status_vertical = AUTO_YELLOW;
 80013be:	4b06      	ldr	r3, [pc, #24]	; (80013d8 <fsm_auto_vertical+0x16c>)
 80013c0:	2202      	movs	r2, #2
 80013c2:	601a      	str	r2, [r3, #0]
		}

		break;
 80013c4:	e003      	b.n	80013ce <fsm_auto_vertical+0x162>
		break;
 80013c6:	bf00      	nop
 80013c8:	e002      	b.n	80013d0 <fsm_auto_vertical+0x164>
		break;
 80013ca:	bf00      	nop
 80013cc:	e000      	b.n	80013d0 <fsm_auto_vertical+0x164>
		break;
 80013ce:	bf00      	nop
	}
	}

}
 80013d0:	bf00      	nop
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	200000d8 	.word	0x200000d8
 80013dc:	20000058 	.word	0x20000058
 80013e0:	200000bc 	.word	0x200000bc
 80013e4:	20000004 	.word	0x20000004
 80013e8:	40010c00 	.word	0x40010c00
 80013ec:	2000013c 	.word	0x2000013c
 80013f0:	20000144 	.word	0x20000144
 80013f4:	2000014c 	.word	0x2000014c

080013f8 <fsm_setting>:
int check_button3_red = 0;
int check_button3_yellow = 0;
int check_button3_green = 0;

void fsm_setting()
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0

	switch(status_horizontal)
 80013fc:	4ba0      	ldr	r3, [pc, #640]	; (8001680 <fsm_setting+0x288>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b07      	cmp	r3, #7
 8001402:	f200 82cd 	bhi.w	80019a0 <fsm_setting+0x5a8>
 8001406:	a201      	add	r2, pc, #4	; (adr r2, 800140c <fsm_setting+0x14>)
 8001408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800140c:	0800142d 	.word	0x0800142d
 8001410:	08001447 	.word	0x08001447
 8001414:	08001461 	.word	0x08001461
 8001418:	0800147b 	.word	0x0800147b
 800141c:	080019a1 	.word	0x080019a1
 8001420:	08001495 	.word	0x08001495
 8001424:	0800154f 	.word	0x0800154f
 8001428:	080016a9 	.word	0x080016a9
	{
	case INIT_AUTO:
	{
		if(isButton1Pressed() == 1)
 800142c:	f7ff fbfc 	bl	8000c28 <isButton1Pressed>
 8001430:	4603      	mov	r3, r0
 8001432:	2b01      	cmp	r3, #1
 8001434:	f040 82a7 	bne.w	8001986 <fsm_setting+0x58e>
		{
			status_horizontal = INIT_MANUAL;
 8001438:	4b91      	ldr	r3, [pc, #580]	; (8001680 <fsm_setting+0x288>)
 800143a:	2204      	movs	r2, #4
 800143c:	601a      	str	r2, [r3, #0]
			status_vertical = INIT_MANUAL;
 800143e:	4b91      	ldr	r3, [pc, #580]	; (8001684 <fsm_setting+0x28c>)
 8001440:	2204      	movs	r2, #4
 8001442:	601a      	str	r2, [r3, #0]
		}
		break;
 8001444:	e29f      	b.n	8001986 <fsm_setting+0x58e>
	}
	case AUTO_RED:
	{
		if(isButton1Pressed() == 1)
 8001446:	f7ff fbef 	bl	8000c28 <isButton1Pressed>
 800144a:	4603      	mov	r3, r0
 800144c:	2b01      	cmp	r3, #1
 800144e:	f040 829c 	bne.w	800198a <fsm_setting+0x592>
		{
			status_horizontal = INIT_MANUAL;
 8001452:	4b8b      	ldr	r3, [pc, #556]	; (8001680 <fsm_setting+0x288>)
 8001454:	2204      	movs	r2, #4
 8001456:	601a      	str	r2, [r3, #0]
			status_vertical = INIT_MANUAL;
 8001458:	4b8a      	ldr	r3, [pc, #552]	; (8001684 <fsm_setting+0x28c>)
 800145a:	2204      	movs	r2, #4
 800145c:	601a      	str	r2, [r3, #0]
		}
		break;
 800145e:	e294      	b.n	800198a <fsm_setting+0x592>
	}
	case AUTO_YELLOW:
	{
		if(isButton1Pressed() == 1)
 8001460:	f7ff fbe2 	bl	8000c28 <isButton1Pressed>
 8001464:	4603      	mov	r3, r0
 8001466:	2b01      	cmp	r3, #1
 8001468:	f040 8291 	bne.w	800198e <fsm_setting+0x596>
		{
			status_horizontal = INIT_MANUAL;
 800146c:	4b84      	ldr	r3, [pc, #528]	; (8001680 <fsm_setting+0x288>)
 800146e:	2204      	movs	r2, #4
 8001470:	601a      	str	r2, [r3, #0]
			status_vertical = INIT_MANUAL;
 8001472:	4b84      	ldr	r3, [pc, #528]	; (8001684 <fsm_setting+0x28c>)
 8001474:	2204      	movs	r2, #4
 8001476:	601a      	str	r2, [r3, #0]
		}
		break;
 8001478:	e289      	b.n	800198e <fsm_setting+0x596>
	}
	case AUTO_GREEN:
	{
		if(isButton1Pressed() == 1)
 800147a:	f7ff fbd5 	bl	8000c28 <isButton1Pressed>
 800147e:	4603      	mov	r3, r0
 8001480:	2b01      	cmp	r3, #1
 8001482:	f040 8286 	bne.w	8001992 <fsm_setting+0x59a>
		{
			status_horizontal = INIT_MANUAL;
 8001486:	4b7e      	ldr	r3, [pc, #504]	; (8001680 <fsm_setting+0x288>)
 8001488:	2204      	movs	r2, #4
 800148a:	601a      	str	r2, [r3, #0]
			status_vertical = INIT_MANUAL;
 800148c:	4b7d      	ldr	r3, [pc, #500]	; (8001684 <fsm_setting+0x28c>)
 800148e:	2204      	movs	r2, #4
 8001490:	601a      	str	r2, [r3, #0]
		}
		break;
 8001492:	e27e      	b.n	8001992 <fsm_setting+0x59a>
	}
	case MANUAL_RED:
	{
		if(isButton1Pressed() == 1)
 8001494:	f7ff fbc8 	bl	8000c28 <isButton1Pressed>
 8001498:	4603      	mov	r3, r0
 800149a:	2b01      	cmp	r3, #1
 800149c:	d10d      	bne.n	80014ba <fsm_setting+0xc2>
		{
			status_horizontal = MANUAL_YELLOW;
 800149e:	4b78      	ldr	r3, [pc, #480]	; (8001680 <fsm_setting+0x288>)
 80014a0:	2206      	movs	r2, #6
 80014a2:	601a      	str	r2, [r3, #0]
			status_vertical = MANUAL_YELLOW;
 80014a4:	4b77      	ldr	r3, [pc, #476]	; (8001684 <fsm_setting+0x28c>)
 80014a6:	2206      	movs	r2, #6
 80014a8:	601a      	str	r2, [r3, #0]
			setTimerAuto(10000);
 80014aa:	f242 7010 	movw	r0, #10000	; 0x2710
 80014ae:	f000 fe0d 	bl	80020cc <setTimerAuto>
			setTimerBlinking(500);
 80014b2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014b6:	f000 fe23 	bl	8002100 <setTimerBlinking>
		}

		if(isButton2Pressed() == 1)
 80014ba:	f7ff fbc7 	bl	8000c4c <isButton2Pressed>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d117      	bne.n	80014f4 <fsm_setting+0xfc>
		{
			check_button2_red = 1;
 80014c4:	4b70      	ldr	r3, [pc, #448]	; (8001688 <fsm_setting+0x290>)
 80014c6:	2201      	movs	r2, #1
 80014c8:	601a      	str	r2, [r3, #0]

			if(red_yellow_green_manual_time[0] <= 99 && red_yellow_green_manual_time[0] >= 1)
 80014ca:	4b70      	ldr	r3, [pc, #448]	; (800168c <fsm_setting+0x294>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	2b63      	cmp	r3, #99	; 0x63
 80014d0:	dc09      	bgt.n	80014e6 <fsm_setting+0xee>
 80014d2:	4b6e      	ldr	r3, [pc, #440]	; (800168c <fsm_setting+0x294>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	dd05      	ble.n	80014e6 <fsm_setting+0xee>
			{
				red_yellow_green_manual_time[0]++;
 80014da:	4b6c      	ldr	r3, [pc, #432]	; (800168c <fsm_setting+0x294>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	3301      	adds	r3, #1
 80014e0:	4a6a      	ldr	r2, [pc, #424]	; (800168c <fsm_setting+0x294>)
 80014e2:	6013      	str	r3, [r2, #0]
 80014e4:	e002      	b.n	80014ec <fsm_setting+0xf4>
			}
			else
			{
				red_yellow_green_manual_time[0] = 1;
 80014e6:	4b69      	ldr	r3, [pc, #420]	; (800168c <fsm_setting+0x294>)
 80014e8:	2201      	movs	r2, #1
 80014ea:	601a      	str	r2, [r3, #0]
			}
			setTimerAuto(10000);
 80014ec:	f242 7010 	movw	r0, #10000	; 0x2710
 80014f0:	f000 fdec 	bl	80020cc <setTimerAuto>
		}

		if(isButton3Pressed() == 1)
 80014f4:	f7ff fbbc 	bl	8000c70 <isButton3Pressed>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d117      	bne.n	800152e <fsm_setting+0x136>
		{
			check_button3_red = 1;
 80014fe:	4b64      	ldr	r3, [pc, #400]	; (8001690 <fsm_setting+0x298>)
 8001500:	2201      	movs	r2, #1
 8001502:	601a      	str	r2, [r3, #0]

			if(red_yellow_green_manual_time[0] <= 99 && red_yellow_green_manual_time[0] >= 1)
 8001504:	4b61      	ldr	r3, [pc, #388]	; (800168c <fsm_setting+0x294>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	2b63      	cmp	r3, #99	; 0x63
 800150a:	dc09      	bgt.n	8001520 <fsm_setting+0x128>
 800150c:	4b5f      	ldr	r3, [pc, #380]	; (800168c <fsm_setting+0x294>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	2b00      	cmp	r3, #0
 8001512:	dd05      	ble.n	8001520 <fsm_setting+0x128>
			{
				red_yellow_green_manual_time[0]--;
 8001514:	4b5d      	ldr	r3, [pc, #372]	; (800168c <fsm_setting+0x294>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	3b01      	subs	r3, #1
 800151a:	4a5c      	ldr	r2, [pc, #368]	; (800168c <fsm_setting+0x294>)
 800151c:	6013      	str	r3, [r2, #0]
 800151e:	e002      	b.n	8001526 <fsm_setting+0x12e>
			}
			else
			{
				red_yellow_green_manual_time[0] = 1;
 8001520:	4b5a      	ldr	r3, [pc, #360]	; (800168c <fsm_setting+0x294>)
 8001522:	2201      	movs	r2, #1
 8001524:	601a      	str	r2, [r3, #0]
			}
			setTimerAuto(10000);
 8001526:	f242 7010 	movw	r0, #10000	; 0x2710
 800152a:	f000 fdcf 	bl	80020cc <setTimerAuto>
		}

		if(isButton4Pressed() == 1)
 800152e:	f7ff fbb1 	bl	8000c94 <isButton4Pressed>
 8001532:	4603      	mov	r3, r0
 8001534:	2b01      	cmp	r3, #1
 8001536:	f040 822e 	bne.w	8001996 <fsm_setting+0x59e>
		{
			status_horizontal = INIT_AUTO;
 800153a:	4b51      	ldr	r3, [pc, #324]	; (8001680 <fsm_setting+0x288>)
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
			status_vertical = INIT_AUTO;
 8001540:	4b50      	ldr	r3, [pc, #320]	; (8001684 <fsm_setting+0x28c>)
 8001542:	2200      	movs	r2, #0
 8001544:	601a      	str	r2, [r3, #0]
			timerAuto_flag = 0;
 8001546:	4b53      	ldr	r3, [pc, #332]	; (8001694 <fsm_setting+0x29c>)
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
		}
		break;
 800154c:	e223      	b.n	8001996 <fsm_setting+0x59e>
	}
	case MANUAL_YELLOW:
	{
		if(isButton1Pressed() == 1)
 800154e:	f7ff fb6b 	bl	8000c28 <isButton1Pressed>
 8001552:	4603      	mov	r3, r0
 8001554:	2b01      	cmp	r3, #1
 8001556:	d10d      	bne.n	8001574 <fsm_setting+0x17c>
		{
			status_horizontal = MANUAL_GREEN;
 8001558:	4b49      	ldr	r3, [pc, #292]	; (8001680 <fsm_setting+0x288>)
 800155a:	2207      	movs	r2, #7
 800155c:	601a      	str	r2, [r3, #0]
			status_vertical = MANUAL_GREEN;
 800155e:	4b49      	ldr	r3, [pc, #292]	; (8001684 <fsm_setting+0x28c>)
 8001560:	2207      	movs	r2, #7
 8001562:	601a      	str	r2, [r3, #0]
			setTimerAuto(10000);
 8001564:	f242 7010 	movw	r0, #10000	; 0x2710
 8001568:	f000 fdb0 	bl	80020cc <setTimerAuto>
			setTimerBlinking(500);
 800156c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001570:	f000 fdc6 	bl	8002100 <setTimerBlinking>
		}

		if(isButton2Pressed() == 1)
 8001574:	f7ff fb6a 	bl	8000c4c <isButton2Pressed>
 8001578:	4603      	mov	r3, r0
 800157a:	2b01      	cmp	r3, #1
 800157c:	d117      	bne.n	80015ae <fsm_setting+0x1b6>
		{
			check_button2_yellow = 1;
 800157e:	4b46      	ldr	r3, [pc, #280]	; (8001698 <fsm_setting+0x2a0>)
 8001580:	2201      	movs	r2, #1
 8001582:	601a      	str	r2, [r3, #0]

			if(red_yellow_green_manual_time[1] <= 99 && red_yellow_green_manual_time[1] >= 1)
 8001584:	4b41      	ldr	r3, [pc, #260]	; (800168c <fsm_setting+0x294>)
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	2b63      	cmp	r3, #99	; 0x63
 800158a:	dc09      	bgt.n	80015a0 <fsm_setting+0x1a8>
 800158c:	4b3f      	ldr	r3, [pc, #252]	; (800168c <fsm_setting+0x294>)
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	2b00      	cmp	r3, #0
 8001592:	dd05      	ble.n	80015a0 <fsm_setting+0x1a8>
			{
				red_yellow_green_manual_time[1]++;
 8001594:	4b3d      	ldr	r3, [pc, #244]	; (800168c <fsm_setting+0x294>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	3301      	adds	r3, #1
 800159a:	4a3c      	ldr	r2, [pc, #240]	; (800168c <fsm_setting+0x294>)
 800159c:	6053      	str	r3, [r2, #4]
 800159e:	e002      	b.n	80015a6 <fsm_setting+0x1ae>
			}
			else
			{
				red_yellow_green_manual_time[1] = 1;
 80015a0:	4b3a      	ldr	r3, [pc, #232]	; (800168c <fsm_setting+0x294>)
 80015a2:	2201      	movs	r2, #1
 80015a4:	605a      	str	r2, [r3, #4]
			}
			setTimerAuto(10000);
 80015a6:	f242 7010 	movw	r0, #10000	; 0x2710
 80015aa:	f000 fd8f 	bl	80020cc <setTimerAuto>
		}

		if(isButton3Pressed() == 1)
 80015ae:	f7ff fb5f 	bl	8000c70 <isButton3Pressed>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d117      	bne.n	80015e8 <fsm_setting+0x1f0>
		{
			check_button3_yellow = 1;
 80015b8:	4b38      	ldr	r3, [pc, #224]	; (800169c <fsm_setting+0x2a4>)
 80015ba:	2201      	movs	r2, #1
 80015bc:	601a      	str	r2, [r3, #0]

			if(red_yellow_green_manual_time[1] <= 99 && red_yellow_green_manual_time[1] >= 1)
 80015be:	4b33      	ldr	r3, [pc, #204]	; (800168c <fsm_setting+0x294>)
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	2b63      	cmp	r3, #99	; 0x63
 80015c4:	dc09      	bgt.n	80015da <fsm_setting+0x1e2>
 80015c6:	4b31      	ldr	r3, [pc, #196]	; (800168c <fsm_setting+0x294>)
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	dd05      	ble.n	80015da <fsm_setting+0x1e2>
			{
				red_yellow_green_manual_time[1]--;
 80015ce:	4b2f      	ldr	r3, [pc, #188]	; (800168c <fsm_setting+0x294>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	3b01      	subs	r3, #1
 80015d4:	4a2d      	ldr	r2, [pc, #180]	; (800168c <fsm_setting+0x294>)
 80015d6:	6053      	str	r3, [r2, #4]
 80015d8:	e002      	b.n	80015e0 <fsm_setting+0x1e8>
			}
			else
			{
				red_yellow_green_manual_time[1] = 1;
 80015da:	4b2c      	ldr	r3, [pc, #176]	; (800168c <fsm_setting+0x294>)
 80015dc:	2201      	movs	r2, #1
 80015de:	605a      	str	r2, [r3, #4]
			}
			setTimerAuto(10000);
 80015e0:	f242 7010 	movw	r0, #10000	; 0x2710
 80015e4:	f000 fd72 	bl	80020cc <setTimerAuto>
		}

		if(isButton4Pressed() == 1)
 80015e8:	f7ff fb54 	bl	8000c94 <isButton4Pressed>
 80015ec:	4603      	mov	r3, r0
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	f040 81d3 	bne.w	800199a <fsm_setting+0x5a2>
		{
			if((check_button2_red == 1 || check_button3_red == 1) && (check_button2_yellow == 1 || check_button3_yellow == 1))
 80015f4:	4b24      	ldr	r3, [pc, #144]	; (8001688 <fsm_setting+0x290>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d003      	beq.n	8001604 <fsm_setting+0x20c>
 80015fc:	4b24      	ldr	r3, [pc, #144]	; (8001690 <fsm_setting+0x298>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	2b01      	cmp	r3, #1
 8001602:	d132      	bne.n	800166a <fsm_setting+0x272>
 8001604:	4b24      	ldr	r3, [pc, #144]	; (8001698 <fsm_setting+0x2a0>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d003      	beq.n	8001614 <fsm_setting+0x21c>
 800160c:	4b23      	ldr	r3, [pc, #140]	; (800169c <fsm_setting+0x2a4>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d12a      	bne.n	800166a <fsm_setting+0x272>
			{
				red_yellow_green_manual_time[2] = red_yellow_green_manual_time[0] - red_yellow_green_manual_time[1];
 8001614:	4b1d      	ldr	r3, [pc, #116]	; (800168c <fsm_setting+0x294>)
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	4b1c      	ldr	r3, [pc, #112]	; (800168c <fsm_setting+0x294>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	4a1b      	ldr	r2, [pc, #108]	; (800168c <fsm_setting+0x294>)
 8001620:	6093      	str	r3, [r2, #8]

				if(red_yellow_green_manual_time[1] < red_yellow_green_manual_time[2]
 8001622:	4b1a      	ldr	r3, [pc, #104]	; (800168c <fsm_setting+0x294>)
 8001624:	685a      	ldr	r2, [r3, #4]
 8001626:	4b19      	ldr	r3, [pc, #100]	; (800168c <fsm_setting+0x294>)
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	429a      	cmp	r2, r3
 800162c:	da1d      	bge.n	800166a <fsm_setting+0x272>
				&& red_yellow_green_manual_time[1] < red_yellow_green_manual_time[0])
 800162e:	4b17      	ldr	r3, [pc, #92]	; (800168c <fsm_setting+0x294>)
 8001630:	685a      	ldr	r2, [r3, #4]
 8001632:	4b16      	ldr	r3, [pc, #88]	; (800168c <fsm_setting+0x294>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	429a      	cmp	r2, r3
 8001638:	da17      	bge.n	800166a <fsm_setting+0x272>
				{
					red_yellow_green_auto_time_horizontal[0] = red_yellow_green_manual_time[0];
 800163a:	4b14      	ldr	r3, [pc, #80]	; (800168c <fsm_setting+0x294>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a18      	ldr	r2, [pc, #96]	; (80016a0 <fsm_setting+0x2a8>)
 8001640:	6013      	str	r3, [r2, #0]
					red_yellow_green_auto_time_vertical[0] = red_yellow_green_manual_time[0];
 8001642:	4b12      	ldr	r3, [pc, #72]	; (800168c <fsm_setting+0x294>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a17      	ldr	r2, [pc, #92]	; (80016a4 <fsm_setting+0x2ac>)
 8001648:	6013      	str	r3, [r2, #0]

					red_yellow_green_auto_time_horizontal[1] = red_yellow_green_manual_time[1];
 800164a:	4b10      	ldr	r3, [pc, #64]	; (800168c <fsm_setting+0x294>)
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	4a14      	ldr	r2, [pc, #80]	; (80016a0 <fsm_setting+0x2a8>)
 8001650:	6053      	str	r3, [r2, #4]
					red_yellow_green_auto_time_vertical[1] = red_yellow_green_manual_time[1];
 8001652:	4b0e      	ldr	r3, [pc, #56]	; (800168c <fsm_setting+0x294>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	4a13      	ldr	r2, [pc, #76]	; (80016a4 <fsm_setting+0x2ac>)
 8001658:	6053      	str	r3, [r2, #4]

					red_yellow_green_auto_time_horizontal[2] = red_yellow_green_manual_time[2];
 800165a:	4b0c      	ldr	r3, [pc, #48]	; (800168c <fsm_setting+0x294>)
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	4a10      	ldr	r2, [pc, #64]	; (80016a0 <fsm_setting+0x2a8>)
 8001660:	6093      	str	r3, [r2, #8]
					red_yellow_green_auto_time_vertical[2] = red_yellow_green_manual_time[2];
 8001662:	4b0a      	ldr	r3, [pc, #40]	; (800168c <fsm_setting+0x294>)
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	4a0f      	ldr	r2, [pc, #60]	; (80016a4 <fsm_setting+0x2ac>)
 8001668:	6093      	str	r3, [r2, #8]
				}

			}

			status_horizontal = INIT_AUTO;
 800166a:	4b05      	ldr	r3, [pc, #20]	; (8001680 <fsm_setting+0x288>)
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
			status_vertical = INIT_AUTO;
 8001670:	4b04      	ldr	r3, [pc, #16]	; (8001684 <fsm_setting+0x28c>)
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]
			timerAuto_flag = 0;
 8001676:	4b07      	ldr	r3, [pc, #28]	; (8001694 <fsm_setting+0x29c>)
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
		}
		break;
 800167c:	e18d      	b.n	800199a <fsm_setting+0x5a2>
 800167e:	bf00      	nop
 8001680:	200000d4 	.word	0x200000d4
 8001684:	200000d8 	.word	0x200000d8
 8001688:	200000f4 	.word	0x200000f4
 800168c:	200000dc 	.word	0x200000dc
 8001690:	20000100 	.word	0x20000100
 8001694:	20000154 	.word	0x20000154
 8001698:	200000f8 	.word	0x200000f8
 800169c:	20000104 	.word	0x20000104
 80016a0:	20000064 	.word	0x20000064
 80016a4:	20000058 	.word	0x20000058
	}
	case MANUAL_GREEN:
	{
		if(isButton1Pressed() == 1)
 80016a8:	f7ff fabe 	bl	8000c28 <isButton1Pressed>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d105      	bne.n	80016be <fsm_setting+0x2c6>
		{
			status_horizontal = INIT_AUTO;
 80016b2:	4b7f      	ldr	r3, [pc, #508]	; (80018b0 <fsm_setting+0x4b8>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
			status_vertical = INIT_AUTO;
 80016b8:	4b7e      	ldr	r3, [pc, #504]	; (80018b4 <fsm_setting+0x4bc>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
		}

		if(isButton2Pressed() == 1)
 80016be:	f7ff fac5 	bl	8000c4c <isButton2Pressed>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d117      	bne.n	80016f8 <fsm_setting+0x300>
		{
			check_button2_green = 1;
 80016c8:	4b7b      	ldr	r3, [pc, #492]	; (80018b8 <fsm_setting+0x4c0>)
 80016ca:	2201      	movs	r2, #1
 80016cc:	601a      	str	r2, [r3, #0]

			if(red_yellow_green_manual_time[2] <= 99 && red_yellow_green_manual_time[2] >= 1)
 80016ce:	4b7b      	ldr	r3, [pc, #492]	; (80018bc <fsm_setting+0x4c4>)
 80016d0:	689b      	ldr	r3, [r3, #8]
 80016d2:	2b63      	cmp	r3, #99	; 0x63
 80016d4:	dc09      	bgt.n	80016ea <fsm_setting+0x2f2>
 80016d6:	4b79      	ldr	r3, [pc, #484]	; (80018bc <fsm_setting+0x4c4>)
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	dd05      	ble.n	80016ea <fsm_setting+0x2f2>
			{
				red_yellow_green_manual_time[2]++;
 80016de:	4b77      	ldr	r3, [pc, #476]	; (80018bc <fsm_setting+0x4c4>)
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	3301      	adds	r3, #1
 80016e4:	4a75      	ldr	r2, [pc, #468]	; (80018bc <fsm_setting+0x4c4>)
 80016e6:	6093      	str	r3, [r2, #8]
 80016e8:	e002      	b.n	80016f0 <fsm_setting+0x2f8>
			}
			else
			{
				red_yellow_green_manual_time[2] = 1;
 80016ea:	4b74      	ldr	r3, [pc, #464]	; (80018bc <fsm_setting+0x4c4>)
 80016ec:	2201      	movs	r2, #1
 80016ee:	609a      	str	r2, [r3, #8]
			}
			setTimerAuto(10000);
 80016f0:	f242 7010 	movw	r0, #10000	; 0x2710
 80016f4:	f000 fcea 	bl	80020cc <setTimerAuto>
		}

		if(isButton3Pressed() == 1)
 80016f8:	f7ff faba 	bl	8000c70 <isButton3Pressed>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d117      	bne.n	8001732 <fsm_setting+0x33a>
		{
			check_button3_green = 1;
 8001702:	4b6f      	ldr	r3, [pc, #444]	; (80018c0 <fsm_setting+0x4c8>)
 8001704:	2201      	movs	r2, #1
 8001706:	601a      	str	r2, [r3, #0]

			if(red_yellow_green_manual_time[2] <= 99 && red_yellow_green_manual_time[2] >= 1)
 8001708:	4b6c      	ldr	r3, [pc, #432]	; (80018bc <fsm_setting+0x4c4>)
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	2b63      	cmp	r3, #99	; 0x63
 800170e:	dc09      	bgt.n	8001724 <fsm_setting+0x32c>
 8001710:	4b6a      	ldr	r3, [pc, #424]	; (80018bc <fsm_setting+0x4c4>)
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	2b00      	cmp	r3, #0
 8001716:	dd05      	ble.n	8001724 <fsm_setting+0x32c>
			{
				red_yellow_green_manual_time[2]--;
 8001718:	4b68      	ldr	r3, [pc, #416]	; (80018bc <fsm_setting+0x4c4>)
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	3b01      	subs	r3, #1
 800171e:	4a67      	ldr	r2, [pc, #412]	; (80018bc <fsm_setting+0x4c4>)
 8001720:	6093      	str	r3, [r2, #8]
 8001722:	e002      	b.n	800172a <fsm_setting+0x332>
			}
			else
			{
				red_yellow_green_manual_time[2] = 1;
 8001724:	4b65      	ldr	r3, [pc, #404]	; (80018bc <fsm_setting+0x4c4>)
 8001726:	2201      	movs	r2, #1
 8001728:	609a      	str	r2, [r3, #8]
			}
			setTimerAuto(10000);
 800172a:	f242 7010 	movw	r0, #10000	; 0x2710
 800172e:	f000 fccd 	bl	80020cc <setTimerAuto>
		}

		if(isButton4Pressed() == 1)
 8001732:	f7ff faaf 	bl	8000c94 <isButton4Pressed>
 8001736:	4603      	mov	r3, r0
 8001738:	2b01      	cmp	r3, #1
 800173a:	f040 8130 	bne.w	800199e <fsm_setting+0x5a6>
		{
			if((check_button2_red == 1 || check_button3_red == 1) && (check_button2_yellow == 1 || check_button3_yellow == 1))
 800173e:	4b61      	ldr	r3, [pc, #388]	; (80018c4 <fsm_setting+0x4cc>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	2b01      	cmp	r3, #1
 8001744:	d003      	beq.n	800174e <fsm_setting+0x356>
 8001746:	4b60      	ldr	r3, [pc, #384]	; (80018c8 <fsm_setting+0x4d0>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2b01      	cmp	r3, #1
 800174c:	d135      	bne.n	80017ba <fsm_setting+0x3c2>
 800174e:	4b5f      	ldr	r3, [pc, #380]	; (80018cc <fsm_setting+0x4d4>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2b01      	cmp	r3, #1
 8001754:	d003      	beq.n	800175e <fsm_setting+0x366>
 8001756:	4b5e      	ldr	r3, [pc, #376]	; (80018d0 <fsm_setting+0x4d8>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d12d      	bne.n	80017ba <fsm_setting+0x3c2>
			{
				red_yellow_green_manual_time[2] = red_yellow_green_manual_time[0] - red_yellow_green_manual_time[1];
 800175e:	4b57      	ldr	r3, [pc, #348]	; (80018bc <fsm_setting+0x4c4>)
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	4b56      	ldr	r3, [pc, #344]	; (80018bc <fsm_setting+0x4c4>)
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	4a54      	ldr	r2, [pc, #336]	; (80018bc <fsm_setting+0x4c4>)
 800176a:	6093      	str	r3, [r2, #8]

				if(red_yellow_green_manual_time[1] < red_yellow_green_manual_time[2]
 800176c:	4b53      	ldr	r3, [pc, #332]	; (80018bc <fsm_setting+0x4c4>)
 800176e:	685a      	ldr	r2, [r3, #4]
 8001770:	4b52      	ldr	r3, [pc, #328]	; (80018bc <fsm_setting+0x4c4>)
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	429a      	cmp	r2, r3
 8001776:	f280 80f7 	bge.w	8001968 <fsm_setting+0x570>
				&& red_yellow_green_manual_time[1] < red_yellow_green_manual_time[0])
 800177a:	4b50      	ldr	r3, [pc, #320]	; (80018bc <fsm_setting+0x4c4>)
 800177c:	685a      	ldr	r2, [r3, #4]
 800177e:	4b4f      	ldr	r3, [pc, #316]	; (80018bc <fsm_setting+0x4c4>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	429a      	cmp	r2, r3
 8001784:	f280 80f0 	bge.w	8001968 <fsm_setting+0x570>
				{
					red_yellow_green_auto_time_horizontal[0] = red_yellow_green_manual_time[0];
 8001788:	4b4c      	ldr	r3, [pc, #304]	; (80018bc <fsm_setting+0x4c4>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a51      	ldr	r2, [pc, #324]	; (80018d4 <fsm_setting+0x4dc>)
 800178e:	6013      	str	r3, [r2, #0]
					red_yellow_green_auto_time_vertical[0] = red_yellow_green_manual_time[0];
 8001790:	4b4a      	ldr	r3, [pc, #296]	; (80018bc <fsm_setting+0x4c4>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a50      	ldr	r2, [pc, #320]	; (80018d8 <fsm_setting+0x4e0>)
 8001796:	6013      	str	r3, [r2, #0]

					red_yellow_green_auto_time_horizontal[1] = red_yellow_green_manual_time[1];
 8001798:	4b48      	ldr	r3, [pc, #288]	; (80018bc <fsm_setting+0x4c4>)
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	4a4d      	ldr	r2, [pc, #308]	; (80018d4 <fsm_setting+0x4dc>)
 800179e:	6053      	str	r3, [r2, #4]
					red_yellow_green_auto_time_vertical[1] = red_yellow_green_manual_time[1];
 80017a0:	4b46      	ldr	r3, [pc, #280]	; (80018bc <fsm_setting+0x4c4>)
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	4a4c      	ldr	r2, [pc, #304]	; (80018d8 <fsm_setting+0x4e0>)
 80017a6:	6053      	str	r3, [r2, #4]

					red_yellow_green_auto_time_horizontal[2] = red_yellow_green_manual_time[2];
 80017a8:	4b44      	ldr	r3, [pc, #272]	; (80018bc <fsm_setting+0x4c4>)
 80017aa:	689b      	ldr	r3, [r3, #8]
 80017ac:	4a49      	ldr	r2, [pc, #292]	; (80018d4 <fsm_setting+0x4dc>)
 80017ae:	6093      	str	r3, [r2, #8]
					red_yellow_green_auto_time_vertical[2] = red_yellow_green_manual_time[2];
 80017b0:	4b42      	ldr	r3, [pc, #264]	; (80018bc <fsm_setting+0x4c4>)
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	4a48      	ldr	r2, [pc, #288]	; (80018d8 <fsm_setting+0x4e0>)
 80017b6:	6093      	str	r3, [r2, #8]
				if(red_yellow_green_manual_time[1] < red_yellow_green_manual_time[2]
 80017b8:	e0d6      	b.n	8001968 <fsm_setting+0x570>
				}

			}
			else if((check_button2_red == 1 || check_button3_red == 1) && (check_button2_green == 1 || check_button3_green == 1))
 80017ba:	4b42      	ldr	r3, [pc, #264]	; (80018c4 <fsm_setting+0x4cc>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d003      	beq.n	80017ca <fsm_setting+0x3d2>
 80017c2:	4b41      	ldr	r3, [pc, #260]	; (80018c8 <fsm_setting+0x4d0>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d135      	bne.n	8001836 <fsm_setting+0x43e>
 80017ca:	4b3b      	ldr	r3, [pc, #236]	; (80018b8 <fsm_setting+0x4c0>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d003      	beq.n	80017da <fsm_setting+0x3e2>
 80017d2:	4b3b      	ldr	r3, [pc, #236]	; (80018c0 <fsm_setting+0x4c8>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d12d      	bne.n	8001836 <fsm_setting+0x43e>
			{
				red_yellow_green_manual_time[1] = red_yellow_green_manual_time[0] - red_yellow_green_manual_time[2];
 80017da:	4b38      	ldr	r3, [pc, #224]	; (80018bc <fsm_setting+0x4c4>)
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	4b37      	ldr	r3, [pc, #220]	; (80018bc <fsm_setting+0x4c4>)
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	4a35      	ldr	r2, [pc, #212]	; (80018bc <fsm_setting+0x4c4>)
 80017e6:	6053      	str	r3, [r2, #4]

				if(red_yellow_green_manual_time[1] < red_yellow_green_manual_time[2]
 80017e8:	4b34      	ldr	r3, [pc, #208]	; (80018bc <fsm_setting+0x4c4>)
 80017ea:	685a      	ldr	r2, [r3, #4]
 80017ec:	4b33      	ldr	r3, [pc, #204]	; (80018bc <fsm_setting+0x4c4>)
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	f280 80bb 	bge.w	800196c <fsm_setting+0x574>
				&& red_yellow_green_manual_time[1] < red_yellow_green_manual_time[0])
 80017f6:	4b31      	ldr	r3, [pc, #196]	; (80018bc <fsm_setting+0x4c4>)
 80017f8:	685a      	ldr	r2, [r3, #4]
 80017fa:	4b30      	ldr	r3, [pc, #192]	; (80018bc <fsm_setting+0x4c4>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	429a      	cmp	r2, r3
 8001800:	f280 80b4 	bge.w	800196c <fsm_setting+0x574>
				{
					red_yellow_green_auto_time_horizontal[0] = red_yellow_green_manual_time[0];
 8001804:	4b2d      	ldr	r3, [pc, #180]	; (80018bc <fsm_setting+0x4c4>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a32      	ldr	r2, [pc, #200]	; (80018d4 <fsm_setting+0x4dc>)
 800180a:	6013      	str	r3, [r2, #0]
					red_yellow_green_auto_time_vertical[0] = red_yellow_green_manual_time[0];
 800180c:	4b2b      	ldr	r3, [pc, #172]	; (80018bc <fsm_setting+0x4c4>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a31      	ldr	r2, [pc, #196]	; (80018d8 <fsm_setting+0x4e0>)
 8001812:	6013      	str	r3, [r2, #0]

					red_yellow_green_auto_time_horizontal[1] = red_yellow_green_manual_time[1];
 8001814:	4b29      	ldr	r3, [pc, #164]	; (80018bc <fsm_setting+0x4c4>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	4a2e      	ldr	r2, [pc, #184]	; (80018d4 <fsm_setting+0x4dc>)
 800181a:	6053      	str	r3, [r2, #4]
					red_yellow_green_auto_time_vertical[1] = red_yellow_green_manual_time[1];
 800181c:	4b27      	ldr	r3, [pc, #156]	; (80018bc <fsm_setting+0x4c4>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	4a2d      	ldr	r2, [pc, #180]	; (80018d8 <fsm_setting+0x4e0>)
 8001822:	6053      	str	r3, [r2, #4]

					red_yellow_green_auto_time_horizontal[2] = red_yellow_green_manual_time[2];
 8001824:	4b25      	ldr	r3, [pc, #148]	; (80018bc <fsm_setting+0x4c4>)
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	4a2a      	ldr	r2, [pc, #168]	; (80018d4 <fsm_setting+0x4dc>)
 800182a:	6093      	str	r3, [r2, #8]
					red_yellow_green_auto_time_vertical[2] = red_yellow_green_manual_time[2];
 800182c:	4b23      	ldr	r3, [pc, #140]	; (80018bc <fsm_setting+0x4c4>)
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	4a29      	ldr	r2, [pc, #164]	; (80018d8 <fsm_setting+0x4e0>)
 8001832:	6093      	str	r3, [r2, #8]
				if(red_yellow_green_manual_time[1] < red_yellow_green_manual_time[2]
 8001834:	e09a      	b.n	800196c <fsm_setting+0x574>
				}

			}
			else if((check_button2_yellow == 1 || check_button3_yellow == 1) && (check_button2_green == 1 || check_button3_green == 1))
 8001836:	4b25      	ldr	r3, [pc, #148]	; (80018cc <fsm_setting+0x4d4>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	2b01      	cmp	r3, #1
 800183c:	d003      	beq.n	8001846 <fsm_setting+0x44e>
 800183e:	4b24      	ldr	r3, [pc, #144]	; (80018d0 <fsm_setting+0x4d8>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	2b01      	cmp	r3, #1
 8001844:	d14a      	bne.n	80018dc <fsm_setting+0x4e4>
 8001846:	4b1c      	ldr	r3, [pc, #112]	; (80018b8 <fsm_setting+0x4c0>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2b01      	cmp	r3, #1
 800184c:	d003      	beq.n	8001856 <fsm_setting+0x45e>
 800184e:	4b1c      	ldr	r3, [pc, #112]	; (80018c0 <fsm_setting+0x4c8>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	2b01      	cmp	r3, #1
 8001854:	d142      	bne.n	80018dc <fsm_setting+0x4e4>
			{
				red_yellow_green_manual_time[0] = red_yellow_green_manual_time[1] + red_yellow_green_manual_time[2];
 8001856:	4b19      	ldr	r3, [pc, #100]	; (80018bc <fsm_setting+0x4c4>)
 8001858:	685a      	ldr	r2, [r3, #4]
 800185a:	4b18      	ldr	r3, [pc, #96]	; (80018bc <fsm_setting+0x4c4>)
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	4413      	add	r3, r2
 8001860:	4a16      	ldr	r2, [pc, #88]	; (80018bc <fsm_setting+0x4c4>)
 8001862:	6013      	str	r3, [r2, #0]

				if(red_yellow_green_manual_time[1] < red_yellow_green_manual_time[2]
 8001864:	4b15      	ldr	r3, [pc, #84]	; (80018bc <fsm_setting+0x4c4>)
 8001866:	685a      	ldr	r2, [r3, #4]
 8001868:	4b14      	ldr	r3, [pc, #80]	; (80018bc <fsm_setting+0x4c4>)
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	429a      	cmp	r2, r3
 800186e:	da7f      	bge.n	8001970 <fsm_setting+0x578>
				&& red_yellow_green_manual_time[1] < red_yellow_green_manual_time[0])
 8001870:	4b12      	ldr	r3, [pc, #72]	; (80018bc <fsm_setting+0x4c4>)
 8001872:	685a      	ldr	r2, [r3, #4]
 8001874:	4b11      	ldr	r3, [pc, #68]	; (80018bc <fsm_setting+0x4c4>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	429a      	cmp	r2, r3
 800187a:	da79      	bge.n	8001970 <fsm_setting+0x578>
				{
					red_yellow_green_auto_time_horizontal[0] = red_yellow_green_manual_time[0];
 800187c:	4b0f      	ldr	r3, [pc, #60]	; (80018bc <fsm_setting+0x4c4>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a14      	ldr	r2, [pc, #80]	; (80018d4 <fsm_setting+0x4dc>)
 8001882:	6013      	str	r3, [r2, #0]
					red_yellow_green_auto_time_vertical[0] = red_yellow_green_manual_time[0];
 8001884:	4b0d      	ldr	r3, [pc, #52]	; (80018bc <fsm_setting+0x4c4>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a13      	ldr	r2, [pc, #76]	; (80018d8 <fsm_setting+0x4e0>)
 800188a:	6013      	str	r3, [r2, #0]

					red_yellow_green_auto_time_horizontal[1] = red_yellow_green_manual_time[1];
 800188c:	4b0b      	ldr	r3, [pc, #44]	; (80018bc <fsm_setting+0x4c4>)
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	4a10      	ldr	r2, [pc, #64]	; (80018d4 <fsm_setting+0x4dc>)
 8001892:	6053      	str	r3, [r2, #4]
					red_yellow_green_auto_time_vertical[1] = red_yellow_green_manual_time[1];
 8001894:	4b09      	ldr	r3, [pc, #36]	; (80018bc <fsm_setting+0x4c4>)
 8001896:	685b      	ldr	r3, [r3, #4]
 8001898:	4a0f      	ldr	r2, [pc, #60]	; (80018d8 <fsm_setting+0x4e0>)
 800189a:	6053      	str	r3, [r2, #4]

					red_yellow_green_auto_time_horizontal[2] = red_yellow_green_manual_time[2];
 800189c:	4b07      	ldr	r3, [pc, #28]	; (80018bc <fsm_setting+0x4c4>)
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	4a0c      	ldr	r2, [pc, #48]	; (80018d4 <fsm_setting+0x4dc>)
 80018a2:	6093      	str	r3, [r2, #8]
					red_yellow_green_auto_time_vertical[2] = red_yellow_green_manual_time[2];
 80018a4:	4b05      	ldr	r3, [pc, #20]	; (80018bc <fsm_setting+0x4c4>)
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	4a0b      	ldr	r2, [pc, #44]	; (80018d8 <fsm_setting+0x4e0>)
 80018aa:	6093      	str	r3, [r2, #8]
				if(red_yellow_green_manual_time[1] < red_yellow_green_manual_time[2]
 80018ac:	e060      	b.n	8001970 <fsm_setting+0x578>
 80018ae:	bf00      	nop
 80018b0:	200000d4 	.word	0x200000d4
 80018b4:	200000d8 	.word	0x200000d8
 80018b8:	200000fc 	.word	0x200000fc
 80018bc:	200000dc 	.word	0x200000dc
 80018c0:	20000108 	.word	0x20000108
 80018c4:	200000f4 	.word	0x200000f4
 80018c8:	20000100 	.word	0x20000100
 80018cc:	200000f8 	.word	0x200000f8
 80018d0:	20000104 	.word	0x20000104
 80018d4:	20000064 	.word	0x20000064
 80018d8:	20000058 	.word	0x20000058
				}

			}
			else if((check_button2_red == 1 || check_button3_red == 1) && (check_button2_yellow == 1 || check_button3_yellow == 1) && (check_button2_green == 1 || check_button3_green == 1))
 80018dc:	4b31      	ldr	r3, [pc, #196]	; (80019a4 <fsm_setting+0x5ac>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d003      	beq.n	80018ec <fsm_setting+0x4f4>
 80018e4:	4b30      	ldr	r3, [pc, #192]	; (80019a8 <fsm_setting+0x5b0>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d142      	bne.n	8001972 <fsm_setting+0x57a>
 80018ec:	4b2f      	ldr	r3, [pc, #188]	; (80019ac <fsm_setting+0x5b4>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d003      	beq.n	80018fc <fsm_setting+0x504>
 80018f4:	4b2e      	ldr	r3, [pc, #184]	; (80019b0 <fsm_setting+0x5b8>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d13a      	bne.n	8001972 <fsm_setting+0x57a>
 80018fc:	4b2d      	ldr	r3, [pc, #180]	; (80019b4 <fsm_setting+0x5bc>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	2b01      	cmp	r3, #1
 8001902:	d003      	beq.n	800190c <fsm_setting+0x514>
 8001904:	4b2c      	ldr	r3, [pc, #176]	; (80019b8 <fsm_setting+0x5c0>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2b01      	cmp	r3, #1
 800190a:	d132      	bne.n	8001972 <fsm_setting+0x57a>
			{

				if(red_yellow_green_manual_time[1] < red_yellow_green_manual_time[2]
 800190c:	4b2b      	ldr	r3, [pc, #172]	; (80019bc <fsm_setting+0x5c4>)
 800190e:	685a      	ldr	r2, [r3, #4]
 8001910:	4b2a      	ldr	r3, [pc, #168]	; (80019bc <fsm_setting+0x5c4>)
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	429a      	cmp	r2, r3
 8001916:	da2c      	bge.n	8001972 <fsm_setting+0x57a>
				&& red_yellow_green_manual_time[1] < red_yellow_green_manual_time[0]
 8001918:	4b28      	ldr	r3, [pc, #160]	; (80019bc <fsm_setting+0x5c4>)
 800191a:	685a      	ldr	r2, [r3, #4]
 800191c:	4b27      	ldr	r3, [pc, #156]	; (80019bc <fsm_setting+0x5c4>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	429a      	cmp	r2, r3
 8001922:	da26      	bge.n	8001972 <fsm_setting+0x57a>
				&& red_yellow_green_manual_time[0] == red_yellow_green_manual_time[1] + red_yellow_green_manual_time[2])
 8001924:	4b25      	ldr	r3, [pc, #148]	; (80019bc <fsm_setting+0x5c4>)
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	4b24      	ldr	r3, [pc, #144]	; (80019bc <fsm_setting+0x5c4>)
 800192a:	6859      	ldr	r1, [r3, #4]
 800192c:	4b23      	ldr	r3, [pc, #140]	; (80019bc <fsm_setting+0x5c4>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	440b      	add	r3, r1
 8001932:	429a      	cmp	r2, r3
 8001934:	d11d      	bne.n	8001972 <fsm_setting+0x57a>
				{
					red_yellow_green_auto_time_horizontal[0] = red_yellow_green_manual_time[0];
 8001936:	4b21      	ldr	r3, [pc, #132]	; (80019bc <fsm_setting+0x5c4>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a21      	ldr	r2, [pc, #132]	; (80019c0 <fsm_setting+0x5c8>)
 800193c:	6013      	str	r3, [r2, #0]
					red_yellow_green_auto_time_vertical[0] = red_yellow_green_manual_time[0];
 800193e:	4b1f      	ldr	r3, [pc, #124]	; (80019bc <fsm_setting+0x5c4>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a20      	ldr	r2, [pc, #128]	; (80019c4 <fsm_setting+0x5cc>)
 8001944:	6013      	str	r3, [r2, #0]

					red_yellow_green_auto_time_horizontal[1] = red_yellow_green_manual_time[1];
 8001946:	4b1d      	ldr	r3, [pc, #116]	; (80019bc <fsm_setting+0x5c4>)
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	4a1d      	ldr	r2, [pc, #116]	; (80019c0 <fsm_setting+0x5c8>)
 800194c:	6053      	str	r3, [r2, #4]
					red_yellow_green_auto_time_vertical[1] = red_yellow_green_manual_time[1];
 800194e:	4b1b      	ldr	r3, [pc, #108]	; (80019bc <fsm_setting+0x5c4>)
 8001950:	685b      	ldr	r3, [r3, #4]
 8001952:	4a1c      	ldr	r2, [pc, #112]	; (80019c4 <fsm_setting+0x5cc>)
 8001954:	6053      	str	r3, [r2, #4]

					red_yellow_green_auto_time_horizontal[2] = red_yellow_green_manual_time[2];
 8001956:	4b19      	ldr	r3, [pc, #100]	; (80019bc <fsm_setting+0x5c4>)
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	4a19      	ldr	r2, [pc, #100]	; (80019c0 <fsm_setting+0x5c8>)
 800195c:	6093      	str	r3, [r2, #8]
					red_yellow_green_auto_time_vertical[2] = red_yellow_green_manual_time[2];
 800195e:	4b17      	ldr	r3, [pc, #92]	; (80019bc <fsm_setting+0x5c4>)
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	4a18      	ldr	r2, [pc, #96]	; (80019c4 <fsm_setting+0x5cc>)
 8001964:	6093      	str	r3, [r2, #8]
 8001966:	e004      	b.n	8001972 <fsm_setting+0x57a>
				if(red_yellow_green_manual_time[1] < red_yellow_green_manual_time[2]
 8001968:	bf00      	nop
 800196a:	e002      	b.n	8001972 <fsm_setting+0x57a>
				if(red_yellow_green_manual_time[1] < red_yellow_green_manual_time[2]
 800196c:	bf00      	nop
 800196e:	e000      	b.n	8001972 <fsm_setting+0x57a>
				if(red_yellow_green_manual_time[1] < red_yellow_green_manual_time[2]
 8001970:	bf00      	nop
				}

			}

			status_horizontal = INIT_AUTO;
 8001972:	4b15      	ldr	r3, [pc, #84]	; (80019c8 <fsm_setting+0x5d0>)
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
			status_vertical = INIT_AUTO;
 8001978:	4b14      	ldr	r3, [pc, #80]	; (80019cc <fsm_setting+0x5d4>)
 800197a:	2200      	movs	r2, #0
 800197c:	601a      	str	r2, [r3, #0]
			timerAuto_flag = 0;
 800197e:	4b14      	ldr	r3, [pc, #80]	; (80019d0 <fsm_setting+0x5d8>)
 8001980:	2200      	movs	r2, #0
 8001982:	601a      	str	r2, [r3, #0]
		}
		break;
 8001984:	e00b      	b.n	800199e <fsm_setting+0x5a6>
		break;
 8001986:	bf00      	nop
 8001988:	e00a      	b.n	80019a0 <fsm_setting+0x5a8>
		break;
 800198a:	bf00      	nop
 800198c:	e008      	b.n	80019a0 <fsm_setting+0x5a8>
		break;
 800198e:	bf00      	nop
 8001990:	e006      	b.n	80019a0 <fsm_setting+0x5a8>
		break;
 8001992:	bf00      	nop
 8001994:	e004      	b.n	80019a0 <fsm_setting+0x5a8>
		break;
 8001996:	bf00      	nop
 8001998:	e002      	b.n	80019a0 <fsm_setting+0x5a8>
		break;
 800199a:	bf00      	nop
 800199c:	e000      	b.n	80019a0 <fsm_setting+0x5a8>
		break;
 800199e:	bf00      	nop
	}
	}

}
 80019a0:	bf00      	nop
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	200000f4 	.word	0x200000f4
 80019a8:	20000100 	.word	0x20000100
 80019ac:	200000f8 	.word	0x200000f8
 80019b0:	20000104 	.word	0x20000104
 80019b4:	200000fc 	.word	0x200000fc
 80019b8:	20000108 	.word	0x20000108
 80019bc:	200000dc 	.word	0x200000dc
 80019c0:	20000064 	.word	0x20000064
 80019c4:	20000058 	.word	0x20000058
 80019c8:	200000d4 	.word	0x200000d4
 80019cc:	200000d8 	.word	0x200000d8
 80019d0:	20000154 	.word	0x20000154

080019d4 <fsm_manual>:

void fsm_manual()
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
	switch(status_horizontal)
 80019da:	4b92      	ldr	r3, [pc, #584]	; (8001c24 <fsm_manual+0x250>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	3b04      	subs	r3, #4
 80019e0:	2b03      	cmp	r3, #3
 80019e2:	f200 811b 	bhi.w	8001c1c <fsm_manual+0x248>
 80019e6:	a201      	add	r2, pc, #4	; (adr r2, 80019ec <fsm_manual+0x18>)
 80019e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ec:	080019fd 	.word	0x080019fd
 80019f0:	08001a79 	.word	0x08001a79
 80019f4:	08001b03 	.word	0x08001b03
 80019f8:	08001b8b 	.word	0x08001b8b
	{
	case INIT_MANUAL:
	{
		for(int i = 0; i < 3; i++)
 80019fc:	2300      	movs	r3, #0
 80019fe:	607b      	str	r3, [r7, #4]
 8001a00:	e00a      	b.n	8001a18 <fsm_manual+0x44>
		{
			red_yellow_green_manual_time[i] = red_yellow_green_auto_time_horizontal[i];
 8001a02:	4a89      	ldr	r2, [pc, #548]	; (8001c28 <fsm_manual+0x254>)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001a0a:	4988      	ldr	r1, [pc, #544]	; (8001c2c <fsm_manual+0x258>)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < 3; i++)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	3301      	adds	r3, #1
 8001a16:	607b      	str	r3, [r7, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	ddf1      	ble.n	8001a02 <fsm_manual+0x2e>
		}

		setTimerAuto(10000);
 8001a1e:	f242 7010 	movw	r0, #10000	; 0x2710
 8001a22:	f000 fb53 	bl	80020cc <setTimerAuto>
		setTimerBlinking(500);
 8001a26:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001a2a:	f000 fb69 	bl	8002100 <setTimerBlinking>

		check_button2_red = 0;
 8001a2e:	4b80      	ldr	r3, [pc, #512]	; (8001c30 <fsm_manual+0x25c>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
		check_button2_yellow = 0;
 8001a34:	4b7f      	ldr	r3, [pc, #508]	; (8001c34 <fsm_manual+0x260>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	601a      	str	r2, [r3, #0]
		check_button2_green = 0;
 8001a3a:	4b7f      	ldr	r3, [pc, #508]	; (8001c38 <fsm_manual+0x264>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]

		check_button3_red = 0;
 8001a40:	4b7e      	ldr	r3, [pc, #504]	; (8001c3c <fsm_manual+0x268>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
		check_button3_yellow = 0;
 8001a46:	4b7e      	ldr	r3, [pc, #504]	; (8001c40 <fsm_manual+0x26c>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
		check_button3_green = 0;
 8001a4c:	4b7d      	ldr	r3, [pc, #500]	; (8001c44 <fsm_manual+0x270>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]

		check_sync_red = 0;
 8001a52:	4b7d      	ldr	r3, [pc, #500]	; (8001c48 <fsm_manual+0x274>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
		check_sync_yellow = 0;
 8001a58:	4b7c      	ldr	r3, [pc, #496]	; (8001c4c <fsm_manual+0x278>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
		check_sync_green = 0;
 8001a5e:	4b7c      	ldr	r3, [pc, #496]	; (8001c50 <fsm_manual+0x27c>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]

		EN_horizontal = 1;
 8001a64:	4b7b      	ldr	r3, [pc, #492]	; (8001c54 <fsm_manual+0x280>)
 8001a66:	2201      	movs	r2, #1
 8001a68:	601a      	str	r2, [r3, #0]
		EN_vertical = 1;
 8001a6a:	4b7b      	ldr	r3, [pc, #492]	; (8001c58 <fsm_manual+0x284>)
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	601a      	str	r2, [r3, #0]
		status_horizontal = MANUAL_RED;
 8001a70:	4b6c      	ldr	r3, [pc, #432]	; (8001c24 <fsm_manual+0x250>)
 8001a72:	2205      	movs	r2, #5
 8001a74:	601a      	str	r2, [r3, #0]
		break;
 8001a76:	e0d1      	b.n	8001c1c <fsm_manual+0x248>
	}
	case MANUAL_RED:
	{

		if(check_sync_red == 0)
 8001a78:	4b73      	ldr	r3, [pc, #460]	; (8001c48 <fsm_manual+0x274>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d10d      	bne.n	8001a9c <fsm_manual+0xc8>
		{
			check_sync_red = 1;
 8001a80:	4b71      	ldr	r3, [pc, #452]	; (8001c48 <fsm_manual+0x274>)
 8001a82:	2201      	movs	r2, #1
 8001a84:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(yellow1_GPIO_Port, red1_Pin, GPIO_PIN_SET);
 8001a86:	2201      	movs	r2, #1
 8001a88:	2104      	movs	r1, #4
 8001a8a:	4874      	ldr	r0, [pc, #464]	; (8001c5c <fsm_manual+0x288>)
 8001a8c:	f000 ffe9 	bl	8002a62 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(yellow2_GPIO_Port, red2_Pin, GPIO_PIN_SET);
 8001a90:	2201      	movs	r2, #1
 8001a92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a96:	4872      	ldr	r0, [pc, #456]	; (8001c60 <fsm_manual+0x28c>)
 8001a98:	f000 ffe3 	bl	8002a62 <HAL_GPIO_WritePin>
		}

		if(timerBlinking_flag == 1)
 8001a9c:	4b71      	ldr	r3, [pc, #452]	; (8001c64 <fsm_manual+0x290>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d10c      	bne.n	8001abe <fsm_manual+0xea>
		{
			HAL_GPIO_TogglePin(red1_GPIO_Port, red1_Pin);
 8001aa4:	2104      	movs	r1, #4
 8001aa6:	486d      	ldr	r0, [pc, #436]	; (8001c5c <fsm_manual+0x288>)
 8001aa8:	f000 fff3 	bl	8002a92 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(red2_GPIO_Port, red2_Pin);
 8001aac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ab0:	486b      	ldr	r0, [pc, #428]	; (8001c60 <fsm_manual+0x28c>)
 8001ab2:	f000 ffee 	bl	8002a92 <HAL_GPIO_TogglePin>

			setTimerBlinking(500);
 8001ab6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001aba:	f000 fb21 	bl	8002100 <setTimerBlinking>
		}

		HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, GPIO_PIN_RESET);
 8001abe:	2200      	movs	r2, #0
 8001ac0:	2108      	movs	r1, #8
 8001ac2:	4866      	ldr	r0, [pc, #408]	; (8001c5c <fsm_manual+0x288>)
 8001ac4:	f000 ffcd 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, GPIO_PIN_RESET);
 8001ac8:	2200      	movs	r2, #0
 8001aca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001ace:	4864      	ldr	r0, [pc, #400]	; (8001c60 <fsm_manual+0x28c>)
 8001ad0:	f000 ffc7 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, GPIO_PIN_RESET);
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	2110      	movs	r1, #16
 8001ad8:	4860      	ldr	r0, [pc, #384]	; (8001c5c <fsm_manual+0x288>)
 8001ada:	f000 ffc2 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, GPIO_PIN_RESET);
 8001ade:	2200      	movs	r2, #0
 8001ae0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ae4:	485e      	ldr	r0, [pc, #376]	; (8001c60 <fsm_manual+0x28c>)
 8001ae6:	f000 ffbc 	bl	8002a62 <HAL_GPIO_WritePin>

		if(timerAuto_flag == 1)
 8001aea:	4b5f      	ldr	r3, [pc, #380]	; (8001c68 <fsm_manual+0x294>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	f040 808f 	bne.w	8001c12 <fsm_manual+0x23e>
		{
			status_horizontal = INIT_AUTO;
 8001af4:	4b4b      	ldr	r3, [pc, #300]	; (8001c24 <fsm_manual+0x250>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	601a      	str	r2, [r3, #0]
			status_vertical = INIT_AUTO;
 8001afa:	4b5c      	ldr	r3, [pc, #368]	; (8001c6c <fsm_manual+0x298>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
		}

		break;
 8001b00:	e087      	b.n	8001c12 <fsm_manual+0x23e>
	}
	case MANUAL_YELLOW:
	{

		if(check_sync_yellow == 0)
 8001b02:	4b52      	ldr	r3, [pc, #328]	; (8001c4c <fsm_manual+0x278>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d10d      	bne.n	8001b26 <fsm_manual+0x152>
		{
			check_sync_yellow = 1;
 8001b0a:	4b50      	ldr	r3, [pc, #320]	; (8001c4c <fsm_manual+0x278>)
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, GPIO_PIN_SET);
 8001b10:	2201      	movs	r2, #1
 8001b12:	2108      	movs	r1, #8
 8001b14:	4851      	ldr	r0, [pc, #324]	; (8001c5c <fsm_manual+0x288>)
 8001b16:	f000 ffa4 	bl	8002a62 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, GPIO_PIN_SET);
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b20:	484f      	ldr	r0, [pc, #316]	; (8001c60 <fsm_manual+0x28c>)
 8001b22:	f000 ff9e 	bl	8002a62 <HAL_GPIO_WritePin>
		}

		if(timerBlinking_flag == 1)
 8001b26:	4b4f      	ldr	r3, [pc, #316]	; (8001c64 <fsm_manual+0x290>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d10c      	bne.n	8001b48 <fsm_manual+0x174>
		{
			HAL_GPIO_TogglePin(yellow1_GPIO_Port, yellow1_Pin);
 8001b2e:	2108      	movs	r1, #8
 8001b30:	484a      	ldr	r0, [pc, #296]	; (8001c5c <fsm_manual+0x288>)
 8001b32:	f000 ffae 	bl	8002a92 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(yellow2_GPIO_Port, yellow2_Pin);
 8001b36:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b3a:	4849      	ldr	r0, [pc, #292]	; (8001c60 <fsm_manual+0x28c>)
 8001b3c:	f000 ffa9 	bl	8002a92 <HAL_GPIO_TogglePin>

			setTimerBlinking(500);
 8001b40:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b44:	f000 fadc 	bl	8002100 <setTimerBlinking>
		}

		HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, GPIO_PIN_RESET);
 8001b48:	2200      	movs	r2, #0
 8001b4a:	2104      	movs	r1, #4
 8001b4c:	4843      	ldr	r0, [pc, #268]	; (8001c5c <fsm_manual+0x288>)
 8001b4e:	f000 ff88 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, GPIO_PIN_RESET);
 8001b52:	2200      	movs	r2, #0
 8001b54:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b58:	4841      	ldr	r0, [pc, #260]	; (8001c60 <fsm_manual+0x28c>)
 8001b5a:	f000 ff82 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, GPIO_PIN_RESET);
 8001b5e:	2200      	movs	r2, #0
 8001b60:	2110      	movs	r1, #16
 8001b62:	483e      	ldr	r0, [pc, #248]	; (8001c5c <fsm_manual+0x288>)
 8001b64:	f000 ff7d 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, GPIO_PIN_RESET);
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b6e:	483c      	ldr	r0, [pc, #240]	; (8001c60 <fsm_manual+0x28c>)
 8001b70:	f000 ff77 	bl	8002a62 <HAL_GPIO_WritePin>

		if(timerAuto_flag == 1)
 8001b74:	4b3c      	ldr	r3, [pc, #240]	; (8001c68 <fsm_manual+0x294>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d14c      	bne.n	8001c16 <fsm_manual+0x242>
		{
			status_horizontal = INIT_AUTO;
 8001b7c:	4b29      	ldr	r3, [pc, #164]	; (8001c24 <fsm_manual+0x250>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	601a      	str	r2, [r3, #0]
			status_vertical = INIT_AUTO;
 8001b82:	4b3a      	ldr	r3, [pc, #232]	; (8001c6c <fsm_manual+0x298>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
		}

		break;
 8001b88:	e045      	b.n	8001c16 <fsm_manual+0x242>
	}
	case MANUAL_GREEN:
	{

		if(check_sync_green == 0)
 8001b8a:	4b31      	ldr	r3, [pc, #196]	; (8001c50 <fsm_manual+0x27c>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d10d      	bne.n	8001bae <fsm_manual+0x1da>
		{
			check_sync_green = 1;
 8001b92:	4b2f      	ldr	r3, [pc, #188]	; (8001c50 <fsm_manual+0x27c>)
 8001b94:	2201      	movs	r2, #1
 8001b96:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(green1_GPIO_Port, green1_Pin, GPIO_PIN_SET);
 8001b98:	2201      	movs	r2, #1
 8001b9a:	2110      	movs	r1, #16
 8001b9c:	482f      	ldr	r0, [pc, #188]	; (8001c5c <fsm_manual+0x288>)
 8001b9e:	f000 ff60 	bl	8002a62 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(green2_GPIO_Port, green2_Pin, GPIO_PIN_SET);
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ba8:	482d      	ldr	r0, [pc, #180]	; (8001c60 <fsm_manual+0x28c>)
 8001baa:	f000 ff5a 	bl	8002a62 <HAL_GPIO_WritePin>
		}

		if(timerBlinking_flag == 1)
 8001bae:	4b2d      	ldr	r3, [pc, #180]	; (8001c64 <fsm_manual+0x290>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d10c      	bne.n	8001bd0 <fsm_manual+0x1fc>
		{
			HAL_GPIO_TogglePin(green1_GPIO_Port, green1_Pin);
 8001bb6:	2110      	movs	r1, #16
 8001bb8:	4828      	ldr	r0, [pc, #160]	; (8001c5c <fsm_manual+0x288>)
 8001bba:	f000 ff6a 	bl	8002a92 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(green2_GPIO_Port, green2_Pin);
 8001bbe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bc2:	4827      	ldr	r0, [pc, #156]	; (8001c60 <fsm_manual+0x28c>)
 8001bc4:	f000 ff65 	bl	8002a92 <HAL_GPIO_TogglePin>

			setTimerBlinking(500);
 8001bc8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001bcc:	f000 fa98 	bl	8002100 <setTimerBlinking>
		}

		HAL_GPIO_WritePin(red1_GPIO_Port, red1_Pin, GPIO_PIN_RESET);
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	2104      	movs	r1, #4
 8001bd4:	4821      	ldr	r0, [pc, #132]	; (8001c5c <fsm_manual+0x288>)
 8001bd6:	f000 ff44 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(red2_GPIO_Port, red2_Pin, GPIO_PIN_RESET);
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001be0:	481f      	ldr	r0, [pc, #124]	; (8001c60 <fsm_manual+0x28c>)
 8001be2:	f000 ff3e 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow1_GPIO_Port, yellow1_Pin, GPIO_PIN_RESET);
 8001be6:	2200      	movs	r2, #0
 8001be8:	2108      	movs	r1, #8
 8001bea:	481c      	ldr	r0, [pc, #112]	; (8001c5c <fsm_manual+0x288>)
 8001bec:	f000 ff39 	bl	8002a62 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(yellow2_GPIO_Port, yellow2_Pin, GPIO_PIN_RESET);
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bf6:	481a      	ldr	r0, [pc, #104]	; (8001c60 <fsm_manual+0x28c>)
 8001bf8:	f000 ff33 	bl	8002a62 <HAL_GPIO_WritePin>

		if(timerAuto_flag == 1)
 8001bfc:	4b1a      	ldr	r3, [pc, #104]	; (8001c68 <fsm_manual+0x294>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d10a      	bne.n	8001c1a <fsm_manual+0x246>
		{
			status_horizontal = INIT_AUTO;
 8001c04:	4b07      	ldr	r3, [pc, #28]	; (8001c24 <fsm_manual+0x250>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	601a      	str	r2, [r3, #0]
			status_vertical = INIT_AUTO;
 8001c0a:	4b18      	ldr	r3, [pc, #96]	; (8001c6c <fsm_manual+0x298>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
		}

		break;
 8001c10:	e003      	b.n	8001c1a <fsm_manual+0x246>
		break;
 8001c12:	bf00      	nop
 8001c14:	e002      	b.n	8001c1c <fsm_manual+0x248>
		break;
 8001c16:	bf00      	nop
 8001c18:	e000      	b.n	8001c1c <fsm_manual+0x248>
		break;
 8001c1a:	bf00      	nop
	}

	}

}
 8001c1c:	bf00      	nop
 8001c1e:	3708      	adds	r7, #8
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	200000d4 	.word	0x200000d4
 8001c28:	20000064 	.word	0x20000064
 8001c2c:	200000dc 	.word	0x200000dc
 8001c30:	200000f4 	.word	0x200000f4
 8001c34:	200000f8 	.word	0x200000f8
 8001c38:	200000fc 	.word	0x200000fc
 8001c3c:	20000100 	.word	0x20000100
 8001c40:	20000104 	.word	0x20000104
 8001c44:	20000108 	.word	0x20000108
 8001c48:	200000e8 	.word	0x200000e8
 8001c4c:	200000ec 	.word	0x200000ec
 8001c50:	200000f0 	.word	0x200000f0
 8001c54:	20000000 	.word	0x20000000
 8001c58:	20000004 	.word	0x20000004
 8001c5c:	40010800 	.word	0x40010800
 8001c60:	40010c00 	.word	0x40010c00
 8001c64:	2000015c 	.word	0x2000015c
 8001c68:	20000154 	.word	0x20000154
 8001c6c:	200000d8 	.word	0x200000d8

08001c70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c74:	f000 fbf4 	bl	8002460 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c78:	f000 f82e 	bl	8001cd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c7c:	f000 f8b4 	bl	8001de8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001c80:	f000 f866 	bl	8001d50 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001c84:	4811      	ldr	r0, [pc, #68]	; (8001ccc <main+0x5c>)
 8001c86:	f001 fb49 	bl	800331c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setTimerTest(1000);
 8001c8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c8e:	f000 f933 	bl	8001ef8 <setTimerTest>
  setTimerENhorizontal(500);
 8001c92:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001c96:	f000 f949 	bl	8001f2c <setTimerENhorizontal>
  setTimerENvertical(500);
 8001c9a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001c9e:	f000 f95f 	bl	8001f60 <setTimerENvertical>

  while (1)
  {
	  if(timerTest_flag == 1)
 8001ca2:	4b0b      	ldr	r3, [pc, #44]	; (8001cd0 <main+0x60>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d107      	bne.n	8001cba <main+0x4a>
	  {
		  HAL_GPIO_TogglePin(test_GPIO_Port, test_Pin);
 8001caa:	2120      	movs	r1, #32
 8001cac:	4809      	ldr	r0, [pc, #36]	; (8001cd4 <main+0x64>)
 8001cae:	f000 fef0 	bl	8002a92 <HAL_GPIO_TogglePin>

		  setTimerTest(1000);
 8001cb2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001cb6:	f000 f91f 	bl	8001ef8 <setTimerTest>
	  }

	  fsm_setting();
 8001cba:	f7ff fb9d 	bl	80013f8 <fsm_setting>

	  display7SEGFinal();
 8001cbe:	f7fe fa45 	bl	800014c <display7SEGFinal>

	  fsm_manual();
 8001cc2:	f7ff fe87 	bl	80019d4 <fsm_manual>

	  fsm_automatic();
 8001cc6:	f7ff fa0b 	bl	80010e0 <fsm_automatic>
	  if(timerTest_flag == 1)
 8001cca:	e7ea      	b.n	8001ca2 <main+0x32>
 8001ccc:	20000164 	.word	0x20000164
 8001cd0:	2000010c 	.word	0x2000010c
 8001cd4:	40010800 	.word	0x40010800

08001cd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b090      	sub	sp, #64	; 0x40
 8001cdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cde:	f107 0318 	add.w	r3, r7, #24
 8001ce2:	2228      	movs	r2, #40	; 0x28
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f001 fec8 	bl	8003a7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cec:	1d3b      	adds	r3, r7, #4
 8001cee:	2200      	movs	r2, #0
 8001cf0:	601a      	str	r2, [r3, #0]
 8001cf2:	605a      	str	r2, [r3, #4]
 8001cf4:	609a      	str	r2, [r3, #8]
 8001cf6:	60da      	str	r2, [r3, #12]
 8001cf8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d02:	2310      	movs	r3, #16
 8001d04:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001d06:	2300      	movs	r3, #0
 8001d08:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d0a:	f107 0318 	add.w	r3, r7, #24
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f000 fed8 	bl	8002ac4 <HAL_RCC_OscConfig>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001d1a:	f000 f8e7 	bl	8001eec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d1e:	230f      	movs	r3, #15
 8001d20:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001d22:	2300      	movs	r3, #0
 8001d24:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d26:	2300      	movs	r3, #0
 8001d28:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001d32:	1d3b      	adds	r3, r7, #4
 8001d34:	2100      	movs	r1, #0
 8001d36:	4618      	mov	r0, r3
 8001d38:	f001 f944 	bl	8002fc4 <HAL_RCC_ClockConfig>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001d42:	f000 f8d3 	bl	8001eec <Error_Handler>
  }
}
 8001d46:	bf00      	nop
 8001d48:	3740      	adds	r7, #64	; 0x40
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
	...

08001d50 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b086      	sub	sp, #24
 8001d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d56:	f107 0308 	add.w	r3, r7, #8
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]
 8001d5e:	605a      	str	r2, [r3, #4]
 8001d60:	609a      	str	r2, [r3, #8]
 8001d62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d64:	463b      	mov	r3, r7
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
 8001d6a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d6c:	4b1d      	ldr	r3, [pc, #116]	; (8001de4 <MX_TIM2_Init+0x94>)
 8001d6e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d72:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001d74:	4b1b      	ldr	r3, [pc, #108]	; (8001de4 <MX_TIM2_Init+0x94>)
 8001d76:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001d7a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d7c:	4b19      	ldr	r3, [pc, #100]	; (8001de4 <MX_TIM2_Init+0x94>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8001d82:	4b18      	ldr	r3, [pc, #96]	; (8001de4 <MX_TIM2_Init+0x94>)
 8001d84:	2209      	movs	r2, #9
 8001d86:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d88:	4b16      	ldr	r3, [pc, #88]	; (8001de4 <MX_TIM2_Init+0x94>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d8e:	4b15      	ldr	r3, [pc, #84]	; (8001de4 <MX_TIM2_Init+0x94>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d94:	4813      	ldr	r0, [pc, #76]	; (8001de4 <MX_TIM2_Init+0x94>)
 8001d96:	f001 fa71 	bl	800327c <HAL_TIM_Base_Init>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001da0:	f000 f8a4 	bl	8001eec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001da4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001da8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001daa:	f107 0308 	add.w	r3, r7, #8
 8001dae:	4619      	mov	r1, r3
 8001db0:	480c      	ldr	r0, [pc, #48]	; (8001de4 <MX_TIM2_Init+0x94>)
 8001db2:	f001 fbef 	bl	8003594 <HAL_TIM_ConfigClockSource>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001dbc:	f000 f896 	bl	8001eec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001dc8:	463b      	mov	r3, r7
 8001dca:	4619      	mov	r1, r3
 8001dcc:	4805      	ldr	r0, [pc, #20]	; (8001de4 <MX_TIM2_Init+0x94>)
 8001dce:	f001 fdc7 	bl	8003960 <HAL_TIMEx_MasterConfigSynchronization>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001dd8:	f000 f888 	bl	8001eec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ddc:	bf00      	nop
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	20000164 	.word	0x20000164

08001de8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dee:	f107 0308 	add.w	r3, r7, #8
 8001df2:	2200      	movs	r2, #0
 8001df4:	601a      	str	r2, [r3, #0]
 8001df6:	605a      	str	r2, [r3, #4]
 8001df8:	609a      	str	r2, [r3, #8]
 8001dfa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dfc:	4b2f      	ldr	r3, [pc, #188]	; (8001ebc <MX_GPIO_Init+0xd4>)
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	4a2e      	ldr	r2, [pc, #184]	; (8001ebc <MX_GPIO_Init+0xd4>)
 8001e02:	f043 0304 	orr.w	r3, r3, #4
 8001e06:	6193      	str	r3, [r2, #24]
 8001e08:	4b2c      	ldr	r3, [pc, #176]	; (8001ebc <MX_GPIO_Init+0xd4>)
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	f003 0304 	and.w	r3, r3, #4
 8001e10:	607b      	str	r3, [r7, #4]
 8001e12:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e14:	4b29      	ldr	r3, [pc, #164]	; (8001ebc <MX_GPIO_Init+0xd4>)
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	4a28      	ldr	r2, [pc, #160]	; (8001ebc <MX_GPIO_Init+0xd4>)
 8001e1a:	f043 0308 	orr.w	r3, r3, #8
 8001e1e:	6193      	str	r3, [r2, #24]
 8001e20:	4b26      	ldr	r3, [pc, #152]	; (8001ebc <MX_GPIO_Init+0xd4>)
 8001e22:	699b      	ldr	r3, [r3, #24]
 8001e24:	f003 0308 	and.w	r3, r3, #8
 8001e28:	603b      	str	r3, [r7, #0]
 8001e2a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, red1_Pin|yellow1_Pin|green1_Pin|test_Pin
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	f641 71fc 	movw	r1, #8188	; 0x1ffc
 8001e32:	4823      	ldr	r0, [pc, #140]	; (8001ec0 <MX_GPIO_Init+0xd8>)
 8001e34:	f000 fe15 	bl	8002a62 <HAL_GPIO_WritePin>
                          |a1_Pin|b1_Pin|c1_Pin|d1_Pin
                          |e1_Pin|f1_Pin|g1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN0_Pin|EN1_Pin|e2_Pin|f2_Pin
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f64f 71f6 	movw	r1, #65526	; 0xfff6
 8001e3e:	4821      	ldr	r0, [pc, #132]	; (8001ec4 <MX_GPIO_Init+0xdc>)
 8001e40:	f000 fe0f 	bl	8002a62 <HAL_GPIO_WritePin>
                          |c2_Pin|d2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : red1_Pin yellow1_Pin green1_Pin test_Pin
                           a1_Pin b1_Pin c1_Pin d1_Pin
                           e1_Pin f1_Pin g1_Pin */
  GPIO_InitStruct.Pin = red1_Pin|yellow1_Pin|green1_Pin|test_Pin
 8001e44:	f641 73fc 	movw	r3, #8188	; 0x1ffc
 8001e48:	60bb      	str	r3, [r7, #8]
                          |a1_Pin|b1_Pin|c1_Pin|d1_Pin
                          |e1_Pin|f1_Pin|g1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e52:	2302      	movs	r3, #2
 8001e54:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e56:	f107 0308 	add.w	r3, r7, #8
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	4818      	ldr	r0, [pc, #96]	; (8001ec0 <MX_GPIO_Init+0xd8>)
 8001e5e:	f000 fc6f 	bl	8002740 <HAL_GPIO_Init>

  /*Configure GPIO pin : button4_Pin */
  GPIO_InitStruct.Pin = button4_Pin;
 8001e62:	2301      	movs	r3, #1
 8001e64:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e66:	2300      	movs	r3, #0
 8001e68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(button4_GPIO_Port, &GPIO_InitStruct);
 8001e6e:	f107 0308 	add.w	r3, r7, #8
 8001e72:	4619      	mov	r1, r3
 8001e74:	4813      	ldr	r0, [pc, #76]	; (8001ec4 <MX_GPIO_Init+0xdc>)
 8001e76:	f000 fc63 	bl	8002740 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN0_Pin EN1_Pin e2_Pin f2_Pin
                           g2_Pin red2_Pin yellow2_Pin green2_Pin
                           EN2_Pin EN3_Pin a2_Pin b2_Pin
                           c2_Pin d2_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|e2_Pin|f2_Pin
 8001e7a:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 8001e7e:	60bb      	str	r3, [r7, #8]
                          |g2_Pin|red2_Pin|yellow2_Pin|green2_Pin
                          |EN2_Pin|EN3_Pin|a2_Pin|b2_Pin
                          |c2_Pin|d2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e80:	2301      	movs	r3, #1
 8001e82:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e84:	2300      	movs	r3, #0
 8001e86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e8c:	f107 0308 	add.w	r3, r7, #8
 8001e90:	4619      	mov	r1, r3
 8001e92:	480c      	ldr	r0, [pc, #48]	; (8001ec4 <MX_GPIO_Init+0xdc>)
 8001e94:	f000 fc54 	bl	8002740 <HAL_GPIO_Init>

  /*Configure GPIO pins : button1_Pin button2_Pin button3_Pin */
  GPIO_InitStruct.Pin = button1_Pin|button2_Pin|button3_Pin;
 8001e98:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001e9c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea6:	f107 0308 	add.w	r3, r7, #8
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4804      	ldr	r0, [pc, #16]	; (8001ec0 <MX_GPIO_Init+0xd8>)
 8001eae:	f000 fc47 	bl	8002740 <HAL_GPIO_Init>

}
 8001eb2:	bf00      	nop
 8001eb4:	3718      	adds	r7, #24
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	40010800 	.word	0x40010800
 8001ec4:	40010c00 	.word	0x40010c00

08001ec8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
	timerRun();
 8001ed0:	f000 f930 	bl	8002134 <timerRun>
	getButton1();
 8001ed4:	f7fe fef0 	bl	8000cb8 <getButton1>
	getButton2();
 8001ed8:	f7fe ff74 	bl	8000dc4 <getButton2>
	getButton3();
 8001edc:	f7fe fff6 	bl	8000ecc <getButton3>
	getButton4();
 8001ee0:	f7ff f878 	bl	8000fd4 <getButton4>
}
 8001ee4:	bf00      	nop
 8001ee6:	3708      	adds	r7, #8
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}

08001eec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ef0:	b672      	cpsid	i
}
 8001ef2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ef4:	e7fe      	b.n	8001ef4 <Error_Handler+0x8>
	...

08001ef8 <setTimerTest>:
int timerBlinking_flag = 0;
int timerBlinking_counter = 0;


void setTimerTest(int duration)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
    timerTest_counter = duration / TIMER_CYCLE;
 8001f00:	4b07      	ldr	r3, [pc, #28]	; (8001f20 <setTimerTest+0x28>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	fb92 f3f3 	sdiv	r3, r2, r3
 8001f0a:	4a06      	ldr	r2, [pc, #24]	; (8001f24 <setTimerTest+0x2c>)
 8001f0c:	6013      	str	r3, [r2, #0]
    timerTest_flag = 0;
 8001f0e:	4b06      	ldr	r3, [pc, #24]	; (8001f28 <setTimerTest+0x30>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	601a      	str	r2, [r3, #0]
}
 8001f14:	bf00      	nop
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bc80      	pop	{r7}
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	20000070 	.word	0x20000070
 8001f24:	20000110 	.word	0x20000110
 8001f28:	2000010c 	.word	0x2000010c

08001f2c <setTimerENhorizontal>:

void setTimerENhorizontal(int duration)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
    timerENhorizontal_counter = duration / TIMER_CYCLE;
 8001f34:	4b07      	ldr	r3, [pc, #28]	; (8001f54 <setTimerENhorizontal+0x28>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	fb92 f3f3 	sdiv	r3, r2, r3
 8001f3e:	4a06      	ldr	r2, [pc, #24]	; (8001f58 <setTimerENhorizontal+0x2c>)
 8001f40:	6013      	str	r3, [r2, #0]
    timerENhorizontal_flag = 0;
 8001f42:	4b06      	ldr	r3, [pc, #24]	; (8001f5c <setTimerENhorizontal+0x30>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	601a      	str	r2, [r3, #0]
}
 8001f48:	bf00      	nop
 8001f4a:	370c      	adds	r7, #12
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bc80      	pop	{r7}
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	20000070 	.word	0x20000070
 8001f58:	20000118 	.word	0x20000118
 8001f5c:	20000114 	.word	0x20000114

08001f60 <setTimerENvertical>:

void setTimerENvertical(int duration)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
    timerENvertical_counter = duration / TIMER_CYCLE;
 8001f68:	4b07      	ldr	r3, [pc, #28]	; (8001f88 <setTimerENvertical+0x28>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001f72:	4a06      	ldr	r2, [pc, #24]	; (8001f8c <setTimerENvertical+0x2c>)
 8001f74:	6013      	str	r3, [r2, #0]
    timerENvertical_flag = 0;
 8001f76:	4b06      	ldr	r3, [pc, #24]	; (8001f90 <setTimerENvertical+0x30>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
}
 8001f7c:	bf00      	nop
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bc80      	pop	{r7}
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	20000070 	.word	0x20000070
 8001f8c:	20000120 	.word	0x20000120
 8001f90:	2000011c 	.word	0x2000011c

08001f94 <setTimer7SEGCountRedhorizontal>:


void setTimer7SEGCountRedhorizontal(int duration)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
    timer7SEGCountRedhorizontal_counter = duration / TIMER_CYCLE;
 8001f9c:	4b07      	ldr	r3, [pc, #28]	; (8001fbc <setTimer7SEGCountRedhorizontal+0x28>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	fb92 f3f3 	sdiv	r3, r2, r3
 8001fa6:	4a06      	ldr	r2, [pc, #24]	; (8001fc0 <setTimer7SEGCountRedhorizontal+0x2c>)
 8001fa8:	6013      	str	r3, [r2, #0]
    timer7SEGCountRedhorizontal_flag = 0;
 8001faa:	4b06      	ldr	r3, [pc, #24]	; (8001fc4 <setTimer7SEGCountRedhorizontal+0x30>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
}
 8001fb0:	bf00      	nop
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bc80      	pop	{r7}
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	20000070 	.word	0x20000070
 8001fc0:	20000128 	.word	0x20000128
 8001fc4:	20000124 	.word	0x20000124

08001fc8 <setTimer7SEGCountYellowhorizontal>:

void setTimer7SEGCountYellowhorizontal(int duration)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
    timer7SEGCountYellowhorizontal_counter = duration / TIMER_CYCLE;
 8001fd0:	4b07      	ldr	r3, [pc, #28]	; (8001ff0 <setTimer7SEGCountYellowhorizontal+0x28>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	fb92 f3f3 	sdiv	r3, r2, r3
 8001fda:	4a06      	ldr	r2, [pc, #24]	; (8001ff4 <setTimer7SEGCountYellowhorizontal+0x2c>)
 8001fdc:	6013      	str	r3, [r2, #0]
    timer7SEGCountYellowhorizontal_flag = 0;
 8001fde:	4b06      	ldr	r3, [pc, #24]	; (8001ff8 <setTimer7SEGCountYellowhorizontal+0x30>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	601a      	str	r2, [r3, #0]
}
 8001fe4:	bf00      	nop
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bc80      	pop	{r7}
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	20000070 	.word	0x20000070
 8001ff4:	20000130 	.word	0x20000130
 8001ff8:	2000012c 	.word	0x2000012c

08001ffc <setTimer7SEGCountGreenhorizontal>:

void setTimer7SEGCountGreenhorizontal(int duration)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
    timer7SEGCountGreenhorizontal_counter = duration / TIMER_CYCLE;
 8002004:	4b07      	ldr	r3, [pc, #28]	; (8002024 <setTimer7SEGCountGreenhorizontal+0x28>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	fb92 f3f3 	sdiv	r3, r2, r3
 800200e:	4a06      	ldr	r2, [pc, #24]	; (8002028 <setTimer7SEGCountGreenhorizontal+0x2c>)
 8002010:	6013      	str	r3, [r2, #0]
    timer7SEGCountGreenhorizontal_flag = 0;
 8002012:	4b06      	ldr	r3, [pc, #24]	; (800202c <setTimer7SEGCountGreenhorizontal+0x30>)
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
}
 8002018:	bf00      	nop
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	bc80      	pop	{r7}
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	20000070 	.word	0x20000070
 8002028:	20000138 	.word	0x20000138
 800202c:	20000134 	.word	0x20000134

08002030 <setTimer7SEGCountRedvertical>:


void setTimer7SEGCountRedvertical(int duration)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
    timer7SEGCountRedvertical_counter = duration / TIMER_CYCLE;
 8002038:	4b07      	ldr	r3, [pc, #28]	; (8002058 <setTimer7SEGCountRedvertical+0x28>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	fb92 f3f3 	sdiv	r3, r2, r3
 8002042:	4a06      	ldr	r2, [pc, #24]	; (800205c <setTimer7SEGCountRedvertical+0x2c>)
 8002044:	6013      	str	r3, [r2, #0]
    timer7SEGCountRedvertical_flag = 0;
 8002046:	4b06      	ldr	r3, [pc, #24]	; (8002060 <setTimer7SEGCountRedvertical+0x30>)
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]
}
 800204c:	bf00      	nop
 800204e:	370c      	adds	r7, #12
 8002050:	46bd      	mov	sp, r7
 8002052:	bc80      	pop	{r7}
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	20000070 	.word	0x20000070
 800205c:	20000140 	.word	0x20000140
 8002060:	2000013c 	.word	0x2000013c

08002064 <setTimer7SEGCountYellowvertical>:

void setTimer7SEGCountYellowvertical(int duration)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
    timer7SEGCountYellowvertical_counter = duration / TIMER_CYCLE;
 800206c:	4b07      	ldr	r3, [pc, #28]	; (800208c <setTimer7SEGCountYellowvertical+0x28>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	687a      	ldr	r2, [r7, #4]
 8002072:	fb92 f3f3 	sdiv	r3, r2, r3
 8002076:	4a06      	ldr	r2, [pc, #24]	; (8002090 <setTimer7SEGCountYellowvertical+0x2c>)
 8002078:	6013      	str	r3, [r2, #0]
    timer7SEGCountYellowvertical_flag = 0;
 800207a:	4b06      	ldr	r3, [pc, #24]	; (8002094 <setTimer7SEGCountYellowvertical+0x30>)
 800207c:	2200      	movs	r2, #0
 800207e:	601a      	str	r2, [r3, #0]
}
 8002080:	bf00      	nop
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	bc80      	pop	{r7}
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	20000070 	.word	0x20000070
 8002090:	20000148 	.word	0x20000148
 8002094:	20000144 	.word	0x20000144

08002098 <setTimer7SEGCountGreenvertical>:

void setTimer7SEGCountGreenvertical(int duration)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
    timer7SEGCountGreenvertical_counter = duration / TIMER_CYCLE;
 80020a0:	4b07      	ldr	r3, [pc, #28]	; (80020c0 <setTimer7SEGCountGreenvertical+0x28>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	fb92 f3f3 	sdiv	r3, r2, r3
 80020aa:	4a06      	ldr	r2, [pc, #24]	; (80020c4 <setTimer7SEGCountGreenvertical+0x2c>)
 80020ac:	6013      	str	r3, [r2, #0]
    timer7SEGCountGreenvertical_flag = 0;
 80020ae:	4b06      	ldr	r3, [pc, #24]	; (80020c8 <setTimer7SEGCountGreenvertical+0x30>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
}
 80020b4:	bf00      	nop
 80020b6:	370c      	adds	r7, #12
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bc80      	pop	{r7}
 80020bc:	4770      	bx	lr
 80020be:	bf00      	nop
 80020c0:	20000070 	.word	0x20000070
 80020c4:	20000150 	.word	0x20000150
 80020c8:	2000014c 	.word	0x2000014c

080020cc <setTimerAuto>:


void setTimerAuto(int duration)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
    timerAuto_counter = duration / TIMER_CYCLE;
 80020d4:	4b07      	ldr	r3, [pc, #28]	; (80020f4 <setTimerAuto+0x28>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	687a      	ldr	r2, [r7, #4]
 80020da:	fb92 f3f3 	sdiv	r3, r2, r3
 80020de:	4a06      	ldr	r2, [pc, #24]	; (80020f8 <setTimerAuto+0x2c>)
 80020e0:	6013      	str	r3, [r2, #0]
    timerAuto_flag = 0;
 80020e2:	4b06      	ldr	r3, [pc, #24]	; (80020fc <setTimerAuto+0x30>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
}
 80020e8:	bf00      	nop
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bc80      	pop	{r7}
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	20000070 	.word	0x20000070
 80020f8:	20000158 	.word	0x20000158
 80020fc:	20000154 	.word	0x20000154

08002100 <setTimerBlinking>:


void setTimerBlinking(int duration)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
	timerBlinking_counter = duration / TIMER_CYCLE;
 8002108:	4b07      	ldr	r3, [pc, #28]	; (8002128 <setTimerBlinking+0x28>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	fb92 f3f3 	sdiv	r3, r2, r3
 8002112:	4a06      	ldr	r2, [pc, #24]	; (800212c <setTimerBlinking+0x2c>)
 8002114:	6013      	str	r3, [r2, #0]
	timerBlinking_flag = 0;
 8002116:	4b06      	ldr	r3, [pc, #24]	; (8002130 <setTimerBlinking+0x30>)
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
}
 800211c:	bf00      	nop
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	bc80      	pop	{r7}
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	20000070 	.word	0x20000070
 800212c:	20000160 	.word	0x20000160
 8002130:	2000015c 	.word	0x2000015c

08002134 <timerRun>:


void timerRun()
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
    if (timerTest_counter > 0)
 8002138:	4b59      	ldr	r3, [pc, #356]	; (80022a0 <timerRun+0x16c>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2b00      	cmp	r3, #0
 800213e:	dd0b      	ble.n	8002158 <timerRun+0x24>
    {
        timerTest_counter--;
 8002140:	4b57      	ldr	r3, [pc, #348]	; (80022a0 <timerRun+0x16c>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	3b01      	subs	r3, #1
 8002146:	4a56      	ldr	r2, [pc, #344]	; (80022a0 <timerRun+0x16c>)
 8002148:	6013      	str	r3, [r2, #0]
        if (timerTest_counter <= 0)
 800214a:	4b55      	ldr	r3, [pc, #340]	; (80022a0 <timerRun+0x16c>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2b00      	cmp	r3, #0
 8002150:	dc02      	bgt.n	8002158 <timerRun+0x24>
        {
            timerTest_flag = 1;
 8002152:	4b54      	ldr	r3, [pc, #336]	; (80022a4 <timerRun+0x170>)
 8002154:	2201      	movs	r2, #1
 8002156:	601a      	str	r2, [r3, #0]
        }
    }


    if (timerENhorizontal_counter > 0)
 8002158:	4b53      	ldr	r3, [pc, #332]	; (80022a8 <timerRun+0x174>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2b00      	cmp	r3, #0
 800215e:	dd0b      	ble.n	8002178 <timerRun+0x44>
    {
        timerENhorizontal_counter--;
 8002160:	4b51      	ldr	r3, [pc, #324]	; (80022a8 <timerRun+0x174>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	3b01      	subs	r3, #1
 8002166:	4a50      	ldr	r2, [pc, #320]	; (80022a8 <timerRun+0x174>)
 8002168:	6013      	str	r3, [r2, #0]
        if (timerENhorizontal_counter <= 0)
 800216a:	4b4f      	ldr	r3, [pc, #316]	; (80022a8 <timerRun+0x174>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	2b00      	cmp	r3, #0
 8002170:	dc02      	bgt.n	8002178 <timerRun+0x44>
        {
            timerENhorizontal_flag = 1;
 8002172:	4b4e      	ldr	r3, [pc, #312]	; (80022ac <timerRun+0x178>)
 8002174:	2201      	movs	r2, #1
 8002176:	601a      	str	r2, [r3, #0]
        }
    }

    if (timerENvertical_counter > 0)
 8002178:	4b4d      	ldr	r3, [pc, #308]	; (80022b0 <timerRun+0x17c>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	2b00      	cmp	r3, #0
 800217e:	dd0b      	ble.n	8002198 <timerRun+0x64>
    {
        timerENvertical_counter--;
 8002180:	4b4b      	ldr	r3, [pc, #300]	; (80022b0 <timerRun+0x17c>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	3b01      	subs	r3, #1
 8002186:	4a4a      	ldr	r2, [pc, #296]	; (80022b0 <timerRun+0x17c>)
 8002188:	6013      	str	r3, [r2, #0]
        if (timerENvertical_counter <= 0)
 800218a:	4b49      	ldr	r3, [pc, #292]	; (80022b0 <timerRun+0x17c>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	2b00      	cmp	r3, #0
 8002190:	dc02      	bgt.n	8002198 <timerRun+0x64>
        {
            timerENvertical_flag = 1;
 8002192:	4b48      	ldr	r3, [pc, #288]	; (80022b4 <timerRun+0x180>)
 8002194:	2201      	movs	r2, #1
 8002196:	601a      	str	r2, [r3, #0]
        }
    }


    if (timer7SEGCountRedhorizontal_counter > 0)
 8002198:	4b47      	ldr	r3, [pc, #284]	; (80022b8 <timerRun+0x184>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	dd0b      	ble.n	80021b8 <timerRun+0x84>
    {
        timer7SEGCountRedhorizontal_counter--;
 80021a0:	4b45      	ldr	r3, [pc, #276]	; (80022b8 <timerRun+0x184>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	3b01      	subs	r3, #1
 80021a6:	4a44      	ldr	r2, [pc, #272]	; (80022b8 <timerRun+0x184>)
 80021a8:	6013      	str	r3, [r2, #0]
        if (timer7SEGCountRedhorizontal_counter <= 0)
 80021aa:	4b43      	ldr	r3, [pc, #268]	; (80022b8 <timerRun+0x184>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	dc02      	bgt.n	80021b8 <timerRun+0x84>
        {
            timer7SEGCountRedhorizontal_flag = 1;
 80021b2:	4b42      	ldr	r3, [pc, #264]	; (80022bc <timerRun+0x188>)
 80021b4:	2201      	movs	r2, #1
 80021b6:	601a      	str	r2, [r3, #0]
        }
    }

    if (timer7SEGCountYellowhorizontal_counter > 0)
 80021b8:	4b41      	ldr	r3, [pc, #260]	; (80022c0 <timerRun+0x18c>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	dd0b      	ble.n	80021d8 <timerRun+0xa4>
    {
        timer7SEGCountYellowhorizontal_counter--;
 80021c0:	4b3f      	ldr	r3, [pc, #252]	; (80022c0 <timerRun+0x18c>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	3b01      	subs	r3, #1
 80021c6:	4a3e      	ldr	r2, [pc, #248]	; (80022c0 <timerRun+0x18c>)
 80021c8:	6013      	str	r3, [r2, #0]
        if (timer7SEGCountYellowhorizontal_counter <= 0)
 80021ca:	4b3d      	ldr	r3, [pc, #244]	; (80022c0 <timerRun+0x18c>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	dc02      	bgt.n	80021d8 <timerRun+0xa4>
        {
            timer7SEGCountYellowhorizontal_flag = 1;
 80021d2:	4b3c      	ldr	r3, [pc, #240]	; (80022c4 <timerRun+0x190>)
 80021d4:	2201      	movs	r2, #1
 80021d6:	601a      	str	r2, [r3, #0]
        }
    }

    if (timer7SEGCountGreenhorizontal_counter > 0)
 80021d8:	4b3b      	ldr	r3, [pc, #236]	; (80022c8 <timerRun+0x194>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	dd0b      	ble.n	80021f8 <timerRun+0xc4>
    {
        timer7SEGCountGreenhorizontal_counter--;
 80021e0:	4b39      	ldr	r3, [pc, #228]	; (80022c8 <timerRun+0x194>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	3b01      	subs	r3, #1
 80021e6:	4a38      	ldr	r2, [pc, #224]	; (80022c8 <timerRun+0x194>)
 80021e8:	6013      	str	r3, [r2, #0]
        if (timer7SEGCountGreenhorizontal_counter <= 0)
 80021ea:	4b37      	ldr	r3, [pc, #220]	; (80022c8 <timerRun+0x194>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	dc02      	bgt.n	80021f8 <timerRun+0xc4>
        {
            timer7SEGCountGreenhorizontal_flag = 1;
 80021f2:	4b36      	ldr	r3, [pc, #216]	; (80022cc <timerRun+0x198>)
 80021f4:	2201      	movs	r2, #1
 80021f6:	601a      	str	r2, [r3, #0]
        }
    }


    if (timer7SEGCountRedvertical_counter > 0)
 80021f8:	4b35      	ldr	r3, [pc, #212]	; (80022d0 <timerRun+0x19c>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	dd0b      	ble.n	8002218 <timerRun+0xe4>
    {
        timer7SEGCountRedvertical_counter--;
 8002200:	4b33      	ldr	r3, [pc, #204]	; (80022d0 <timerRun+0x19c>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	3b01      	subs	r3, #1
 8002206:	4a32      	ldr	r2, [pc, #200]	; (80022d0 <timerRun+0x19c>)
 8002208:	6013      	str	r3, [r2, #0]
        if (timer7SEGCountRedvertical_counter <= 0)
 800220a:	4b31      	ldr	r3, [pc, #196]	; (80022d0 <timerRun+0x19c>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	2b00      	cmp	r3, #0
 8002210:	dc02      	bgt.n	8002218 <timerRun+0xe4>
        {
            timer7SEGCountRedvertical_flag = 1;
 8002212:	4b30      	ldr	r3, [pc, #192]	; (80022d4 <timerRun+0x1a0>)
 8002214:	2201      	movs	r2, #1
 8002216:	601a      	str	r2, [r3, #0]
        }
    }

    if (timer7SEGCountYellowvertical_counter > 0)
 8002218:	4b2f      	ldr	r3, [pc, #188]	; (80022d8 <timerRun+0x1a4>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	2b00      	cmp	r3, #0
 800221e:	dd0b      	ble.n	8002238 <timerRun+0x104>
    {
        timer7SEGCountYellowvertical_counter--;
 8002220:	4b2d      	ldr	r3, [pc, #180]	; (80022d8 <timerRun+0x1a4>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	3b01      	subs	r3, #1
 8002226:	4a2c      	ldr	r2, [pc, #176]	; (80022d8 <timerRun+0x1a4>)
 8002228:	6013      	str	r3, [r2, #0]
        if (timer7SEGCountYellowvertical_counter <= 0)
 800222a:	4b2b      	ldr	r3, [pc, #172]	; (80022d8 <timerRun+0x1a4>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2b00      	cmp	r3, #0
 8002230:	dc02      	bgt.n	8002238 <timerRun+0x104>
        {
            timer7SEGCountYellowvertical_flag = 1;
 8002232:	4b2a      	ldr	r3, [pc, #168]	; (80022dc <timerRun+0x1a8>)
 8002234:	2201      	movs	r2, #1
 8002236:	601a      	str	r2, [r3, #0]
        }
    }

    if (timer7SEGCountGreenvertical_counter > 0)
 8002238:	4b29      	ldr	r3, [pc, #164]	; (80022e0 <timerRun+0x1ac>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	dd0b      	ble.n	8002258 <timerRun+0x124>
    {
        timer7SEGCountGreenvertical_counter--;
 8002240:	4b27      	ldr	r3, [pc, #156]	; (80022e0 <timerRun+0x1ac>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	3b01      	subs	r3, #1
 8002246:	4a26      	ldr	r2, [pc, #152]	; (80022e0 <timerRun+0x1ac>)
 8002248:	6013      	str	r3, [r2, #0]
        if (timer7SEGCountGreenvertical_counter <= 0)
 800224a:	4b25      	ldr	r3, [pc, #148]	; (80022e0 <timerRun+0x1ac>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2b00      	cmp	r3, #0
 8002250:	dc02      	bgt.n	8002258 <timerRun+0x124>
        {
            timer7SEGCountGreenvertical_flag = 1;
 8002252:	4b24      	ldr	r3, [pc, #144]	; (80022e4 <timerRun+0x1b0>)
 8002254:	2201      	movs	r2, #1
 8002256:	601a      	str	r2, [r3, #0]
        }
    }


    if (timerAuto_counter > 0)
 8002258:	4b23      	ldr	r3, [pc, #140]	; (80022e8 <timerRun+0x1b4>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2b00      	cmp	r3, #0
 800225e:	dd0b      	ble.n	8002278 <timerRun+0x144>
    {
        timerAuto_counter--;
 8002260:	4b21      	ldr	r3, [pc, #132]	; (80022e8 <timerRun+0x1b4>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	3b01      	subs	r3, #1
 8002266:	4a20      	ldr	r2, [pc, #128]	; (80022e8 <timerRun+0x1b4>)
 8002268:	6013      	str	r3, [r2, #0]
        if (timerAuto_counter <= 0)
 800226a:	4b1f      	ldr	r3, [pc, #124]	; (80022e8 <timerRun+0x1b4>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2b00      	cmp	r3, #0
 8002270:	dc02      	bgt.n	8002278 <timerRun+0x144>
        {
            timerAuto_flag = 1;
 8002272:	4b1e      	ldr	r3, [pc, #120]	; (80022ec <timerRun+0x1b8>)
 8002274:	2201      	movs	r2, #1
 8002276:	601a      	str	r2, [r3, #0]
        }
    }


    if (timerBlinking_counter > 0)
 8002278:	4b1d      	ldr	r3, [pc, #116]	; (80022f0 <timerRun+0x1bc>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2b00      	cmp	r3, #0
 800227e:	dd0b      	ble.n	8002298 <timerRun+0x164>
    {
    	timerBlinking_counter--;
 8002280:	4b1b      	ldr	r3, [pc, #108]	; (80022f0 <timerRun+0x1bc>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	3b01      	subs	r3, #1
 8002286:	4a1a      	ldr	r2, [pc, #104]	; (80022f0 <timerRun+0x1bc>)
 8002288:	6013      	str	r3, [r2, #0]
    	if (timerBlinking_counter <= 0)
 800228a:	4b19      	ldr	r3, [pc, #100]	; (80022f0 <timerRun+0x1bc>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2b00      	cmp	r3, #0
 8002290:	dc02      	bgt.n	8002298 <timerRun+0x164>
    	{
    		timerBlinking_flag = 1;
 8002292:	4b18      	ldr	r3, [pc, #96]	; (80022f4 <timerRun+0x1c0>)
 8002294:	2201      	movs	r2, #1
 8002296:	601a      	str	r2, [r3, #0]
    	}
    }
}
 8002298:	bf00      	nop
 800229a:	46bd      	mov	sp, r7
 800229c:	bc80      	pop	{r7}
 800229e:	4770      	bx	lr
 80022a0:	20000110 	.word	0x20000110
 80022a4:	2000010c 	.word	0x2000010c
 80022a8:	20000118 	.word	0x20000118
 80022ac:	20000114 	.word	0x20000114
 80022b0:	20000120 	.word	0x20000120
 80022b4:	2000011c 	.word	0x2000011c
 80022b8:	20000128 	.word	0x20000128
 80022bc:	20000124 	.word	0x20000124
 80022c0:	20000130 	.word	0x20000130
 80022c4:	2000012c 	.word	0x2000012c
 80022c8:	20000138 	.word	0x20000138
 80022cc:	20000134 	.word	0x20000134
 80022d0:	20000140 	.word	0x20000140
 80022d4:	2000013c 	.word	0x2000013c
 80022d8:	20000148 	.word	0x20000148
 80022dc:	20000144 	.word	0x20000144
 80022e0:	20000150 	.word	0x20000150
 80022e4:	2000014c 	.word	0x2000014c
 80022e8:	20000158 	.word	0x20000158
 80022ec:	20000154 	.word	0x20000154
 80022f0:	20000160 	.word	0x20000160
 80022f4:	2000015c 	.word	0x2000015c

080022f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b085      	sub	sp, #20
 80022fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80022fe:	4b15      	ldr	r3, [pc, #84]	; (8002354 <HAL_MspInit+0x5c>)
 8002300:	699b      	ldr	r3, [r3, #24]
 8002302:	4a14      	ldr	r2, [pc, #80]	; (8002354 <HAL_MspInit+0x5c>)
 8002304:	f043 0301 	orr.w	r3, r3, #1
 8002308:	6193      	str	r3, [r2, #24]
 800230a:	4b12      	ldr	r3, [pc, #72]	; (8002354 <HAL_MspInit+0x5c>)
 800230c:	699b      	ldr	r3, [r3, #24]
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	60bb      	str	r3, [r7, #8]
 8002314:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002316:	4b0f      	ldr	r3, [pc, #60]	; (8002354 <HAL_MspInit+0x5c>)
 8002318:	69db      	ldr	r3, [r3, #28]
 800231a:	4a0e      	ldr	r2, [pc, #56]	; (8002354 <HAL_MspInit+0x5c>)
 800231c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002320:	61d3      	str	r3, [r2, #28]
 8002322:	4b0c      	ldr	r3, [pc, #48]	; (8002354 <HAL_MspInit+0x5c>)
 8002324:	69db      	ldr	r3, [r3, #28]
 8002326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800232a:	607b      	str	r3, [r7, #4]
 800232c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800232e:	4b0a      	ldr	r3, [pc, #40]	; (8002358 <HAL_MspInit+0x60>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	60fb      	str	r3, [r7, #12]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002342:	60fb      	str	r3, [r7, #12]
 8002344:	4a04      	ldr	r2, [pc, #16]	; (8002358 <HAL_MspInit+0x60>)
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800234a:	bf00      	nop
 800234c:	3714      	adds	r7, #20
 800234e:	46bd      	mov	sp, r7
 8002350:	bc80      	pop	{r7}
 8002352:	4770      	bx	lr
 8002354:	40021000 	.word	0x40021000
 8002358:	40010000 	.word	0x40010000

0800235c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800236c:	d113      	bne.n	8002396 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800236e:	4b0c      	ldr	r3, [pc, #48]	; (80023a0 <HAL_TIM_Base_MspInit+0x44>)
 8002370:	69db      	ldr	r3, [r3, #28]
 8002372:	4a0b      	ldr	r2, [pc, #44]	; (80023a0 <HAL_TIM_Base_MspInit+0x44>)
 8002374:	f043 0301 	orr.w	r3, r3, #1
 8002378:	61d3      	str	r3, [r2, #28]
 800237a:	4b09      	ldr	r3, [pc, #36]	; (80023a0 <HAL_TIM_Base_MspInit+0x44>)
 800237c:	69db      	ldr	r3, [r3, #28]
 800237e:	f003 0301 	and.w	r3, r3, #1
 8002382:	60fb      	str	r3, [r7, #12]
 8002384:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002386:	2200      	movs	r2, #0
 8002388:	2100      	movs	r1, #0
 800238a:	201c      	movs	r0, #28
 800238c:	f000 f9a1 	bl	80026d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002390:	201c      	movs	r0, #28
 8002392:	f000 f9ba 	bl	800270a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002396:	bf00      	nop
 8002398:	3710      	adds	r7, #16
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	40021000 	.word	0x40021000

080023a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023a8:	e7fe      	b.n	80023a8 <NMI_Handler+0x4>

080023aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023aa:	b480      	push	{r7}
 80023ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023ae:	e7fe      	b.n	80023ae <HardFault_Handler+0x4>

080023b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023b4:	e7fe      	b.n	80023b4 <MemManage_Handler+0x4>

080023b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023b6:	b480      	push	{r7}
 80023b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023ba:	e7fe      	b.n	80023ba <BusFault_Handler+0x4>

080023bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023c0:	e7fe      	b.n	80023c0 <UsageFault_Handler+0x4>

080023c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023c2:	b480      	push	{r7}
 80023c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023c6:	bf00      	nop
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bc80      	pop	{r7}
 80023cc:	4770      	bx	lr

080023ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023d2:	bf00      	nop
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bc80      	pop	{r7}
 80023d8:	4770      	bx	lr

080023da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023da:	b480      	push	{r7}
 80023dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023de:	bf00      	nop
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bc80      	pop	{r7}
 80023e4:	4770      	bx	lr

080023e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023ea:	f000 f87f 	bl	80024ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023ee:	bf00      	nop
 80023f0:	bd80      	pop	{r7, pc}
	...

080023f4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80023f8:	4802      	ldr	r0, [pc, #8]	; (8002404 <TIM2_IRQHandler+0x10>)
 80023fa:	f000 ffdb 	bl	80033b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	20000164 	.word	0x20000164

08002408 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800240c:	bf00      	nop
 800240e:	46bd      	mov	sp, r7
 8002410:	bc80      	pop	{r7}
 8002412:	4770      	bx	lr

08002414 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002414:	f7ff fff8 	bl	8002408 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002418:	480b      	ldr	r0, [pc, #44]	; (8002448 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800241a:	490c      	ldr	r1, [pc, #48]	; (800244c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800241c:	4a0c      	ldr	r2, [pc, #48]	; (8002450 <LoopFillZerobss+0x16>)
  movs r3, #0
 800241e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002420:	e002      	b.n	8002428 <LoopCopyDataInit>

08002422 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002422:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002424:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002426:	3304      	adds	r3, #4

08002428 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002428:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800242a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800242c:	d3f9      	bcc.n	8002422 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800242e:	4a09      	ldr	r2, [pc, #36]	; (8002454 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002430:	4c09      	ldr	r4, [pc, #36]	; (8002458 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002432:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002434:	e001      	b.n	800243a <LoopFillZerobss>

08002436 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002436:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002438:	3204      	adds	r2, #4

0800243a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800243a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800243c:	d3fb      	bcc.n	8002436 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800243e:	f001 faf9 	bl	8003a34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002442:	f7ff fc15 	bl	8001c70 <main>
  bx lr
 8002446:	4770      	bx	lr
  ldr r0, =_sdata
 8002448:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800244c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002450:	08003ad0 	.word	0x08003ad0
  ldr r2, =_sbss
 8002454:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002458:	200001b0 	.word	0x200001b0

0800245c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800245c:	e7fe      	b.n	800245c <ADC1_2_IRQHandler>
	...

08002460 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002464:	4b08      	ldr	r3, [pc, #32]	; (8002488 <HAL_Init+0x28>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a07      	ldr	r2, [pc, #28]	; (8002488 <HAL_Init+0x28>)
 800246a:	f043 0310 	orr.w	r3, r3, #16
 800246e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002470:	2003      	movs	r0, #3
 8002472:	f000 f923 	bl	80026bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002476:	200f      	movs	r0, #15
 8002478:	f000 f808 	bl	800248c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800247c:	f7ff ff3c 	bl	80022f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	40022000 	.word	0x40022000

0800248c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002494:	4b12      	ldr	r3, [pc, #72]	; (80024e0 <HAL_InitTick+0x54>)
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	4b12      	ldr	r3, [pc, #72]	; (80024e4 <HAL_InitTick+0x58>)
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	4619      	mov	r1, r3
 800249e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80024a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024aa:	4618      	mov	r0, r3
 80024ac:	f000 f93b 	bl	8002726 <HAL_SYSTICK_Config>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e00e      	b.n	80024d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2b0f      	cmp	r3, #15
 80024be:	d80a      	bhi.n	80024d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024c0:	2200      	movs	r2, #0
 80024c2:	6879      	ldr	r1, [r7, #4]
 80024c4:	f04f 30ff 	mov.w	r0, #4294967295
 80024c8:	f000 f903 	bl	80026d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024cc:	4a06      	ldr	r2, [pc, #24]	; (80024e8 <HAL_InitTick+0x5c>)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80024d2:	2300      	movs	r3, #0
 80024d4:	e000      	b.n	80024d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3708      	adds	r7, #8
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	20000074 	.word	0x20000074
 80024e4:	2000007c 	.word	0x2000007c
 80024e8:	20000078 	.word	0x20000078

080024ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024f0:	4b05      	ldr	r3, [pc, #20]	; (8002508 <HAL_IncTick+0x1c>)
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	461a      	mov	r2, r3
 80024f6:	4b05      	ldr	r3, [pc, #20]	; (800250c <HAL_IncTick+0x20>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4413      	add	r3, r2
 80024fc:	4a03      	ldr	r2, [pc, #12]	; (800250c <HAL_IncTick+0x20>)
 80024fe:	6013      	str	r3, [r2, #0]
}
 8002500:	bf00      	nop
 8002502:	46bd      	mov	sp, r7
 8002504:	bc80      	pop	{r7}
 8002506:	4770      	bx	lr
 8002508:	2000007c 	.word	0x2000007c
 800250c:	200001ac 	.word	0x200001ac

08002510 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  return uwTick;
 8002514:	4b02      	ldr	r3, [pc, #8]	; (8002520 <HAL_GetTick+0x10>)
 8002516:	681b      	ldr	r3, [r3, #0]
}
 8002518:	4618      	mov	r0, r3
 800251a:	46bd      	mov	sp, r7
 800251c:	bc80      	pop	{r7}
 800251e:	4770      	bx	lr
 8002520:	200001ac 	.word	0x200001ac

08002524 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002524:	b480      	push	{r7}
 8002526:	b085      	sub	sp, #20
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f003 0307 	and.w	r3, r3, #7
 8002532:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002534:	4b0c      	ldr	r3, [pc, #48]	; (8002568 <__NVIC_SetPriorityGrouping+0x44>)
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800253a:	68ba      	ldr	r2, [r7, #8]
 800253c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002540:	4013      	ands	r3, r2
 8002542:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800254c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002550:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002554:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002556:	4a04      	ldr	r2, [pc, #16]	; (8002568 <__NVIC_SetPriorityGrouping+0x44>)
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	60d3      	str	r3, [r2, #12]
}
 800255c:	bf00      	nop
 800255e:	3714      	adds	r7, #20
 8002560:	46bd      	mov	sp, r7
 8002562:	bc80      	pop	{r7}
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	e000ed00 	.word	0xe000ed00

0800256c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002570:	4b04      	ldr	r3, [pc, #16]	; (8002584 <__NVIC_GetPriorityGrouping+0x18>)
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	0a1b      	lsrs	r3, r3, #8
 8002576:	f003 0307 	and.w	r3, r3, #7
}
 800257a:	4618      	mov	r0, r3
 800257c:	46bd      	mov	sp, r7
 800257e:	bc80      	pop	{r7}
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	e000ed00 	.word	0xe000ed00

08002588 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	4603      	mov	r3, r0
 8002590:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002596:	2b00      	cmp	r3, #0
 8002598:	db0b      	blt.n	80025b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800259a:	79fb      	ldrb	r3, [r7, #7]
 800259c:	f003 021f 	and.w	r2, r3, #31
 80025a0:	4906      	ldr	r1, [pc, #24]	; (80025bc <__NVIC_EnableIRQ+0x34>)
 80025a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a6:	095b      	lsrs	r3, r3, #5
 80025a8:	2001      	movs	r0, #1
 80025aa:	fa00 f202 	lsl.w	r2, r0, r2
 80025ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025b2:	bf00      	nop
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bc80      	pop	{r7}
 80025ba:	4770      	bx	lr
 80025bc:	e000e100 	.word	0xe000e100

080025c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	4603      	mov	r3, r0
 80025c8:	6039      	str	r1, [r7, #0]
 80025ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	db0a      	blt.n	80025ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	b2da      	uxtb	r2, r3
 80025d8:	490c      	ldr	r1, [pc, #48]	; (800260c <__NVIC_SetPriority+0x4c>)
 80025da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025de:	0112      	lsls	r2, r2, #4
 80025e0:	b2d2      	uxtb	r2, r2
 80025e2:	440b      	add	r3, r1
 80025e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025e8:	e00a      	b.n	8002600 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	b2da      	uxtb	r2, r3
 80025ee:	4908      	ldr	r1, [pc, #32]	; (8002610 <__NVIC_SetPriority+0x50>)
 80025f0:	79fb      	ldrb	r3, [r7, #7]
 80025f2:	f003 030f 	and.w	r3, r3, #15
 80025f6:	3b04      	subs	r3, #4
 80025f8:	0112      	lsls	r2, r2, #4
 80025fa:	b2d2      	uxtb	r2, r2
 80025fc:	440b      	add	r3, r1
 80025fe:	761a      	strb	r2, [r3, #24]
}
 8002600:	bf00      	nop
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	bc80      	pop	{r7}
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	e000e100 	.word	0xe000e100
 8002610:	e000ed00 	.word	0xe000ed00

08002614 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002614:	b480      	push	{r7}
 8002616:	b089      	sub	sp, #36	; 0x24
 8002618:	af00      	add	r7, sp, #0
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	60b9      	str	r1, [r7, #8]
 800261e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	f003 0307 	and.w	r3, r3, #7
 8002626:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	f1c3 0307 	rsb	r3, r3, #7
 800262e:	2b04      	cmp	r3, #4
 8002630:	bf28      	it	cs
 8002632:	2304      	movcs	r3, #4
 8002634:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	3304      	adds	r3, #4
 800263a:	2b06      	cmp	r3, #6
 800263c:	d902      	bls.n	8002644 <NVIC_EncodePriority+0x30>
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	3b03      	subs	r3, #3
 8002642:	e000      	b.n	8002646 <NVIC_EncodePriority+0x32>
 8002644:	2300      	movs	r3, #0
 8002646:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002648:	f04f 32ff 	mov.w	r2, #4294967295
 800264c:	69bb      	ldr	r3, [r7, #24]
 800264e:	fa02 f303 	lsl.w	r3, r2, r3
 8002652:	43da      	mvns	r2, r3
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	401a      	ands	r2, r3
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800265c:	f04f 31ff 	mov.w	r1, #4294967295
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	fa01 f303 	lsl.w	r3, r1, r3
 8002666:	43d9      	mvns	r1, r3
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800266c:	4313      	orrs	r3, r2
         );
}
 800266e:	4618      	mov	r0, r3
 8002670:	3724      	adds	r7, #36	; 0x24
 8002672:	46bd      	mov	sp, r7
 8002674:	bc80      	pop	{r7}
 8002676:	4770      	bx	lr

08002678 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	3b01      	subs	r3, #1
 8002684:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002688:	d301      	bcc.n	800268e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800268a:	2301      	movs	r3, #1
 800268c:	e00f      	b.n	80026ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800268e:	4a0a      	ldr	r2, [pc, #40]	; (80026b8 <SysTick_Config+0x40>)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	3b01      	subs	r3, #1
 8002694:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002696:	210f      	movs	r1, #15
 8002698:	f04f 30ff 	mov.w	r0, #4294967295
 800269c:	f7ff ff90 	bl	80025c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026a0:	4b05      	ldr	r3, [pc, #20]	; (80026b8 <SysTick_Config+0x40>)
 80026a2:	2200      	movs	r2, #0
 80026a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026a6:	4b04      	ldr	r3, [pc, #16]	; (80026b8 <SysTick_Config+0x40>)
 80026a8:	2207      	movs	r2, #7
 80026aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026ac:	2300      	movs	r3, #0
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3708      	adds	r7, #8
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	e000e010 	.word	0xe000e010

080026bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026c4:	6878      	ldr	r0, [r7, #4]
 80026c6:	f7ff ff2d 	bl	8002524 <__NVIC_SetPriorityGrouping>
}
 80026ca:	bf00      	nop
 80026cc:	3708      	adds	r7, #8
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026d2:	b580      	push	{r7, lr}
 80026d4:	b086      	sub	sp, #24
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	4603      	mov	r3, r0
 80026da:	60b9      	str	r1, [r7, #8]
 80026dc:	607a      	str	r2, [r7, #4]
 80026de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026e0:	2300      	movs	r3, #0
 80026e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026e4:	f7ff ff42 	bl	800256c <__NVIC_GetPriorityGrouping>
 80026e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	68b9      	ldr	r1, [r7, #8]
 80026ee:	6978      	ldr	r0, [r7, #20]
 80026f0:	f7ff ff90 	bl	8002614 <NVIC_EncodePriority>
 80026f4:	4602      	mov	r2, r0
 80026f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026fa:	4611      	mov	r1, r2
 80026fc:	4618      	mov	r0, r3
 80026fe:	f7ff ff5f 	bl	80025c0 <__NVIC_SetPriority>
}
 8002702:	bf00      	nop
 8002704:	3718      	adds	r7, #24
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800270a:	b580      	push	{r7, lr}
 800270c:	b082      	sub	sp, #8
 800270e:	af00      	add	r7, sp, #0
 8002710:	4603      	mov	r3, r0
 8002712:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002718:	4618      	mov	r0, r3
 800271a:	f7ff ff35 	bl	8002588 <__NVIC_EnableIRQ>
}
 800271e:	bf00      	nop
 8002720:	3708      	adds	r7, #8
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}

08002726 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002726:	b580      	push	{r7, lr}
 8002728:	b082      	sub	sp, #8
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f7ff ffa2 	bl	8002678 <SysTick_Config>
 8002734:	4603      	mov	r3, r0
}
 8002736:	4618      	mov	r0, r3
 8002738:	3708      	adds	r7, #8
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}
	...

08002740 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002740:	b480      	push	{r7}
 8002742:	b08b      	sub	sp, #44	; 0x2c
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800274a:	2300      	movs	r3, #0
 800274c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800274e:	2300      	movs	r3, #0
 8002750:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002752:	e148      	b.n	80029e6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002754:	2201      	movs	r2, #1
 8002756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002758:	fa02 f303 	lsl.w	r3, r2, r3
 800275c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	69fa      	ldr	r2, [r7, #28]
 8002764:	4013      	ands	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	429a      	cmp	r2, r3
 800276e:	f040 8137 	bne.w	80029e0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	4aa3      	ldr	r2, [pc, #652]	; (8002a04 <HAL_GPIO_Init+0x2c4>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d05e      	beq.n	800283a <HAL_GPIO_Init+0xfa>
 800277c:	4aa1      	ldr	r2, [pc, #644]	; (8002a04 <HAL_GPIO_Init+0x2c4>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d875      	bhi.n	800286e <HAL_GPIO_Init+0x12e>
 8002782:	4aa1      	ldr	r2, [pc, #644]	; (8002a08 <HAL_GPIO_Init+0x2c8>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d058      	beq.n	800283a <HAL_GPIO_Init+0xfa>
 8002788:	4a9f      	ldr	r2, [pc, #636]	; (8002a08 <HAL_GPIO_Init+0x2c8>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d86f      	bhi.n	800286e <HAL_GPIO_Init+0x12e>
 800278e:	4a9f      	ldr	r2, [pc, #636]	; (8002a0c <HAL_GPIO_Init+0x2cc>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d052      	beq.n	800283a <HAL_GPIO_Init+0xfa>
 8002794:	4a9d      	ldr	r2, [pc, #628]	; (8002a0c <HAL_GPIO_Init+0x2cc>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d869      	bhi.n	800286e <HAL_GPIO_Init+0x12e>
 800279a:	4a9d      	ldr	r2, [pc, #628]	; (8002a10 <HAL_GPIO_Init+0x2d0>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d04c      	beq.n	800283a <HAL_GPIO_Init+0xfa>
 80027a0:	4a9b      	ldr	r2, [pc, #620]	; (8002a10 <HAL_GPIO_Init+0x2d0>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d863      	bhi.n	800286e <HAL_GPIO_Init+0x12e>
 80027a6:	4a9b      	ldr	r2, [pc, #620]	; (8002a14 <HAL_GPIO_Init+0x2d4>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d046      	beq.n	800283a <HAL_GPIO_Init+0xfa>
 80027ac:	4a99      	ldr	r2, [pc, #612]	; (8002a14 <HAL_GPIO_Init+0x2d4>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d85d      	bhi.n	800286e <HAL_GPIO_Init+0x12e>
 80027b2:	2b12      	cmp	r3, #18
 80027b4:	d82a      	bhi.n	800280c <HAL_GPIO_Init+0xcc>
 80027b6:	2b12      	cmp	r3, #18
 80027b8:	d859      	bhi.n	800286e <HAL_GPIO_Init+0x12e>
 80027ba:	a201      	add	r2, pc, #4	; (adr r2, 80027c0 <HAL_GPIO_Init+0x80>)
 80027bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027c0:	0800283b 	.word	0x0800283b
 80027c4:	08002815 	.word	0x08002815
 80027c8:	08002827 	.word	0x08002827
 80027cc:	08002869 	.word	0x08002869
 80027d0:	0800286f 	.word	0x0800286f
 80027d4:	0800286f 	.word	0x0800286f
 80027d8:	0800286f 	.word	0x0800286f
 80027dc:	0800286f 	.word	0x0800286f
 80027e0:	0800286f 	.word	0x0800286f
 80027e4:	0800286f 	.word	0x0800286f
 80027e8:	0800286f 	.word	0x0800286f
 80027ec:	0800286f 	.word	0x0800286f
 80027f0:	0800286f 	.word	0x0800286f
 80027f4:	0800286f 	.word	0x0800286f
 80027f8:	0800286f 	.word	0x0800286f
 80027fc:	0800286f 	.word	0x0800286f
 8002800:	0800286f 	.word	0x0800286f
 8002804:	0800281d 	.word	0x0800281d
 8002808:	08002831 	.word	0x08002831
 800280c:	4a82      	ldr	r2, [pc, #520]	; (8002a18 <HAL_GPIO_Init+0x2d8>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d013      	beq.n	800283a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002812:	e02c      	b.n	800286e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	623b      	str	r3, [r7, #32]
          break;
 800281a:	e029      	b.n	8002870 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	3304      	adds	r3, #4
 8002822:	623b      	str	r3, [r7, #32]
          break;
 8002824:	e024      	b.n	8002870 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	3308      	adds	r3, #8
 800282c:	623b      	str	r3, [r7, #32]
          break;
 800282e:	e01f      	b.n	8002870 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	330c      	adds	r3, #12
 8002836:	623b      	str	r3, [r7, #32]
          break;
 8002838:	e01a      	b.n	8002870 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d102      	bne.n	8002848 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002842:	2304      	movs	r3, #4
 8002844:	623b      	str	r3, [r7, #32]
          break;
 8002846:	e013      	b.n	8002870 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	2b01      	cmp	r3, #1
 800284e:	d105      	bne.n	800285c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002850:	2308      	movs	r3, #8
 8002852:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	69fa      	ldr	r2, [r7, #28]
 8002858:	611a      	str	r2, [r3, #16]
          break;
 800285a:	e009      	b.n	8002870 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800285c:	2308      	movs	r3, #8
 800285e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	69fa      	ldr	r2, [r7, #28]
 8002864:	615a      	str	r2, [r3, #20]
          break;
 8002866:	e003      	b.n	8002870 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002868:	2300      	movs	r3, #0
 800286a:	623b      	str	r3, [r7, #32]
          break;
 800286c:	e000      	b.n	8002870 <HAL_GPIO_Init+0x130>
          break;
 800286e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	2bff      	cmp	r3, #255	; 0xff
 8002874:	d801      	bhi.n	800287a <HAL_GPIO_Init+0x13a>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	e001      	b.n	800287e <HAL_GPIO_Init+0x13e>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	3304      	adds	r3, #4
 800287e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	2bff      	cmp	r3, #255	; 0xff
 8002884:	d802      	bhi.n	800288c <HAL_GPIO_Init+0x14c>
 8002886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	e002      	b.n	8002892 <HAL_GPIO_Init+0x152>
 800288c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288e:	3b08      	subs	r3, #8
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	210f      	movs	r1, #15
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	fa01 f303 	lsl.w	r3, r1, r3
 80028a0:	43db      	mvns	r3, r3
 80028a2:	401a      	ands	r2, r3
 80028a4:	6a39      	ldr	r1, [r7, #32]
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	fa01 f303 	lsl.w	r3, r1, r3
 80028ac:	431a      	orrs	r2, r3
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	f000 8090 	beq.w	80029e0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80028c0:	4b56      	ldr	r3, [pc, #344]	; (8002a1c <HAL_GPIO_Init+0x2dc>)
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	4a55      	ldr	r2, [pc, #340]	; (8002a1c <HAL_GPIO_Init+0x2dc>)
 80028c6:	f043 0301 	orr.w	r3, r3, #1
 80028ca:	6193      	str	r3, [r2, #24]
 80028cc:	4b53      	ldr	r3, [pc, #332]	; (8002a1c <HAL_GPIO_Init+0x2dc>)
 80028ce:	699b      	ldr	r3, [r3, #24]
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	60bb      	str	r3, [r7, #8]
 80028d6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80028d8:	4a51      	ldr	r2, [pc, #324]	; (8002a20 <HAL_GPIO_Init+0x2e0>)
 80028da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028dc:	089b      	lsrs	r3, r3, #2
 80028de:	3302      	adds	r3, #2
 80028e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028e4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80028e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e8:	f003 0303 	and.w	r3, r3, #3
 80028ec:	009b      	lsls	r3, r3, #2
 80028ee:	220f      	movs	r2, #15
 80028f0:	fa02 f303 	lsl.w	r3, r2, r3
 80028f4:	43db      	mvns	r3, r3
 80028f6:	68fa      	ldr	r2, [r7, #12]
 80028f8:	4013      	ands	r3, r2
 80028fa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	4a49      	ldr	r2, [pc, #292]	; (8002a24 <HAL_GPIO_Init+0x2e4>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d00d      	beq.n	8002920 <HAL_GPIO_Init+0x1e0>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	4a48      	ldr	r2, [pc, #288]	; (8002a28 <HAL_GPIO_Init+0x2e8>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d007      	beq.n	800291c <HAL_GPIO_Init+0x1dc>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	4a47      	ldr	r2, [pc, #284]	; (8002a2c <HAL_GPIO_Init+0x2ec>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d101      	bne.n	8002918 <HAL_GPIO_Init+0x1d8>
 8002914:	2302      	movs	r3, #2
 8002916:	e004      	b.n	8002922 <HAL_GPIO_Init+0x1e2>
 8002918:	2303      	movs	r3, #3
 800291a:	e002      	b.n	8002922 <HAL_GPIO_Init+0x1e2>
 800291c:	2301      	movs	r3, #1
 800291e:	e000      	b.n	8002922 <HAL_GPIO_Init+0x1e2>
 8002920:	2300      	movs	r3, #0
 8002922:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002924:	f002 0203 	and.w	r2, r2, #3
 8002928:	0092      	lsls	r2, r2, #2
 800292a:	4093      	lsls	r3, r2
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	4313      	orrs	r3, r2
 8002930:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002932:	493b      	ldr	r1, [pc, #236]	; (8002a20 <HAL_GPIO_Init+0x2e0>)
 8002934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002936:	089b      	lsrs	r3, r3, #2
 8002938:	3302      	adds	r3, #2
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d006      	beq.n	800295a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800294c:	4b38      	ldr	r3, [pc, #224]	; (8002a30 <HAL_GPIO_Init+0x2f0>)
 800294e:	689a      	ldr	r2, [r3, #8]
 8002950:	4937      	ldr	r1, [pc, #220]	; (8002a30 <HAL_GPIO_Init+0x2f0>)
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	4313      	orrs	r3, r2
 8002956:	608b      	str	r3, [r1, #8]
 8002958:	e006      	b.n	8002968 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800295a:	4b35      	ldr	r3, [pc, #212]	; (8002a30 <HAL_GPIO_Init+0x2f0>)
 800295c:	689a      	ldr	r2, [r3, #8]
 800295e:	69bb      	ldr	r3, [r7, #24]
 8002960:	43db      	mvns	r3, r3
 8002962:	4933      	ldr	r1, [pc, #204]	; (8002a30 <HAL_GPIO_Init+0x2f0>)
 8002964:	4013      	ands	r3, r2
 8002966:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002970:	2b00      	cmp	r3, #0
 8002972:	d006      	beq.n	8002982 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002974:	4b2e      	ldr	r3, [pc, #184]	; (8002a30 <HAL_GPIO_Init+0x2f0>)
 8002976:	68da      	ldr	r2, [r3, #12]
 8002978:	492d      	ldr	r1, [pc, #180]	; (8002a30 <HAL_GPIO_Init+0x2f0>)
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	4313      	orrs	r3, r2
 800297e:	60cb      	str	r3, [r1, #12]
 8002980:	e006      	b.n	8002990 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002982:	4b2b      	ldr	r3, [pc, #172]	; (8002a30 <HAL_GPIO_Init+0x2f0>)
 8002984:	68da      	ldr	r2, [r3, #12]
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	43db      	mvns	r3, r3
 800298a:	4929      	ldr	r1, [pc, #164]	; (8002a30 <HAL_GPIO_Init+0x2f0>)
 800298c:	4013      	ands	r3, r2
 800298e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d006      	beq.n	80029aa <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800299c:	4b24      	ldr	r3, [pc, #144]	; (8002a30 <HAL_GPIO_Init+0x2f0>)
 800299e:	685a      	ldr	r2, [r3, #4]
 80029a0:	4923      	ldr	r1, [pc, #140]	; (8002a30 <HAL_GPIO_Init+0x2f0>)
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	604b      	str	r3, [r1, #4]
 80029a8:	e006      	b.n	80029b8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80029aa:	4b21      	ldr	r3, [pc, #132]	; (8002a30 <HAL_GPIO_Init+0x2f0>)
 80029ac:	685a      	ldr	r2, [r3, #4]
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	43db      	mvns	r3, r3
 80029b2:	491f      	ldr	r1, [pc, #124]	; (8002a30 <HAL_GPIO_Init+0x2f0>)
 80029b4:	4013      	ands	r3, r2
 80029b6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d006      	beq.n	80029d2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80029c4:	4b1a      	ldr	r3, [pc, #104]	; (8002a30 <HAL_GPIO_Init+0x2f0>)
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	4919      	ldr	r1, [pc, #100]	; (8002a30 <HAL_GPIO_Init+0x2f0>)
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	600b      	str	r3, [r1, #0]
 80029d0:	e006      	b.n	80029e0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80029d2:	4b17      	ldr	r3, [pc, #92]	; (8002a30 <HAL_GPIO_Init+0x2f0>)
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	43db      	mvns	r3, r3
 80029da:	4915      	ldr	r1, [pc, #84]	; (8002a30 <HAL_GPIO_Init+0x2f0>)
 80029dc:	4013      	ands	r3, r2
 80029de:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80029e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e2:	3301      	adds	r3, #1
 80029e4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ec:	fa22 f303 	lsr.w	r3, r2, r3
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	f47f aeaf 	bne.w	8002754 <HAL_GPIO_Init+0x14>
  }
}
 80029f6:	bf00      	nop
 80029f8:	bf00      	nop
 80029fa:	372c      	adds	r7, #44	; 0x2c
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bc80      	pop	{r7}
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	10320000 	.word	0x10320000
 8002a08:	10310000 	.word	0x10310000
 8002a0c:	10220000 	.word	0x10220000
 8002a10:	10210000 	.word	0x10210000
 8002a14:	10120000 	.word	0x10120000
 8002a18:	10110000 	.word	0x10110000
 8002a1c:	40021000 	.word	0x40021000
 8002a20:	40010000 	.word	0x40010000
 8002a24:	40010800 	.word	0x40010800
 8002a28:	40010c00 	.word	0x40010c00
 8002a2c:	40011000 	.word	0x40011000
 8002a30:	40010400 	.word	0x40010400

08002a34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b085      	sub	sp, #20
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	460b      	mov	r3, r1
 8002a3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689a      	ldr	r2, [r3, #8]
 8002a44:	887b      	ldrh	r3, [r7, #2]
 8002a46:	4013      	ands	r3, r2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d002      	beq.n	8002a52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	73fb      	strb	r3, [r7, #15]
 8002a50:	e001      	b.n	8002a56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a52:	2300      	movs	r3, #0
 8002a54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3714      	adds	r7, #20
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bc80      	pop	{r7}
 8002a60:	4770      	bx	lr

08002a62 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a62:	b480      	push	{r7}
 8002a64:	b083      	sub	sp, #12
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
 8002a6a:	460b      	mov	r3, r1
 8002a6c:	807b      	strh	r3, [r7, #2]
 8002a6e:	4613      	mov	r3, r2
 8002a70:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a72:	787b      	ldrb	r3, [r7, #1]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d003      	beq.n	8002a80 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a78:	887a      	ldrh	r2, [r7, #2]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a7e:	e003      	b.n	8002a88 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a80:	887b      	ldrh	r3, [r7, #2]
 8002a82:	041a      	lsls	r2, r3, #16
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	611a      	str	r2, [r3, #16]
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bc80      	pop	{r7}
 8002a90:	4770      	bx	lr

08002a92 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a92:	b480      	push	{r7}
 8002a94:	b085      	sub	sp, #20
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
 8002a9a:	460b      	mov	r3, r1
 8002a9c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	68db      	ldr	r3, [r3, #12]
 8002aa2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002aa4:	887a      	ldrh	r2, [r7, #2]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	041a      	lsls	r2, r3, #16
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	43d9      	mvns	r1, r3
 8002ab0:	887b      	ldrh	r3, [r7, #2]
 8002ab2:	400b      	ands	r3, r1
 8002ab4:	431a      	orrs	r2, r3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	611a      	str	r2, [r3, #16]
}
 8002aba:	bf00      	nop
 8002abc:	3714      	adds	r7, #20
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bc80      	pop	{r7}
 8002ac2:	4770      	bx	lr

08002ac4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b086      	sub	sp, #24
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d101      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e26c      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	f000 8087 	beq.w	8002bf2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ae4:	4b92      	ldr	r3, [pc, #584]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	f003 030c 	and.w	r3, r3, #12
 8002aec:	2b04      	cmp	r3, #4
 8002aee:	d00c      	beq.n	8002b0a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002af0:	4b8f      	ldr	r3, [pc, #572]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f003 030c 	and.w	r3, r3, #12
 8002af8:	2b08      	cmp	r3, #8
 8002afa:	d112      	bne.n	8002b22 <HAL_RCC_OscConfig+0x5e>
 8002afc:	4b8c      	ldr	r3, [pc, #560]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b08:	d10b      	bne.n	8002b22 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b0a:	4b89      	ldr	r3, [pc, #548]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d06c      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x12c>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d168      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e246      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b2a:	d106      	bne.n	8002b3a <HAL_RCC_OscConfig+0x76>
 8002b2c:	4b80      	ldr	r3, [pc, #512]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a7f      	ldr	r2, [pc, #508]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002b32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b36:	6013      	str	r3, [r2, #0]
 8002b38:	e02e      	b.n	8002b98 <HAL_RCC_OscConfig+0xd4>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d10c      	bne.n	8002b5c <HAL_RCC_OscConfig+0x98>
 8002b42:	4b7b      	ldr	r3, [pc, #492]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a7a      	ldr	r2, [pc, #488]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002b48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b4c:	6013      	str	r3, [r2, #0]
 8002b4e:	4b78      	ldr	r3, [pc, #480]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a77      	ldr	r2, [pc, #476]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002b54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b58:	6013      	str	r3, [r2, #0]
 8002b5a:	e01d      	b.n	8002b98 <HAL_RCC_OscConfig+0xd4>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b64:	d10c      	bne.n	8002b80 <HAL_RCC_OscConfig+0xbc>
 8002b66:	4b72      	ldr	r3, [pc, #456]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a71      	ldr	r2, [pc, #452]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002b6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b70:	6013      	str	r3, [r2, #0]
 8002b72:	4b6f      	ldr	r3, [pc, #444]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a6e      	ldr	r2, [pc, #440]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002b78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b7c:	6013      	str	r3, [r2, #0]
 8002b7e:	e00b      	b.n	8002b98 <HAL_RCC_OscConfig+0xd4>
 8002b80:	4b6b      	ldr	r3, [pc, #428]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a6a      	ldr	r2, [pc, #424]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002b86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b8a:	6013      	str	r3, [r2, #0]
 8002b8c:	4b68      	ldr	r3, [pc, #416]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a67      	ldr	r2, [pc, #412]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002b92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b96:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d013      	beq.n	8002bc8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba0:	f7ff fcb6 	bl	8002510 <HAL_GetTick>
 8002ba4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ba6:	e008      	b.n	8002bba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ba8:	f7ff fcb2 	bl	8002510 <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	2b64      	cmp	r3, #100	; 0x64
 8002bb4:	d901      	bls.n	8002bba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e1fa      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bba:	4b5d      	ldr	r3, [pc, #372]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d0f0      	beq.n	8002ba8 <HAL_RCC_OscConfig+0xe4>
 8002bc6:	e014      	b.n	8002bf2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc8:	f7ff fca2 	bl	8002510 <HAL_GetTick>
 8002bcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bce:	e008      	b.n	8002be2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bd0:	f7ff fc9e 	bl	8002510 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b64      	cmp	r3, #100	; 0x64
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e1e6      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002be2:	4b53      	ldr	r3, [pc, #332]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d1f0      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x10c>
 8002bee:	e000      	b.n	8002bf2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bf0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d063      	beq.n	8002cc6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bfe:	4b4c      	ldr	r3, [pc, #304]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f003 030c 	and.w	r3, r3, #12
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00b      	beq.n	8002c22 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c0a:	4b49      	ldr	r3, [pc, #292]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f003 030c 	and.w	r3, r3, #12
 8002c12:	2b08      	cmp	r3, #8
 8002c14:	d11c      	bne.n	8002c50 <HAL_RCC_OscConfig+0x18c>
 8002c16:	4b46      	ldr	r3, [pc, #280]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d116      	bne.n	8002c50 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c22:	4b43      	ldr	r3, [pc, #268]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d005      	beq.n	8002c3a <HAL_RCC_OscConfig+0x176>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	691b      	ldr	r3, [r3, #16]
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d001      	beq.n	8002c3a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e1ba      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c3a:	4b3d      	ldr	r3, [pc, #244]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	695b      	ldr	r3, [r3, #20]
 8002c46:	00db      	lsls	r3, r3, #3
 8002c48:	4939      	ldr	r1, [pc, #228]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c4e:	e03a      	b.n	8002cc6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	691b      	ldr	r3, [r3, #16]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d020      	beq.n	8002c9a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c58:	4b36      	ldr	r3, [pc, #216]	; (8002d34 <HAL_RCC_OscConfig+0x270>)
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c5e:	f7ff fc57 	bl	8002510 <HAL_GetTick>
 8002c62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c64:	e008      	b.n	8002c78 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c66:	f7ff fc53 	bl	8002510 <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d901      	bls.n	8002c78 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e19b      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c78:	4b2d      	ldr	r3, [pc, #180]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0302 	and.w	r3, r3, #2
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d0f0      	beq.n	8002c66 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c84:	4b2a      	ldr	r3, [pc, #168]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	695b      	ldr	r3, [r3, #20]
 8002c90:	00db      	lsls	r3, r3, #3
 8002c92:	4927      	ldr	r1, [pc, #156]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002c94:	4313      	orrs	r3, r2
 8002c96:	600b      	str	r3, [r1, #0]
 8002c98:	e015      	b.n	8002cc6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c9a:	4b26      	ldr	r3, [pc, #152]	; (8002d34 <HAL_RCC_OscConfig+0x270>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca0:	f7ff fc36 	bl	8002510 <HAL_GetTick>
 8002ca4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ca6:	e008      	b.n	8002cba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ca8:	f7ff fc32 	bl	8002510 <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d901      	bls.n	8002cba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	e17a      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cba:	4b1d      	ldr	r3, [pc, #116]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f003 0302 	and.w	r3, r3, #2
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d1f0      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 0308 	and.w	r3, r3, #8
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d03a      	beq.n	8002d48 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	699b      	ldr	r3, [r3, #24]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d019      	beq.n	8002d0e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cda:	4b17      	ldr	r3, [pc, #92]	; (8002d38 <HAL_RCC_OscConfig+0x274>)
 8002cdc:	2201      	movs	r2, #1
 8002cde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ce0:	f7ff fc16 	bl	8002510 <HAL_GetTick>
 8002ce4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ce6:	e008      	b.n	8002cfa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ce8:	f7ff fc12 	bl	8002510 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d901      	bls.n	8002cfa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e15a      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cfa:	4b0d      	ldr	r3, [pc, #52]	; (8002d30 <HAL_RCC_OscConfig+0x26c>)
 8002cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d0f0      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002d06:	2001      	movs	r0, #1
 8002d08:	f000 fa9a 	bl	8003240 <RCC_Delay>
 8002d0c:	e01c      	b.n	8002d48 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d0e:	4b0a      	ldr	r3, [pc, #40]	; (8002d38 <HAL_RCC_OscConfig+0x274>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d14:	f7ff fbfc 	bl	8002510 <HAL_GetTick>
 8002d18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d1a:	e00f      	b.n	8002d3c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d1c:	f7ff fbf8 	bl	8002510 <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d908      	bls.n	8002d3c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e140      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4ec>
 8002d2e:	bf00      	nop
 8002d30:	40021000 	.word	0x40021000
 8002d34:	42420000 	.word	0x42420000
 8002d38:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d3c:	4b9e      	ldr	r3, [pc, #632]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d40:	f003 0302 	and.w	r3, r3, #2
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d1e9      	bne.n	8002d1c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 0304 	and.w	r3, r3, #4
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	f000 80a6 	beq.w	8002ea2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d56:	2300      	movs	r3, #0
 8002d58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d5a:	4b97      	ldr	r3, [pc, #604]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002d5c:	69db      	ldr	r3, [r3, #28]
 8002d5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d10d      	bne.n	8002d82 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d66:	4b94      	ldr	r3, [pc, #592]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002d68:	69db      	ldr	r3, [r3, #28]
 8002d6a:	4a93      	ldr	r2, [pc, #588]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002d6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d70:	61d3      	str	r3, [r2, #28]
 8002d72:	4b91      	ldr	r3, [pc, #580]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d7a:	60bb      	str	r3, [r7, #8]
 8002d7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d82:	4b8e      	ldr	r3, [pc, #568]	; (8002fbc <HAL_RCC_OscConfig+0x4f8>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d118      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d8e:	4b8b      	ldr	r3, [pc, #556]	; (8002fbc <HAL_RCC_OscConfig+0x4f8>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a8a      	ldr	r2, [pc, #552]	; (8002fbc <HAL_RCC_OscConfig+0x4f8>)
 8002d94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d9a:	f7ff fbb9 	bl	8002510 <HAL_GetTick>
 8002d9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002da0:	e008      	b.n	8002db4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002da2:	f7ff fbb5 	bl	8002510 <HAL_GetTick>
 8002da6:	4602      	mov	r2, r0
 8002da8:	693b      	ldr	r3, [r7, #16]
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	2b64      	cmp	r3, #100	; 0x64
 8002dae:	d901      	bls.n	8002db4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002db0:	2303      	movs	r3, #3
 8002db2:	e0fd      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002db4:	4b81      	ldr	r3, [pc, #516]	; (8002fbc <HAL_RCC_OscConfig+0x4f8>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d0f0      	beq.n	8002da2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d106      	bne.n	8002dd6 <HAL_RCC_OscConfig+0x312>
 8002dc8:	4b7b      	ldr	r3, [pc, #492]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002dca:	6a1b      	ldr	r3, [r3, #32]
 8002dcc:	4a7a      	ldr	r2, [pc, #488]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002dce:	f043 0301 	orr.w	r3, r3, #1
 8002dd2:	6213      	str	r3, [r2, #32]
 8002dd4:	e02d      	b.n	8002e32 <HAL_RCC_OscConfig+0x36e>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	68db      	ldr	r3, [r3, #12]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d10c      	bne.n	8002df8 <HAL_RCC_OscConfig+0x334>
 8002dde:	4b76      	ldr	r3, [pc, #472]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002de0:	6a1b      	ldr	r3, [r3, #32]
 8002de2:	4a75      	ldr	r2, [pc, #468]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002de4:	f023 0301 	bic.w	r3, r3, #1
 8002de8:	6213      	str	r3, [r2, #32]
 8002dea:	4b73      	ldr	r3, [pc, #460]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002dec:	6a1b      	ldr	r3, [r3, #32]
 8002dee:	4a72      	ldr	r2, [pc, #456]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002df0:	f023 0304 	bic.w	r3, r3, #4
 8002df4:	6213      	str	r3, [r2, #32]
 8002df6:	e01c      	b.n	8002e32 <HAL_RCC_OscConfig+0x36e>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	2b05      	cmp	r3, #5
 8002dfe:	d10c      	bne.n	8002e1a <HAL_RCC_OscConfig+0x356>
 8002e00:	4b6d      	ldr	r3, [pc, #436]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002e02:	6a1b      	ldr	r3, [r3, #32]
 8002e04:	4a6c      	ldr	r2, [pc, #432]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002e06:	f043 0304 	orr.w	r3, r3, #4
 8002e0a:	6213      	str	r3, [r2, #32]
 8002e0c:	4b6a      	ldr	r3, [pc, #424]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002e0e:	6a1b      	ldr	r3, [r3, #32]
 8002e10:	4a69      	ldr	r2, [pc, #420]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002e12:	f043 0301 	orr.w	r3, r3, #1
 8002e16:	6213      	str	r3, [r2, #32]
 8002e18:	e00b      	b.n	8002e32 <HAL_RCC_OscConfig+0x36e>
 8002e1a:	4b67      	ldr	r3, [pc, #412]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002e1c:	6a1b      	ldr	r3, [r3, #32]
 8002e1e:	4a66      	ldr	r2, [pc, #408]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002e20:	f023 0301 	bic.w	r3, r3, #1
 8002e24:	6213      	str	r3, [r2, #32]
 8002e26:	4b64      	ldr	r3, [pc, #400]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002e28:	6a1b      	ldr	r3, [r3, #32]
 8002e2a:	4a63      	ldr	r2, [pc, #396]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002e2c:	f023 0304 	bic.w	r3, r3, #4
 8002e30:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	68db      	ldr	r3, [r3, #12]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d015      	beq.n	8002e66 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e3a:	f7ff fb69 	bl	8002510 <HAL_GetTick>
 8002e3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e40:	e00a      	b.n	8002e58 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e42:	f7ff fb65 	bl	8002510 <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d901      	bls.n	8002e58 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e0ab      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e58:	4b57      	ldr	r3, [pc, #348]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002e5a:	6a1b      	ldr	r3, [r3, #32]
 8002e5c:	f003 0302 	and.w	r3, r3, #2
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d0ee      	beq.n	8002e42 <HAL_RCC_OscConfig+0x37e>
 8002e64:	e014      	b.n	8002e90 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e66:	f7ff fb53 	bl	8002510 <HAL_GetTick>
 8002e6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e6c:	e00a      	b.n	8002e84 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e6e:	f7ff fb4f 	bl	8002510 <HAL_GetTick>
 8002e72:	4602      	mov	r2, r0
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d901      	bls.n	8002e84 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	e095      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e84:	4b4c      	ldr	r3, [pc, #304]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002e86:	6a1b      	ldr	r3, [r3, #32]
 8002e88:	f003 0302 	and.w	r3, r3, #2
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d1ee      	bne.n	8002e6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002e90:	7dfb      	ldrb	r3, [r7, #23]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d105      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e96:	4b48      	ldr	r3, [pc, #288]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002e98:	69db      	ldr	r3, [r3, #28]
 8002e9a:	4a47      	ldr	r2, [pc, #284]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002e9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ea0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	69db      	ldr	r3, [r3, #28]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	f000 8081 	beq.w	8002fae <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002eac:	4b42      	ldr	r3, [pc, #264]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f003 030c 	and.w	r3, r3, #12
 8002eb4:	2b08      	cmp	r3, #8
 8002eb6:	d061      	beq.n	8002f7c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	69db      	ldr	r3, [r3, #28]
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d146      	bne.n	8002f4e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ec0:	4b3f      	ldr	r3, [pc, #252]	; (8002fc0 <HAL_RCC_OscConfig+0x4fc>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ec6:	f7ff fb23 	bl	8002510 <HAL_GetTick>
 8002eca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ecc:	e008      	b.n	8002ee0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ece:	f7ff fb1f 	bl	8002510 <HAL_GetTick>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	2b02      	cmp	r3, #2
 8002eda:	d901      	bls.n	8002ee0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002edc:	2303      	movs	r3, #3
 8002ede:	e067      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ee0:	4b35      	ldr	r3, [pc, #212]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d1f0      	bne.n	8002ece <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6a1b      	ldr	r3, [r3, #32]
 8002ef0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ef4:	d108      	bne.n	8002f08 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ef6:	4b30      	ldr	r3, [pc, #192]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	492d      	ldr	r1, [pc, #180]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002f04:	4313      	orrs	r3, r2
 8002f06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f08:	4b2b      	ldr	r3, [pc, #172]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6a19      	ldr	r1, [r3, #32]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f18:	430b      	orrs	r3, r1
 8002f1a:	4927      	ldr	r1, [pc, #156]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f20:	4b27      	ldr	r3, [pc, #156]	; (8002fc0 <HAL_RCC_OscConfig+0x4fc>)
 8002f22:	2201      	movs	r2, #1
 8002f24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f26:	f7ff faf3 	bl	8002510 <HAL_GetTick>
 8002f2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f2c:	e008      	b.n	8002f40 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f2e:	f7ff faef 	bl	8002510 <HAL_GetTick>
 8002f32:	4602      	mov	r2, r0
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	1ad3      	subs	r3, r2, r3
 8002f38:	2b02      	cmp	r3, #2
 8002f3a:	d901      	bls.n	8002f40 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e037      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f40:	4b1d      	ldr	r3, [pc, #116]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d0f0      	beq.n	8002f2e <HAL_RCC_OscConfig+0x46a>
 8002f4c:	e02f      	b.n	8002fae <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f4e:	4b1c      	ldr	r3, [pc, #112]	; (8002fc0 <HAL_RCC_OscConfig+0x4fc>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f54:	f7ff fadc 	bl	8002510 <HAL_GetTick>
 8002f58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f5a:	e008      	b.n	8002f6e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f5c:	f7ff fad8 	bl	8002510 <HAL_GetTick>
 8002f60:	4602      	mov	r2, r0
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	2b02      	cmp	r3, #2
 8002f68:	d901      	bls.n	8002f6e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e020      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f6e:	4b12      	ldr	r3, [pc, #72]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d1f0      	bne.n	8002f5c <HAL_RCC_OscConfig+0x498>
 8002f7a:	e018      	b.n	8002fae <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	69db      	ldr	r3, [r3, #28]
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d101      	bne.n	8002f88 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e013      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f88:	4b0b      	ldr	r3, [pc, #44]	; (8002fb8 <HAL_RCC_OscConfig+0x4f4>)
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a1b      	ldr	r3, [r3, #32]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d106      	bne.n	8002faa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d001      	beq.n	8002fae <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e000      	b.n	8002fb0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3718      	adds	r7, #24
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	40021000 	.word	0x40021000
 8002fbc:	40007000 	.word	0x40007000
 8002fc0:	42420060 	.word	0x42420060

08002fc4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
 8002fcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d101      	bne.n	8002fd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e0d0      	b.n	800317a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fd8:	4b6a      	ldr	r3, [pc, #424]	; (8003184 <HAL_RCC_ClockConfig+0x1c0>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0307 	and.w	r3, r3, #7
 8002fe0:	683a      	ldr	r2, [r7, #0]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d910      	bls.n	8003008 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fe6:	4b67      	ldr	r3, [pc, #412]	; (8003184 <HAL_RCC_ClockConfig+0x1c0>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f023 0207 	bic.w	r2, r3, #7
 8002fee:	4965      	ldr	r1, [pc, #404]	; (8003184 <HAL_RCC_ClockConfig+0x1c0>)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ff6:	4b63      	ldr	r3, [pc, #396]	; (8003184 <HAL_RCC_ClockConfig+0x1c0>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0307 	and.w	r3, r3, #7
 8002ffe:	683a      	ldr	r2, [r7, #0]
 8003000:	429a      	cmp	r2, r3
 8003002:	d001      	beq.n	8003008 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e0b8      	b.n	800317a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0302 	and.w	r3, r3, #2
 8003010:	2b00      	cmp	r3, #0
 8003012:	d020      	beq.n	8003056 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0304 	and.w	r3, r3, #4
 800301c:	2b00      	cmp	r3, #0
 800301e:	d005      	beq.n	800302c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003020:	4b59      	ldr	r3, [pc, #356]	; (8003188 <HAL_RCC_ClockConfig+0x1c4>)
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	4a58      	ldr	r2, [pc, #352]	; (8003188 <HAL_RCC_ClockConfig+0x1c4>)
 8003026:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800302a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0308 	and.w	r3, r3, #8
 8003034:	2b00      	cmp	r3, #0
 8003036:	d005      	beq.n	8003044 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003038:	4b53      	ldr	r3, [pc, #332]	; (8003188 <HAL_RCC_ClockConfig+0x1c4>)
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	4a52      	ldr	r2, [pc, #328]	; (8003188 <HAL_RCC_ClockConfig+0x1c4>)
 800303e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003042:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003044:	4b50      	ldr	r3, [pc, #320]	; (8003188 <HAL_RCC_ClockConfig+0x1c4>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	494d      	ldr	r1, [pc, #308]	; (8003188 <HAL_RCC_ClockConfig+0x1c4>)
 8003052:	4313      	orrs	r3, r2
 8003054:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	2b00      	cmp	r3, #0
 8003060:	d040      	beq.n	80030e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	2b01      	cmp	r3, #1
 8003068:	d107      	bne.n	800307a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800306a:	4b47      	ldr	r3, [pc, #284]	; (8003188 <HAL_RCC_ClockConfig+0x1c4>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d115      	bne.n	80030a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e07f      	b.n	800317a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	2b02      	cmp	r3, #2
 8003080:	d107      	bne.n	8003092 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003082:	4b41      	ldr	r3, [pc, #260]	; (8003188 <HAL_RCC_ClockConfig+0x1c4>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d109      	bne.n	80030a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e073      	b.n	800317a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003092:	4b3d      	ldr	r3, [pc, #244]	; (8003188 <HAL_RCC_ClockConfig+0x1c4>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0302 	and.w	r3, r3, #2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d101      	bne.n	80030a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e06b      	b.n	800317a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030a2:	4b39      	ldr	r3, [pc, #228]	; (8003188 <HAL_RCC_ClockConfig+0x1c4>)
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f023 0203 	bic.w	r2, r3, #3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	4936      	ldr	r1, [pc, #216]	; (8003188 <HAL_RCC_ClockConfig+0x1c4>)
 80030b0:	4313      	orrs	r3, r2
 80030b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030b4:	f7ff fa2c 	bl	8002510 <HAL_GetTick>
 80030b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ba:	e00a      	b.n	80030d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030bc:	f7ff fa28 	bl	8002510 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d901      	bls.n	80030d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e053      	b.n	800317a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030d2:	4b2d      	ldr	r3, [pc, #180]	; (8003188 <HAL_RCC_ClockConfig+0x1c4>)
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f003 020c 	and.w	r2, r3, #12
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d1eb      	bne.n	80030bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030e4:	4b27      	ldr	r3, [pc, #156]	; (8003184 <HAL_RCC_ClockConfig+0x1c0>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0307 	and.w	r3, r3, #7
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d210      	bcs.n	8003114 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030f2:	4b24      	ldr	r3, [pc, #144]	; (8003184 <HAL_RCC_ClockConfig+0x1c0>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f023 0207 	bic.w	r2, r3, #7
 80030fa:	4922      	ldr	r1, [pc, #136]	; (8003184 <HAL_RCC_ClockConfig+0x1c0>)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	4313      	orrs	r3, r2
 8003100:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003102:	4b20      	ldr	r3, [pc, #128]	; (8003184 <HAL_RCC_ClockConfig+0x1c0>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0307 	and.w	r3, r3, #7
 800310a:	683a      	ldr	r2, [r7, #0]
 800310c:	429a      	cmp	r2, r3
 800310e:	d001      	beq.n	8003114 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e032      	b.n	800317a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 0304 	and.w	r3, r3, #4
 800311c:	2b00      	cmp	r3, #0
 800311e:	d008      	beq.n	8003132 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003120:	4b19      	ldr	r3, [pc, #100]	; (8003188 <HAL_RCC_ClockConfig+0x1c4>)
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	4916      	ldr	r1, [pc, #88]	; (8003188 <HAL_RCC_ClockConfig+0x1c4>)
 800312e:	4313      	orrs	r3, r2
 8003130:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0308 	and.w	r3, r3, #8
 800313a:	2b00      	cmp	r3, #0
 800313c:	d009      	beq.n	8003152 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800313e:	4b12      	ldr	r3, [pc, #72]	; (8003188 <HAL_RCC_ClockConfig+0x1c4>)
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	691b      	ldr	r3, [r3, #16]
 800314a:	00db      	lsls	r3, r3, #3
 800314c:	490e      	ldr	r1, [pc, #56]	; (8003188 <HAL_RCC_ClockConfig+0x1c4>)
 800314e:	4313      	orrs	r3, r2
 8003150:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003152:	f000 f821 	bl	8003198 <HAL_RCC_GetSysClockFreq>
 8003156:	4602      	mov	r2, r0
 8003158:	4b0b      	ldr	r3, [pc, #44]	; (8003188 <HAL_RCC_ClockConfig+0x1c4>)
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	091b      	lsrs	r3, r3, #4
 800315e:	f003 030f 	and.w	r3, r3, #15
 8003162:	490a      	ldr	r1, [pc, #40]	; (800318c <HAL_RCC_ClockConfig+0x1c8>)
 8003164:	5ccb      	ldrb	r3, [r1, r3]
 8003166:	fa22 f303 	lsr.w	r3, r2, r3
 800316a:	4a09      	ldr	r2, [pc, #36]	; (8003190 <HAL_RCC_ClockConfig+0x1cc>)
 800316c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800316e:	4b09      	ldr	r3, [pc, #36]	; (8003194 <HAL_RCC_ClockConfig+0x1d0>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4618      	mov	r0, r3
 8003174:	f7ff f98a 	bl	800248c <HAL_InitTick>

  return HAL_OK;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3710      	adds	r7, #16
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop
 8003184:	40022000 	.word	0x40022000
 8003188:	40021000 	.word	0x40021000
 800318c:	08003aa4 	.word	0x08003aa4
 8003190:	20000074 	.word	0x20000074
 8003194:	20000078 	.word	0x20000078

08003198 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003198:	b480      	push	{r7}
 800319a:	b087      	sub	sp, #28
 800319c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800319e:	2300      	movs	r3, #0
 80031a0:	60fb      	str	r3, [r7, #12]
 80031a2:	2300      	movs	r3, #0
 80031a4:	60bb      	str	r3, [r7, #8]
 80031a6:	2300      	movs	r3, #0
 80031a8:	617b      	str	r3, [r7, #20]
 80031aa:	2300      	movs	r3, #0
 80031ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80031ae:	2300      	movs	r3, #0
 80031b0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80031b2:	4b1e      	ldr	r3, [pc, #120]	; (800322c <HAL_RCC_GetSysClockFreq+0x94>)
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f003 030c 	and.w	r3, r3, #12
 80031be:	2b04      	cmp	r3, #4
 80031c0:	d002      	beq.n	80031c8 <HAL_RCC_GetSysClockFreq+0x30>
 80031c2:	2b08      	cmp	r3, #8
 80031c4:	d003      	beq.n	80031ce <HAL_RCC_GetSysClockFreq+0x36>
 80031c6:	e027      	b.n	8003218 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80031c8:	4b19      	ldr	r3, [pc, #100]	; (8003230 <HAL_RCC_GetSysClockFreq+0x98>)
 80031ca:	613b      	str	r3, [r7, #16]
      break;
 80031cc:	e027      	b.n	800321e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	0c9b      	lsrs	r3, r3, #18
 80031d2:	f003 030f 	and.w	r3, r3, #15
 80031d6:	4a17      	ldr	r2, [pc, #92]	; (8003234 <HAL_RCC_GetSysClockFreq+0x9c>)
 80031d8:	5cd3      	ldrb	r3, [r2, r3]
 80031da:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d010      	beq.n	8003208 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80031e6:	4b11      	ldr	r3, [pc, #68]	; (800322c <HAL_RCC_GetSysClockFreq+0x94>)
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	0c5b      	lsrs	r3, r3, #17
 80031ec:	f003 0301 	and.w	r3, r3, #1
 80031f0:	4a11      	ldr	r2, [pc, #68]	; (8003238 <HAL_RCC_GetSysClockFreq+0xa0>)
 80031f2:	5cd3      	ldrb	r3, [r2, r3]
 80031f4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4a0d      	ldr	r2, [pc, #52]	; (8003230 <HAL_RCC_GetSysClockFreq+0x98>)
 80031fa:	fb02 f203 	mul.w	r2, r2, r3
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	fbb2 f3f3 	udiv	r3, r2, r3
 8003204:	617b      	str	r3, [r7, #20]
 8003206:	e004      	b.n	8003212 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	4a0c      	ldr	r2, [pc, #48]	; (800323c <HAL_RCC_GetSysClockFreq+0xa4>)
 800320c:	fb02 f303 	mul.w	r3, r2, r3
 8003210:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	613b      	str	r3, [r7, #16]
      break;
 8003216:	e002      	b.n	800321e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003218:	4b05      	ldr	r3, [pc, #20]	; (8003230 <HAL_RCC_GetSysClockFreq+0x98>)
 800321a:	613b      	str	r3, [r7, #16]
      break;
 800321c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800321e:	693b      	ldr	r3, [r7, #16]
}
 8003220:	4618      	mov	r0, r3
 8003222:	371c      	adds	r7, #28
 8003224:	46bd      	mov	sp, r7
 8003226:	bc80      	pop	{r7}
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop
 800322c:	40021000 	.word	0x40021000
 8003230:	007a1200 	.word	0x007a1200
 8003234:	08003ab4 	.word	0x08003ab4
 8003238:	08003ac4 	.word	0x08003ac4
 800323c:	003d0900 	.word	0x003d0900

08003240 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003240:	b480      	push	{r7}
 8003242:	b085      	sub	sp, #20
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003248:	4b0a      	ldr	r3, [pc, #40]	; (8003274 <RCC_Delay+0x34>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a0a      	ldr	r2, [pc, #40]	; (8003278 <RCC_Delay+0x38>)
 800324e:	fba2 2303 	umull	r2, r3, r2, r3
 8003252:	0a5b      	lsrs	r3, r3, #9
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	fb02 f303 	mul.w	r3, r2, r3
 800325a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800325c:	bf00      	nop
  }
  while (Delay --);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	1e5a      	subs	r2, r3, #1
 8003262:	60fa      	str	r2, [r7, #12]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d1f9      	bne.n	800325c <RCC_Delay+0x1c>
}
 8003268:	bf00      	nop
 800326a:	bf00      	nop
 800326c:	3714      	adds	r7, #20
 800326e:	46bd      	mov	sp, r7
 8003270:	bc80      	pop	{r7}
 8003272:	4770      	bx	lr
 8003274:	20000074 	.word	0x20000074
 8003278:	10624dd3 	.word	0x10624dd3

0800327c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d101      	bne.n	800328e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e041      	b.n	8003312 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003294:	b2db      	uxtb	r3, r3
 8003296:	2b00      	cmp	r3, #0
 8003298:	d106      	bne.n	80032a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2200      	movs	r2, #0
 800329e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f7ff f85a 	bl	800235c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2202      	movs	r2, #2
 80032ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	3304      	adds	r3, #4
 80032b8:	4619      	mov	r1, r3
 80032ba:	4610      	mov	r0, r2
 80032bc:	f000 fa56 	bl	800376c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2201      	movs	r2, #1
 80032c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2201      	movs	r2, #1
 80032cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2201      	movs	r2, #1
 80032d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003310:	2300      	movs	r3, #0
}
 8003312:	4618      	mov	r0, r3
 8003314:	3708      	adds	r7, #8
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
	...

0800331c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800331c:	b480      	push	{r7}
 800331e:	b085      	sub	sp, #20
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800332a:	b2db      	uxtb	r3, r3
 800332c:	2b01      	cmp	r3, #1
 800332e:	d001      	beq.n	8003334 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e035      	b.n	80033a0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2202      	movs	r2, #2
 8003338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68da      	ldr	r2, [r3, #12]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f042 0201 	orr.w	r2, r2, #1
 800334a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a16      	ldr	r2, [pc, #88]	; (80033ac <HAL_TIM_Base_Start_IT+0x90>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d009      	beq.n	800336a <HAL_TIM_Base_Start_IT+0x4e>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800335e:	d004      	beq.n	800336a <HAL_TIM_Base_Start_IT+0x4e>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a12      	ldr	r2, [pc, #72]	; (80033b0 <HAL_TIM_Base_Start_IT+0x94>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d111      	bne.n	800338e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	f003 0307 	and.w	r3, r3, #7
 8003374:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2b06      	cmp	r3, #6
 800337a:	d010      	beq.n	800339e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f042 0201 	orr.w	r2, r2, #1
 800338a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800338c:	e007      	b.n	800339e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f042 0201 	orr.w	r2, r2, #1
 800339c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800339e:	2300      	movs	r3, #0
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3714      	adds	r7, #20
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bc80      	pop	{r7}
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	40012c00 	.word	0x40012c00
 80033b0:	40000400 	.word	0x40000400

080033b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b084      	sub	sp, #16
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	68db      	ldr	r3, [r3, #12]
 80033c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	691b      	ldr	r3, [r3, #16]
 80033ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	f003 0302 	and.w	r3, r3, #2
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d020      	beq.n	8003418 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f003 0302 	and.w	r3, r3, #2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d01b      	beq.n	8003418 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f06f 0202 	mvn.w	r2, #2
 80033e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2201      	movs	r2, #1
 80033ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	699b      	ldr	r3, [r3, #24]
 80033f6:	f003 0303 	and.w	r3, r3, #3
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d003      	beq.n	8003406 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f000 f998 	bl	8003734 <HAL_TIM_IC_CaptureCallback>
 8003404:	e005      	b.n	8003412 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f000 f98b 	bl	8003722 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f000 f99a 	bl	8003746 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	f003 0304 	and.w	r3, r3, #4
 800341e:	2b00      	cmp	r3, #0
 8003420:	d020      	beq.n	8003464 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f003 0304 	and.w	r3, r3, #4
 8003428:	2b00      	cmp	r3, #0
 800342a:	d01b      	beq.n	8003464 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f06f 0204 	mvn.w	r2, #4
 8003434:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2202      	movs	r2, #2
 800343a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003446:	2b00      	cmp	r3, #0
 8003448:	d003      	beq.n	8003452 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f000 f972 	bl	8003734 <HAL_TIM_IC_CaptureCallback>
 8003450:	e005      	b.n	800345e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 f965 	bl	8003722 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003458:	6878      	ldr	r0, [r7, #4]
 800345a:	f000 f974 	bl	8003746 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	f003 0308 	and.w	r3, r3, #8
 800346a:	2b00      	cmp	r3, #0
 800346c:	d020      	beq.n	80034b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f003 0308 	and.w	r3, r3, #8
 8003474:	2b00      	cmp	r3, #0
 8003476:	d01b      	beq.n	80034b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f06f 0208 	mvn.w	r2, #8
 8003480:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2204      	movs	r2, #4
 8003486:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	69db      	ldr	r3, [r3, #28]
 800348e:	f003 0303 	and.w	r3, r3, #3
 8003492:	2b00      	cmp	r3, #0
 8003494:	d003      	beq.n	800349e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	f000 f94c 	bl	8003734 <HAL_TIM_IC_CaptureCallback>
 800349c:	e005      	b.n	80034aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 f93f 	bl	8003722 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f000 f94e 	bl	8003746 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2200      	movs	r2, #0
 80034ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	f003 0310 	and.w	r3, r3, #16
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d020      	beq.n	80034fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	f003 0310 	and.w	r3, r3, #16
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d01b      	beq.n	80034fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f06f 0210 	mvn.w	r2, #16
 80034cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2208      	movs	r2, #8
 80034d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	69db      	ldr	r3, [r3, #28]
 80034da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d003      	beq.n	80034ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 f926 	bl	8003734 <HAL_TIM_IC_CaptureCallback>
 80034e8:	e005      	b.n	80034f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 f919 	bl	8003722 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f000 f928 	bl	8003746 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	f003 0301 	and.w	r3, r3, #1
 8003502:	2b00      	cmp	r3, #0
 8003504:	d00c      	beq.n	8003520 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f003 0301 	and.w	r3, r3, #1
 800350c:	2b00      	cmp	r3, #0
 800350e:	d007      	beq.n	8003520 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f06f 0201 	mvn.w	r2, #1
 8003518:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f7fe fcd4 	bl	8001ec8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003526:	2b00      	cmp	r3, #0
 8003528:	d00c      	beq.n	8003544 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003530:	2b00      	cmp	r3, #0
 8003532:	d007      	beq.n	8003544 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800353c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f000 fa6f 	bl	8003a22 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800354a:	2b00      	cmp	r3, #0
 800354c:	d00c      	beq.n	8003568 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003554:	2b00      	cmp	r3, #0
 8003556:	d007      	beq.n	8003568 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003560:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f000 f8f8 	bl	8003758 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	f003 0320 	and.w	r3, r3, #32
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00c      	beq.n	800358c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f003 0320 	and.w	r3, r3, #32
 8003578:	2b00      	cmp	r3, #0
 800357a:	d007      	beq.n	800358c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f06f 0220 	mvn.w	r2, #32
 8003584:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f000 fa42 	bl	8003a10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800358c:	bf00      	nop
 800358e:	3710      	adds	r7, #16
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}

08003594 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b084      	sub	sp, #16
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800359e:	2300      	movs	r3, #0
 80035a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d101      	bne.n	80035b0 <HAL_TIM_ConfigClockSource+0x1c>
 80035ac:	2302      	movs	r3, #2
 80035ae:	e0b4      	b.n	800371a <HAL_TIM_ConfigClockSource+0x186>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2202      	movs	r2, #2
 80035bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80035ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80035d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68ba      	ldr	r2, [r7, #8]
 80035de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035e8:	d03e      	beq.n	8003668 <HAL_TIM_ConfigClockSource+0xd4>
 80035ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035ee:	f200 8087 	bhi.w	8003700 <HAL_TIM_ConfigClockSource+0x16c>
 80035f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035f6:	f000 8086 	beq.w	8003706 <HAL_TIM_ConfigClockSource+0x172>
 80035fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035fe:	d87f      	bhi.n	8003700 <HAL_TIM_ConfigClockSource+0x16c>
 8003600:	2b70      	cmp	r3, #112	; 0x70
 8003602:	d01a      	beq.n	800363a <HAL_TIM_ConfigClockSource+0xa6>
 8003604:	2b70      	cmp	r3, #112	; 0x70
 8003606:	d87b      	bhi.n	8003700 <HAL_TIM_ConfigClockSource+0x16c>
 8003608:	2b60      	cmp	r3, #96	; 0x60
 800360a:	d050      	beq.n	80036ae <HAL_TIM_ConfigClockSource+0x11a>
 800360c:	2b60      	cmp	r3, #96	; 0x60
 800360e:	d877      	bhi.n	8003700 <HAL_TIM_ConfigClockSource+0x16c>
 8003610:	2b50      	cmp	r3, #80	; 0x50
 8003612:	d03c      	beq.n	800368e <HAL_TIM_ConfigClockSource+0xfa>
 8003614:	2b50      	cmp	r3, #80	; 0x50
 8003616:	d873      	bhi.n	8003700 <HAL_TIM_ConfigClockSource+0x16c>
 8003618:	2b40      	cmp	r3, #64	; 0x40
 800361a:	d058      	beq.n	80036ce <HAL_TIM_ConfigClockSource+0x13a>
 800361c:	2b40      	cmp	r3, #64	; 0x40
 800361e:	d86f      	bhi.n	8003700 <HAL_TIM_ConfigClockSource+0x16c>
 8003620:	2b30      	cmp	r3, #48	; 0x30
 8003622:	d064      	beq.n	80036ee <HAL_TIM_ConfigClockSource+0x15a>
 8003624:	2b30      	cmp	r3, #48	; 0x30
 8003626:	d86b      	bhi.n	8003700 <HAL_TIM_ConfigClockSource+0x16c>
 8003628:	2b20      	cmp	r3, #32
 800362a:	d060      	beq.n	80036ee <HAL_TIM_ConfigClockSource+0x15a>
 800362c:	2b20      	cmp	r3, #32
 800362e:	d867      	bhi.n	8003700 <HAL_TIM_ConfigClockSource+0x16c>
 8003630:	2b00      	cmp	r3, #0
 8003632:	d05c      	beq.n	80036ee <HAL_TIM_ConfigClockSource+0x15a>
 8003634:	2b10      	cmp	r3, #16
 8003636:	d05a      	beq.n	80036ee <HAL_TIM_ConfigClockSource+0x15a>
 8003638:	e062      	b.n	8003700 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6818      	ldr	r0, [r3, #0]
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	6899      	ldr	r1, [r3, #8]
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	685a      	ldr	r2, [r3, #4]
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	f000 f96a 	bl	8003922 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800365c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	68ba      	ldr	r2, [r7, #8]
 8003664:	609a      	str	r2, [r3, #8]
      break;
 8003666:	e04f      	b.n	8003708 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6818      	ldr	r0, [r3, #0]
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	6899      	ldr	r1, [r3, #8]
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	685a      	ldr	r2, [r3, #4]
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	68db      	ldr	r3, [r3, #12]
 8003678:	f000 f953 	bl	8003922 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	689a      	ldr	r2, [r3, #8]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800368a:	609a      	str	r2, [r3, #8]
      break;
 800368c:	e03c      	b.n	8003708 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6818      	ldr	r0, [r3, #0]
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	6859      	ldr	r1, [r3, #4]
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	461a      	mov	r2, r3
 800369c:	f000 f8ca 	bl	8003834 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	2150      	movs	r1, #80	; 0x50
 80036a6:	4618      	mov	r0, r3
 80036a8:	f000 f921 	bl	80038ee <TIM_ITRx_SetConfig>
      break;
 80036ac:	e02c      	b.n	8003708 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6818      	ldr	r0, [r3, #0]
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	6859      	ldr	r1, [r3, #4]
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	68db      	ldr	r3, [r3, #12]
 80036ba:	461a      	mov	r2, r3
 80036bc:	f000 f8e8 	bl	8003890 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2160      	movs	r1, #96	; 0x60
 80036c6:	4618      	mov	r0, r3
 80036c8:	f000 f911 	bl	80038ee <TIM_ITRx_SetConfig>
      break;
 80036cc:	e01c      	b.n	8003708 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6818      	ldr	r0, [r3, #0]
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	6859      	ldr	r1, [r3, #4]
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	461a      	mov	r2, r3
 80036dc:	f000 f8aa 	bl	8003834 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2140      	movs	r1, #64	; 0x40
 80036e6:	4618      	mov	r0, r3
 80036e8:	f000 f901 	bl	80038ee <TIM_ITRx_SetConfig>
      break;
 80036ec:	e00c      	b.n	8003708 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4619      	mov	r1, r3
 80036f8:	4610      	mov	r0, r2
 80036fa:	f000 f8f8 	bl	80038ee <TIM_ITRx_SetConfig>
      break;
 80036fe:	e003      	b.n	8003708 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	73fb      	strb	r3, [r7, #15]
      break;
 8003704:	e000      	b.n	8003708 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003706:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003718:	7bfb      	ldrb	r3, [r7, #15]
}
 800371a:	4618      	mov	r0, r3
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003722:	b480      	push	{r7}
 8003724:	b083      	sub	sp, #12
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800372a:	bf00      	nop
 800372c:	370c      	adds	r7, #12
 800372e:	46bd      	mov	sp, r7
 8003730:	bc80      	pop	{r7}
 8003732:	4770      	bx	lr

08003734 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003734:	b480      	push	{r7}
 8003736:	b083      	sub	sp, #12
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800373c:	bf00      	nop
 800373e:	370c      	adds	r7, #12
 8003740:	46bd      	mov	sp, r7
 8003742:	bc80      	pop	{r7}
 8003744:	4770      	bx	lr

08003746 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003746:	b480      	push	{r7}
 8003748:	b083      	sub	sp, #12
 800374a:	af00      	add	r7, sp, #0
 800374c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800374e:	bf00      	nop
 8003750:	370c      	adds	r7, #12
 8003752:	46bd      	mov	sp, r7
 8003754:	bc80      	pop	{r7}
 8003756:	4770      	bx	lr

08003758 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003760:	bf00      	nop
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	bc80      	pop	{r7}
 8003768:	4770      	bx	lr
	...

0800376c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	4a2b      	ldr	r2, [pc, #172]	; (800382c <TIM_Base_SetConfig+0xc0>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d007      	beq.n	8003794 <TIM_Base_SetConfig+0x28>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800378a:	d003      	beq.n	8003794 <TIM_Base_SetConfig+0x28>
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	4a28      	ldr	r2, [pc, #160]	; (8003830 <TIM_Base_SetConfig+0xc4>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d108      	bne.n	80037a6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800379a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	68fa      	ldr	r2, [r7, #12]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a20      	ldr	r2, [pc, #128]	; (800382c <TIM_Base_SetConfig+0xc0>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d007      	beq.n	80037be <TIM_Base_SetConfig+0x52>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037b4:	d003      	beq.n	80037be <TIM_Base_SetConfig+0x52>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a1d      	ldr	r2, [pc, #116]	; (8003830 <TIM_Base_SetConfig+0xc4>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d108      	bne.n	80037d0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	68db      	ldr	r3, [r3, #12]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	4313      	orrs	r3, r2
 80037ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	695b      	ldr	r3, [r3, #20]
 80037da:	4313      	orrs	r3, r2
 80037dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	68fa      	ldr	r2, [r7, #12]
 80037e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	689a      	ldr	r2, [r3, #8]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	4a0d      	ldr	r2, [pc, #52]	; (800382c <TIM_Base_SetConfig+0xc0>)
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d103      	bne.n	8003804 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	691a      	ldr	r2, [r3, #16]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2201      	movs	r2, #1
 8003808:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	f003 0301 	and.w	r3, r3, #1
 8003812:	2b00      	cmp	r3, #0
 8003814:	d005      	beq.n	8003822 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	691b      	ldr	r3, [r3, #16]
 800381a:	f023 0201 	bic.w	r2, r3, #1
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	611a      	str	r2, [r3, #16]
  }
}
 8003822:	bf00      	nop
 8003824:	3714      	adds	r7, #20
 8003826:	46bd      	mov	sp, r7
 8003828:	bc80      	pop	{r7}
 800382a:	4770      	bx	lr
 800382c:	40012c00 	.word	0x40012c00
 8003830:	40000400 	.word	0x40000400

08003834 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003834:	b480      	push	{r7}
 8003836:	b087      	sub	sp, #28
 8003838:	af00      	add	r7, sp, #0
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	60b9      	str	r1, [r7, #8]
 800383e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6a1b      	ldr	r3, [r3, #32]
 8003844:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6a1b      	ldr	r3, [r3, #32]
 800384a:	f023 0201 	bic.w	r2, r3, #1
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800385e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	011b      	lsls	r3, r3, #4
 8003864:	693a      	ldr	r2, [r7, #16]
 8003866:	4313      	orrs	r3, r2
 8003868:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	f023 030a 	bic.w	r3, r3, #10
 8003870:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003872:	697a      	ldr	r2, [r7, #20]
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	4313      	orrs	r3, r2
 8003878:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	693a      	ldr	r2, [r7, #16]
 800387e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	697a      	ldr	r2, [r7, #20]
 8003884:	621a      	str	r2, [r3, #32]
}
 8003886:	bf00      	nop
 8003888:	371c      	adds	r7, #28
 800388a:	46bd      	mov	sp, r7
 800388c:	bc80      	pop	{r7}
 800388e:	4770      	bx	lr

08003890 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003890:	b480      	push	{r7}
 8003892:	b087      	sub	sp, #28
 8003894:	af00      	add	r7, sp, #0
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6a1b      	ldr	r3, [r3, #32]
 80038a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	6a1b      	ldr	r3, [r3, #32]
 80038a6:	f023 0210 	bic.w	r2, r3, #16
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	699b      	ldr	r3, [r3, #24]
 80038b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80038ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	031b      	lsls	r3, r3, #12
 80038c0:	693a      	ldr	r2, [r7, #16]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80038cc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	011b      	lsls	r3, r3, #4
 80038d2:	697a      	ldr	r2, [r7, #20]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	693a      	ldr	r2, [r7, #16]
 80038dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	697a      	ldr	r2, [r7, #20]
 80038e2:	621a      	str	r2, [r3, #32]
}
 80038e4:	bf00      	nop
 80038e6:	371c      	adds	r7, #28
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bc80      	pop	{r7}
 80038ec:	4770      	bx	lr

080038ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80038ee:	b480      	push	{r7}
 80038f0:	b085      	sub	sp, #20
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
 80038f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003904:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003906:	683a      	ldr	r2, [r7, #0]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	4313      	orrs	r3, r2
 800390c:	f043 0307 	orr.w	r3, r3, #7
 8003910:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	68fa      	ldr	r2, [r7, #12]
 8003916:	609a      	str	r2, [r3, #8]
}
 8003918:	bf00      	nop
 800391a:	3714      	adds	r7, #20
 800391c:	46bd      	mov	sp, r7
 800391e:	bc80      	pop	{r7}
 8003920:	4770      	bx	lr

08003922 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003922:	b480      	push	{r7}
 8003924:	b087      	sub	sp, #28
 8003926:	af00      	add	r7, sp, #0
 8003928:	60f8      	str	r0, [r7, #12]
 800392a:	60b9      	str	r1, [r7, #8]
 800392c:	607a      	str	r2, [r7, #4]
 800392e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800393c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	021a      	lsls	r2, r3, #8
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	431a      	orrs	r2, r3
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	4313      	orrs	r3, r2
 800394a:	697a      	ldr	r2, [r7, #20]
 800394c:	4313      	orrs	r3, r2
 800394e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	697a      	ldr	r2, [r7, #20]
 8003954:	609a      	str	r2, [r3, #8]
}
 8003956:	bf00      	nop
 8003958:	371c      	adds	r7, #28
 800395a:	46bd      	mov	sp, r7
 800395c:	bc80      	pop	{r7}
 800395e:	4770      	bx	lr

08003960 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003960:	b480      	push	{r7}
 8003962:	b085      	sub	sp, #20
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003970:	2b01      	cmp	r3, #1
 8003972:	d101      	bne.n	8003978 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003974:	2302      	movs	r3, #2
 8003976:	e041      	b.n	80039fc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2202      	movs	r2, #2
 8003984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800399e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	68fa      	ldr	r2, [r7, #12]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	68fa      	ldr	r2, [r7, #12]
 80039b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a14      	ldr	r2, [pc, #80]	; (8003a08 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d009      	beq.n	80039d0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039c4:	d004      	beq.n	80039d0 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a10      	ldr	r2, [pc, #64]	; (8003a0c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d10c      	bne.n	80039ea <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039d6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	68ba      	ldr	r2, [r7, #8]
 80039de:	4313      	orrs	r3, r2
 80039e0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	68ba      	ldr	r2, [r7, #8]
 80039e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2201      	movs	r2, #1
 80039ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80039fa:	2300      	movs	r3, #0
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	3714      	adds	r7, #20
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bc80      	pop	{r7}
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	40012c00 	.word	0x40012c00
 8003a0c:	40000400 	.word	0x40000400

08003a10 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003a18:	bf00      	nop
 8003a1a:	370c      	adds	r7, #12
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bc80      	pop	{r7}
 8003a20:	4770      	bx	lr

08003a22 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003a22:	b480      	push	{r7}
 8003a24:	b083      	sub	sp, #12
 8003a26:	af00      	add	r7, sp, #0
 8003a28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003a2a:	bf00      	nop
 8003a2c:	370c      	adds	r7, #12
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bc80      	pop	{r7}
 8003a32:	4770      	bx	lr

08003a34 <__libc_init_array>:
 8003a34:	b570      	push	{r4, r5, r6, lr}
 8003a36:	2600      	movs	r6, #0
 8003a38:	4d0c      	ldr	r5, [pc, #48]	; (8003a6c <__libc_init_array+0x38>)
 8003a3a:	4c0d      	ldr	r4, [pc, #52]	; (8003a70 <__libc_init_array+0x3c>)
 8003a3c:	1b64      	subs	r4, r4, r5
 8003a3e:	10a4      	asrs	r4, r4, #2
 8003a40:	42a6      	cmp	r6, r4
 8003a42:	d109      	bne.n	8003a58 <__libc_init_array+0x24>
 8003a44:	f000 f822 	bl	8003a8c <_init>
 8003a48:	2600      	movs	r6, #0
 8003a4a:	4d0a      	ldr	r5, [pc, #40]	; (8003a74 <__libc_init_array+0x40>)
 8003a4c:	4c0a      	ldr	r4, [pc, #40]	; (8003a78 <__libc_init_array+0x44>)
 8003a4e:	1b64      	subs	r4, r4, r5
 8003a50:	10a4      	asrs	r4, r4, #2
 8003a52:	42a6      	cmp	r6, r4
 8003a54:	d105      	bne.n	8003a62 <__libc_init_array+0x2e>
 8003a56:	bd70      	pop	{r4, r5, r6, pc}
 8003a58:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a5c:	4798      	blx	r3
 8003a5e:	3601      	adds	r6, #1
 8003a60:	e7ee      	b.n	8003a40 <__libc_init_array+0xc>
 8003a62:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a66:	4798      	blx	r3
 8003a68:	3601      	adds	r6, #1
 8003a6a:	e7f2      	b.n	8003a52 <__libc_init_array+0x1e>
 8003a6c:	08003ac8 	.word	0x08003ac8
 8003a70:	08003ac8 	.word	0x08003ac8
 8003a74:	08003ac8 	.word	0x08003ac8
 8003a78:	08003acc 	.word	0x08003acc

08003a7c <memset>:
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	4402      	add	r2, r0
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d100      	bne.n	8003a86 <memset+0xa>
 8003a84:	4770      	bx	lr
 8003a86:	f803 1b01 	strb.w	r1, [r3], #1
 8003a8a:	e7f9      	b.n	8003a80 <memset+0x4>

08003a8c <_init>:
 8003a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a8e:	bf00      	nop
 8003a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a92:	bc08      	pop	{r3}
 8003a94:	469e      	mov	lr, r3
 8003a96:	4770      	bx	lr

08003a98 <_fini>:
 8003a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a9a:	bf00      	nop
 8003a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a9e:	bc08      	pop	{r3}
 8003aa0:	469e      	mov	lr, r3
 8003aa2:	4770      	bx	lr
