{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 22:17:00 2017 " "Info: Processing started: Tue May 16 22:17:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[1\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[1\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[5\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[5\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[4\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[4\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[0\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[0\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[7\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[7\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[2\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[2\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[3\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[3\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "WASDDecoder:u1\|Keyboard:u0\|scancode\[6\] " "Warning: Node \"WASDDecoder:u1\|Keyboard:u0\|scancode\[6\]\" is a latch" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_100MHz " "Info: Assuming node \"CLK_100MHz\" is an undefined clock" {  } { { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_100MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "WASDDecoder:u1\|Keyboard:u0\|loe " "Info: Detected ripple clock \"WASDDecoder:u1\|Keyboard:u0\|loe\" as buffer" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 34 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "WASDDecoder:u1\|Keyboard:u0\|loe" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClkDivider:u0\|l_clkout " "Info: Detected ripple clock \"ClkDivider:u0\|l_clkout\" as buffer" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkDivider:u0\|l_clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:u3\|l_CLK_50MHz " "Info: Detected ripple clock \"VGA640480:u3\|l_CLK_50MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 32 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA640480:u3\|l_CLK_50MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:u3\|CLK_25MHz " "Info: Detected ripple clock \"VGA640480:u3\|CLK_25MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 32 -1 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA640480:u3\|CLK_25MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_100MHz register WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] register ClientLogic:u2\|y\[9\] 141.6 MHz 7.062 ns Internal " "Info: Clock \"CLK_100MHz\" has Internal fmax of 141.6 MHz between source register \"WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]\" and destination register \"ClientLogic:u2\|y\[9\]\" (period= 7.062 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest register register " "Info: + Longest register to register delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] 1 REG LCFF_X86_Y39_N23 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X86_Y39_N23; Fanout = 19; REG Node = 'WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboarddecoder.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.621 ns) 1.411 ns ClientLogic:u2\|Add6~6 2 COMB LCCOMB_X86_Y39_N4 2 " "Info: 2: + IC(0.790 ns) + CELL(0.621 ns) = 1.411 ns; Loc. = LCCOMB_X86_Y39_N4; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] ClientLogic:u2|Add6~6 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.497 ns ClientLogic:u2\|Add6~8 3 COMB LCCOMB_X86_Y39_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.497 ns; Loc. = LCCOMB_X86_Y39_N6; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~8'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~6 ClientLogic:u2|Add6~8 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.583 ns ClientLogic:u2\|Add6~10 4 COMB LCCOMB_X86_Y39_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.583 ns; Loc. = LCCOMB_X86_Y39_N8; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~8 ClientLogic:u2|Add6~10 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.669 ns ClientLogic:u2\|Add6~12 5 COMB LCCOMB_X86_Y39_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.669 ns; Loc. = LCCOMB_X86_Y39_N10; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~12'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~10 ClientLogic:u2|Add6~12 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.755 ns ClientLogic:u2\|Add6~14 6 COMB LCCOMB_X86_Y39_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.755 ns; Loc. = LCCOMB_X86_Y39_N12; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~14'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~12 ClientLogic:u2|Add6~14 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.945 ns ClientLogic:u2\|Add6~16 7 COMB LCCOMB_X86_Y39_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 1.945 ns; Loc. = LCCOMB_X86_Y39_N14; Fanout = 2; COMB Node = 'ClientLogic:u2\|Add6~16'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { ClientLogic:u2|Add6~14 ClientLogic:u2|Add6~16 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.031 ns ClientLogic:u2\|Add6~18 8 COMB LCCOMB_X86_Y39_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.031 ns; Loc. = LCCOMB_X86_Y39_N16; Fanout = 1; COMB Node = 'ClientLogic:u2\|Add6~18'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|Add6~16 ClientLogic:u2|Add6~18 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.537 ns ClientLogic:u2\|Add6~19 9 COMB LCCOMB_X86_Y39_N18 1 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 2.537 ns; Loc. = LCCOMB_X86_Y39_N18; Fanout = 1; COMB Node = 'ClientLogic:u2\|Add6~19'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ClientLogic:u2|Add6~18 ClientLogic:u2|Add6~19 } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.645 ns ClientLogic:u2\|y\[9\] 10 REG LCFF_X86_Y39_N19 2 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 2.645 ns; Loc. = LCFF_X86_Y39_N19; Fanout = 2; REG Node = 'ClientLogic:u2\|y\[9\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ClientLogic:u2|Add6~19 ClientLogic:u2|y[9] } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 70.13 % ) " "Info: Total cell delay = 1.855 ns ( 70.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.790 ns ( 29.87 % ) " "Info: Total interconnect delay = 0.790 ns ( 29.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] ClientLogic:u2|Add6~6 ClientLogic:u2|Add6~8 ClientLogic:u2|Add6~10 ClientLogic:u2|Add6~12 ClientLogic:u2|Add6~14 ClientLogic:u2|Add6~16 ClientLogic:u2|Add6~18 ClientLogic:u2|Add6~19 ClientLogic:u2|y[9] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] {} ClientLogic:u2|Add6~6 {} ClientLogic:u2|Add6~8 {} ClientLogic:u2|Add6~10 {} ClientLogic:u2|Add6~12 {} ClientLogic:u2|Add6~14 {} ClientLogic:u2|Add6~16 {} ClientLogic:u2|Add6~18 {} ClientLogic:u2|Add6~19 {} ClientLogic:u2|y[9] {} } { 0.000ns 0.790ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.622 ns - Smallest " "Info: - Smallest clock skew is -0.622 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 10.120 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_100MHz\" to destination register is 10.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.970 ns) 3.000 ns ClkDivider:u0\|l_clkout 2 REG LCFF_X1_Y24_N27 2 " "Info: 2: + IC(0.930 ns) + CELL(0.970 ns) = 3.000 ns; Loc. = LCFF_X1_Y24_N27; Fanout = 2; REG Node = 'ClkDivider:u0\|l_clkout'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { CLK_100MHz ClkDivider:u0|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.055 ns) + CELL(0.000 ns) 8.055 ns ClkDivider:u0\|l_clkout~clkctrl 3 COMB CLKCTRL_G3 42 " "Info: 3: + IC(5.055 ns) + CELL(0.000 ns) = 8.055 ns; Loc. = CLKCTRL_G3; Fanout = 42; COMB Node = 'ClkDivider:u0\|l_clkout~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.055 ns" { ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.399 ns) + CELL(0.666 ns) 10.120 ns ClientLogic:u2\|y\[9\] 4 REG LCFF_X86_Y39_N19 2 " "Info: 4: + IC(1.399 ns) + CELL(0.666 ns) = 10.120 ns; Loc. = LCFF_X86_Y39_N19; Fanout = 2; REG Node = 'ClientLogic:u2\|y\[9\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { ClkDivider:u0|l_clkout~clkctrl ClientLogic:u2|y[9] } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 27.04 % ) " "Info: Total cell delay = 2.736 ns ( 27.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.384 ns ( 72.96 % ) " "Info: Total interconnect delay = 7.384 ns ( 72.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.120 ns" { CLK_100MHz ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl ClientLogic:u2|y[9] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.120 ns" { CLK_100MHz {} CLK_100MHz~combout {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} ClientLogic:u2|y[9] {} } { 0.000ns 0.000ns 0.930ns 5.055ns 1.399ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 10.742 ns - Longest register " "Info: - Longest clock path from clock \"CLK_100MHz\" to source register is 10.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.024 ns) + CELL(0.970 ns) 6.094 ns WASDDecoder:u1\|Keyboard:u0\|loe 2 REG LCFF_X88_Y39_N23 1 " "Info: 2: + IC(4.024 ns) + CELL(0.970 ns) = 6.094 ns; Loc. = LCFF_X88_Y39_N23; Fanout = 1; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|loe'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.994 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.568 ns) + CELL(0.000 ns) 8.662 ns WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl 3 COMB CLKCTRL_G7 11 " "Info: 3: + IC(2.568 ns) + CELL(0.000 ns) = 8.662 ns; Loc. = CLKCTRL_G7; Fanout = 11; COMB Node = 'WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.666 ns) 10.742 ns WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\] 4 REG LCFF_X86_Y39_N23 19 " "Info: 4: + IC(1.414 ns) + CELL(0.666 ns) = 10.742 ns; Loc. = LCFF_X86_Y39_N23; Fanout = 19; REG Node = 'WASDDecoder:u1\|KeyboardDecoder:u1\|lwasdPressed\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboarddecoder.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 25.47 % ) " "Info: Total cell delay = 2.736 ns ( 25.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.006 ns ( 74.53 % ) " "Info: Total interconnect delay = 8.006 ns ( 74.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.742 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.742 ns" { CLK_100MHz {} CLK_100MHz~combout {} WASDDecoder:u1|Keyboard:u0|loe {} WASDDecoder:u1|Keyboard:u0|loe~clkctrl {} WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] {} } { 0.000ns 0.000ns 4.024ns 2.568ns 1.414ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.120 ns" { CLK_100MHz ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl ClientLogic:u2|y[9] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.120 ns" { CLK_100MHz {} CLK_100MHz~combout {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} ClientLogic:u2|y[9] {} } { 0.000ns 0.000ns 0.930ns 5.055ns 1.399ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.742 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.742 ns" { CLK_100MHz {} CLK_100MHz~combout {} WASDDecoder:u1|Keyboard:u0|loe {} WASDDecoder:u1|Keyboard:u0|loe~clkctrl {} WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] {} } { 0.000ns 0.000ns 4.024ns 2.568ns 1.414ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboarddecoder.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../src/keydecoder/keyboarddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboarddecoder.vhd" 24 -1 0 } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 32 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] ClientLogic:u2|Add6~6 ClientLogic:u2|Add6~8 ClientLogic:u2|Add6~10 ClientLogic:u2|Add6~12 ClientLogic:u2|Add6~14 ClientLogic:u2|Add6~16 ClientLogic:u2|Add6~18 ClientLogic:u2|Add6~19 ClientLogic:u2|y[9] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] {} ClientLogic:u2|Add6~6 {} ClientLogic:u2|Add6~8 {} ClientLogic:u2|Add6~10 {} ClientLogic:u2|Add6~12 {} ClientLogic:u2|Add6~14 {} ClientLogic:u2|Add6~16 {} ClientLogic:u2|Add6~18 {} ClientLogic:u2|Add6~19 {} ClientLogic:u2|y[9] {} } { 0.000ns 0.790ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.120 ns" { CLK_100MHz ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl ClientLogic:u2|y[9] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.120 ns" { CLK_100MHz {} CLK_100MHz~combout {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} ClientLogic:u2|y[9] {} } { 0.000ns 0.000ns 0.930ns 5.055ns 1.399ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.742 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.742 ns" { CLK_100MHz {} CLK_100MHz~combout {} WASDDecoder:u1|Keyboard:u0|loe {} WASDDecoder:u1|Keyboard:u0|loe~clkctrl {} WASDDecoder:u1|KeyboardDecoder:u1|lwasdPressed[2] {} } { 0.000ns 0.000ns 4.024ns 2.568ns 1.414ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_100MHz 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"CLK_100MHz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "WASDDecoder:u1\|Keyboard:u0\|code\[3\] WASDDecoder:u1\|Keyboard:u0\|scancode\[3\] CLK_100MHz 6.165 ns " "Info: Found hold time violation between source  pin or register \"WASDDecoder:u1\|Keyboard:u0\|code\[3\]\" and destination pin or register \"WASDDecoder:u1\|Keyboard:u0\|scancode\[3\]\" for clock \"CLK_100MHz\" (Hold time is 6.165 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.542 ns + Largest " "Info: + Largest clock skew is 7.542 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 10.843 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to destination register is 10.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.024 ns) + CELL(0.970 ns) 6.094 ns WASDDecoder:u1\|Keyboard:u0\|loe 2 REG LCFF_X88_Y39_N23 1 " "Info: 2: + IC(4.024 ns) + CELL(0.970 ns) = 6.094 ns; Loc. = LCFF_X88_Y39_N23; Fanout = 1; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|loe'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.994 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.568 ns) + CELL(0.000 ns) 8.662 ns WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl 3 COMB CLKCTRL_G7 11 " "Info: 3: + IC(2.568 ns) + CELL(0.000 ns) = 8.662 ns; Loc. = CLKCTRL_G7; Fanout = 11; COMB Node = 'WASDDecoder:u1\|Keyboard:u0\|loe~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.975 ns) + CELL(0.206 ns) 10.843 ns WASDDecoder:u1\|Keyboard:u0\|scancode\[3\] 4 REG LCCOMB_X87_Y39_N8 3 " "Info: 4: + IC(1.975 ns) + CELL(0.206 ns) = 10.843 ns; Loc. = LCCOMB_X87_Y39_N8; Fanout = 3; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|scancode\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.181 ns" { WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|Keyboard:u0|scancode[3] } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.276 ns ( 20.99 % ) " "Info: Total cell delay = 2.276 ns ( 20.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.567 ns ( 79.01 % ) " "Info: Total interconnect delay = 8.567 ns ( 79.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.843 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|Keyboard:u0|scancode[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.843 ns" { CLK_100MHz {} CLK_100MHz~combout {} WASDDecoder:u1|Keyboard:u0|loe {} WASDDecoder:u1|Keyboard:u0|loe~clkctrl {} WASDDecoder:u1|Keyboard:u0|scancode[3] {} } { 0.000ns 0.000ns 4.024ns 2.568ns 1.975ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 3.301 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_100MHz\" to source register is 3.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.666 ns) 3.301 ns WASDDecoder:u1\|Keyboard:u0\|code\[3\] 3 REG LCFF_X87_Y39_N1 3 " "Info: 3: + IC(1.400 ns) + CELL(0.666 ns) = 3.301 ns; Loc. = LCFF_X87_Y39_N1; Fanout = 3; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|code\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.066 ns" { CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|code[3] } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.50 % ) " "Info: Total cell delay = 1.766 ns ( 53.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.535 ns ( 46.50 % ) " "Info: Total interconnect delay = 1.535 ns ( 46.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|code[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|code[3] {} } { 0.000ns 0.000ns 0.135ns 1.400ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.843 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|Keyboard:u0|scancode[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.843 ns" { CLK_100MHz {} CLK_100MHz~combout {} WASDDecoder:u1|Keyboard:u0|loe {} WASDDecoder:u1|Keyboard:u0|loe~clkctrl {} WASDDecoder:u1|Keyboard:u0|scancode[3] {} } { 0.000ns 0.000ns 4.024ns 2.568ns 1.975ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.206ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|code[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|code[3] {} } { 0.000ns 0.000ns 0.135ns 1.400ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.073 ns - Shortest register register " "Info: - Shortest register to register delay is 1.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WASDDecoder:u1\|Keyboard:u0\|code\[3\] 1 REG LCFF_X87_Y39_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X87_Y39_N1; Fanout = 3; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|code\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WASDDecoder:u1|Keyboard:u0|code[3] } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.624 ns) 1.073 ns WASDDecoder:u1\|Keyboard:u0\|scancode\[3\] 2 REG LCCOMB_X87_Y39_N8 3 " "Info: 2: + IC(0.449 ns) + CELL(0.624 ns) = 1.073 ns; Loc. = LCCOMB_X87_Y39_N8; Fanout = 3; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|scancode\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { WASDDecoder:u1|Keyboard:u0|code[3] WASDDecoder:u1|Keyboard:u0|scancode[3] } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.624 ns ( 58.15 % ) " "Info: Total cell delay = 0.624 ns ( 58.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.449 ns ( 41.85 % ) " "Info: Total interconnect delay = 0.449 ns ( 41.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { WASDDecoder:u1|Keyboard:u0|code[3] WASDDecoder:u1|Keyboard:u0|scancode[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.073 ns" { WASDDecoder:u1|Keyboard:u0|code[3] {} WASDDecoder:u1|Keyboard:u0|scancode[3] {} } { 0.000ns 0.449ns } { 0.000ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 18 -1 0 } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.843 ns" { CLK_100MHz WASDDecoder:u1|Keyboard:u0|loe WASDDecoder:u1|Keyboard:u0|loe~clkctrl WASDDecoder:u1|Keyboard:u0|scancode[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.843 ns" { CLK_100MHz {} CLK_100MHz~combout {} WASDDecoder:u1|Keyboard:u0|loe {} WASDDecoder:u1|Keyboard:u0|loe~clkctrl {} WASDDecoder:u1|Keyboard:u0|scancode[3] {} } { 0.000ns 0.000ns 4.024ns 2.568ns 1.975ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.206ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.301 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|code[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.301 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|code[3] {} } { 0.000ns 0.000ns 0.135ns 1.400ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { WASDDecoder:u1|Keyboard:u0|code[3] WASDDecoder:u1|Keyboard:u0|scancode[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.073 ns" { WASDDecoder:u1|Keyboard:u0|code[3] {} WASDDecoder:u1|Keyboard:u0|scancode[3] {} } { 0.000ns 0.449ns } { 0.000ns 0.624ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "WASDDecoder:u1\|Keyboard:u0\|data ps2_datain CLK_100MHz 8.216 ns register " "Info: tsu for register \"WASDDecoder:u1\|Keyboard:u0\|data\" (data pin = \"ps2_datain\", clock pin = \"CLK_100MHz\") is 8.216 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.558 ns + Longest pin register " "Info: + Longest pin to register delay is 11.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns ps2_datain 1 PIN PIN_AD7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD7; Fanout = 1; PIN Node = 'ps2_datain'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_datain } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.174 ns) + CELL(0.460 ns) 11.558 ns WASDDecoder:u1\|Keyboard:u0\|data 2 REG LCFF_X88_Y39_N29 13 " "Info: 2: + IC(10.174 ns) + CELL(0.460 ns) = 11.558 ns; Loc. = LCFF_X88_Y39_N29; Fanout = 13; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|data'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.634 ns" { ps2_datain WASDDecoder:u1|Keyboard:u0|data } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 11.97 % ) " "Info: Total cell delay = 1.384 ns ( 11.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.174 ns ( 88.03 % ) " "Info: Total interconnect delay = 10.174 ns ( 88.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.558 ns" { ps2_datain WASDDecoder:u1|Keyboard:u0|data } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.558 ns" { ps2_datain {} ps2_datain~combout {} WASDDecoder:u1|Keyboard:u0|data {} } { 0.000ns 0.000ns 10.174ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 3.302 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_100MHz\" to destination register is 3.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.666 ns) 3.302 ns WASDDecoder:u1\|Keyboard:u0\|data 3 REG LCFF_X88_Y39_N29 13 " "Info: 3: + IC(1.401 ns) + CELL(0.666 ns) = 3.302 ns; Loc. = LCFF_X88_Y39_N29; Fanout = 13; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|data'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|data } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.48 % ) " "Info: Total cell delay = 1.766 ns ( 53.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.536 ns ( 46.52 % ) " "Info: Total interconnect delay = 1.536 ns ( 46.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.302 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|data } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.302 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|data {} } { 0.000ns 0.000ns 0.135ns 1.401ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.558 ns" { ps2_datain WASDDecoder:u1|Keyboard:u0|data } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.558 ns" { ps2_datain {} ps2_datain~combout {} WASDDecoder:u1|Keyboard:u0|data {} } { 0.000ns 0.000ns 10.174ns } { 0.000ns 0.924ns 0.460ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.302 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|data } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.302 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|data {} } { 0.000ns 0.000ns 0.135ns 1.401ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_100MHz vga_VSYNC VGA640480:u3\|VSYNC 24.237 ns register " "Info: tco from clock \"CLK_100MHz\" to destination pin \"vga_VSYNC\" through register \"VGA640480:u3\|VSYNC\" is 24.237 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 10.579 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to source register is 10.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.970 ns) 3.013 ns VGA640480:u3\|l_CLK_50MHz 2 REG LCFF_X1_Y23_N9 2 " "Info: 2: + IC(0.943 ns) + CELL(0.970 ns) = 3.013 ns; Loc. = LCFF_X1_Y23_N9; Fanout = 2; REG Node = 'VGA640480:u3\|l_CLK_50MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.913 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 4.369 ns VGA640480:u3\|CLK_25MHz 3 REG LCFF_X1_Y23_N15 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 4.369 ns; Loc. = LCFF_X1_Y23_N15; Fanout = 2; REG Node = 'VGA640480:u3\|CLK_25MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.159 ns) + CELL(0.000 ns) 8.528 ns VGA640480:u3\|CLK_25MHz~clkctrl 4 COMB CLKCTRL_G0 25 " "Info: 4: + IC(4.159 ns) + CELL(0.000 ns) = 8.528 ns; Loc. = CLKCTRL_G0; Fanout = 25; COMB Node = 'VGA640480:u3\|CLK_25MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.159 ns" { VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.666 ns) 10.579 ns VGA640480:u3\|VSYNC 5 REG LCFF_X85_Y38_N17 1 " "Info: 5: + IC(1.385 ns) + CELL(0.666 ns) = 10.579 ns; Loc. = LCFF_X85_Y38_N17; Fanout = 1; REG Node = 'VGA640480:u3\|VSYNC'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.051 ns" { VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|VSYNC } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 35.03 % ) " "Info: Total cell delay = 3.706 ns ( 35.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.873 ns ( 64.97 % ) " "Info: Total interconnect delay = 6.873 ns ( 64.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.579 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|VSYNC } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.579 ns" { CLK_100MHz {} CLK_100MHz~combout {} VGA640480:u3|l_CLK_50MHz {} VGA640480:u3|CLK_25MHz {} VGA640480:u3|CLK_25MHz~clkctrl {} VGA640480:u3|VSYNC {} } { 0.000ns 0.000ns 0.943ns 0.386ns 4.159ns 1.385ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.354 ns + Longest register pin " "Info: + Longest register to pin delay is 13.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA640480:u3\|VSYNC 1 REG LCFF_X85_Y38_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X85_Y38_N17; Fanout = 1; REG Node = 'VGA640480:u3\|VSYNC'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:u3|VSYNC } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.318 ns) + CELL(3.036 ns) 13.354 ns vga_VSYNC 2 PIN PIN_U4 0 " "Info: 2: + IC(10.318 ns) + CELL(3.036 ns) = 13.354 ns; Loc. = PIN_U4; Fanout = 0; PIN Node = 'vga_VSYNC'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.354 ns" { VGA640480:u3|VSYNC vga_VSYNC } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.036 ns ( 22.73 % ) " "Info: Total cell delay = 3.036 ns ( 22.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.318 ns ( 77.27 % ) " "Info: Total interconnect delay = 10.318 ns ( 77.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.354 ns" { VGA640480:u3|VSYNC vga_VSYNC } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "13.354 ns" { VGA640480:u3|VSYNC {} vga_VSYNC {} } { 0.000ns 10.318ns } { 0.000ns 3.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.579 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|VSYNC } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.579 ns" { CLK_100MHz {} CLK_100MHz~combout {} VGA640480:u3|l_CLK_50MHz {} VGA640480:u3|CLK_25MHz {} VGA640480:u3|CLK_25MHz~clkctrl {} VGA640480:u3|VSYNC {} } { 0.000ns 0.000ns 0.943ns 0.386ns 4.159ns 1.385ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.354 ns" { VGA640480:u3|VSYNC vga_VSYNC } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "13.354 ns" { VGA640480:u3|VSYNC {} vga_VSYNC {} } { 0.000ns 10.318ns } { 0.000ns 3.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "WASDDecoder:u1\|Keyboard:u0\|clk1 ps2_clk CLK_100MHz -7.773 ns register " "Info: th for register \"WASDDecoder:u1\|Keyboard:u0\|clk1\" (data pin = \"ps2_clk\", clock pin = \"CLK_100MHz\") is -7.773 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 3.302 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to destination register is 3.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 42 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.666 ns) 3.302 ns WASDDecoder:u1\|Keyboard:u0\|clk1 3 REG LCFF_X88_Y39_N25 5 " "Info: 3: + IC(1.401 ns) + CELL(0.666 ns) = 3.302 ns; Loc. = LCFF_X88_Y39_N25; Fanout = 5; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|clk1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|clk1 } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.48 % ) " "Info: Total cell delay = 1.766 ns ( 53.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.536 ns ( 46.52 % ) " "Info: Total interconnect delay = 1.536 ns ( 46.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.302 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|clk1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.302 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.401ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.381 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns ps2_clk 1 PIN PIN_AD6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD6; Fanout = 1; PIN Node = 'ps2_clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_clk } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.143 ns) + CELL(0.206 ns) 11.273 ns WASDDecoder:u1\|Keyboard:u0\|clk1~feeder 2 COMB LCCOMB_X88_Y39_N24 1 " "Info: 2: + IC(10.143 ns) + CELL(0.206 ns) = 11.273 ns; Loc. = LCCOMB_X88_Y39_N24; Fanout = 1; COMB Node = 'WASDDecoder:u1\|Keyboard:u0\|clk1~feeder'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.349 ns" { ps2_clk WASDDecoder:u1|Keyboard:u0|clk1~feeder } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.381 ns WASDDecoder:u1\|Keyboard:u0\|clk1 3 REG LCFF_X88_Y39_N25 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 11.381 ns; Loc. = LCFF_X88_Y39_N25; Fanout = 5; REG Node = 'WASDDecoder:u1\|Keyboard:u0\|clk1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { WASDDecoder:u1|Keyboard:u0|clk1~feeder WASDDecoder:u1|Keyboard:u0|clk1 } "NODE_NAME" } } { "../src/keydecoder/keyboard.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 10.88 % ) " "Info: Total cell delay = 1.238 ns ( 10.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.143 ns ( 89.12 % ) " "Info: Total interconnect delay = 10.143 ns ( 89.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.381 ns" { ps2_clk WASDDecoder:u1|Keyboard:u0|clk1~feeder WASDDecoder:u1|Keyboard:u0|clk1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.381 ns" { ps2_clk {} ps2_clk~combout {} WASDDecoder:u1|Keyboard:u0|clk1~feeder {} WASDDecoder:u1|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 10.143ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.302 ns" { CLK_100MHz CLK_100MHz~clkctrl WASDDecoder:u1|Keyboard:u0|clk1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.302 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WASDDecoder:u1|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.401ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.381 ns" { ps2_clk WASDDecoder:u1|Keyboard:u0|clk1~feeder WASDDecoder:u1|Keyboard:u0|clk1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.381 ns" { ps2_clk {} ps2_clk~combout {} WASDDecoder:u1|Keyboard:u0|clk1~feeder {} WASDDecoder:u1|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 10.143ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 22:17:00 2017 " "Info: Processing ended: Tue May 16 22:17:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
