#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f20f20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f3b260 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1f53810 .functor NOT 1, L_0x1f86bd0, C4<0>, C4<0>, C4<0>;
L_0x1f86960 .functor XOR 1, L_0x1f86800, L_0x1f868c0, C4<0>, C4<0>;
L_0x1f86ac0 .functor XOR 1, L_0x1f86960, L_0x1f86a20, C4<0>, C4<0>;
v0x1f7d450_0 .net *"_ivl_10", 0 0, L_0x1f86a20;  1 drivers
v0x1f7d550_0 .net *"_ivl_12", 0 0, L_0x1f86ac0;  1 drivers
v0x1f7d630_0 .net *"_ivl_2", 0 0, L_0x1f800e0;  1 drivers
v0x1f7d6f0_0 .net *"_ivl_4", 0 0, L_0x1f86800;  1 drivers
v0x1f7d7d0_0 .net *"_ivl_6", 0 0, L_0x1f868c0;  1 drivers
v0x1f7d900_0 .net *"_ivl_8", 0 0, L_0x1f86960;  1 drivers
v0x1f7d9e0_0 .net "a", 0 0, v0x1f77880_0;  1 drivers
v0x1f7da80_0 .net "b", 0 0, v0x1f77920_0;  1 drivers
v0x1f7db20_0 .net "c", 0 0, v0x1f779c0_0;  1 drivers
v0x1f7dbc0_0 .var "clk", 0 0;
v0x1f7dc60_0 .net "d", 0 0, v0x1f77b30_0;  1 drivers
v0x1f7dd00_0 .net "out_dut", 0 0, L_0x1f86410;  1 drivers
v0x1f7dda0_0 .net "out_ref", 0 0, L_0x1f7ec60;  1 drivers
v0x1f7de40_0 .var/2u "stats1", 159 0;
v0x1f7dee0_0 .var/2u "strobe", 0 0;
v0x1f7df80_0 .net "tb_match", 0 0, L_0x1f86bd0;  1 drivers
v0x1f7e040_0 .net "tb_mismatch", 0 0, L_0x1f53810;  1 drivers
v0x1f7e100_0 .net "wavedrom_enable", 0 0, v0x1f77c20_0;  1 drivers
v0x1f7e1a0_0 .net "wavedrom_title", 511 0, v0x1f77cc0_0;  1 drivers
L_0x1f800e0 .concat [ 1 0 0 0], L_0x1f7ec60;
L_0x1f86800 .concat [ 1 0 0 0], L_0x1f7ec60;
L_0x1f868c0 .concat [ 1 0 0 0], L_0x1f86410;
L_0x1f86a20 .concat [ 1 0 0 0], L_0x1f7ec60;
L_0x1f86bd0 .cmp/eeq 1, L_0x1f800e0, L_0x1f86ac0;
S_0x1f3b3f0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1f3b260;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1f3bd00 .functor NOT 1, v0x1f779c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f540d0 .functor NOT 1, v0x1f77920_0, C4<0>, C4<0>, C4<0>;
L_0x1f7e3b0 .functor AND 1, L_0x1f3bd00, L_0x1f540d0, C4<1>, C4<1>;
L_0x1f7e450 .functor NOT 1, v0x1f77b30_0, C4<0>, C4<0>, C4<0>;
L_0x1f7e580 .functor NOT 1, v0x1f77880_0, C4<0>, C4<0>, C4<0>;
L_0x1f7e680 .functor AND 1, L_0x1f7e450, L_0x1f7e580, C4<1>, C4<1>;
L_0x1f7e760 .functor OR 1, L_0x1f7e3b0, L_0x1f7e680, C4<0>, C4<0>;
L_0x1f7e820 .functor AND 1, v0x1f77880_0, v0x1f779c0_0, C4<1>, C4<1>;
L_0x1f7e8e0 .functor AND 1, L_0x1f7e820, v0x1f77b30_0, C4<1>, C4<1>;
L_0x1f7e9a0 .functor OR 1, L_0x1f7e760, L_0x1f7e8e0, C4<0>, C4<0>;
L_0x1f7eb10 .functor AND 1, v0x1f77920_0, v0x1f779c0_0, C4<1>, C4<1>;
L_0x1f7eb80 .functor AND 1, L_0x1f7eb10, v0x1f77b30_0, C4<1>, C4<1>;
L_0x1f7ec60 .functor OR 1, L_0x1f7e9a0, L_0x1f7eb80, C4<0>, C4<0>;
v0x1f53a80_0 .net *"_ivl_0", 0 0, L_0x1f3bd00;  1 drivers
v0x1f53b20_0 .net *"_ivl_10", 0 0, L_0x1f7e680;  1 drivers
v0x1f76070_0 .net *"_ivl_12", 0 0, L_0x1f7e760;  1 drivers
v0x1f76130_0 .net *"_ivl_14", 0 0, L_0x1f7e820;  1 drivers
v0x1f76210_0 .net *"_ivl_16", 0 0, L_0x1f7e8e0;  1 drivers
v0x1f76340_0 .net *"_ivl_18", 0 0, L_0x1f7e9a0;  1 drivers
v0x1f76420_0 .net *"_ivl_2", 0 0, L_0x1f540d0;  1 drivers
v0x1f76500_0 .net *"_ivl_20", 0 0, L_0x1f7eb10;  1 drivers
v0x1f765e0_0 .net *"_ivl_22", 0 0, L_0x1f7eb80;  1 drivers
v0x1f766c0_0 .net *"_ivl_4", 0 0, L_0x1f7e3b0;  1 drivers
v0x1f767a0_0 .net *"_ivl_6", 0 0, L_0x1f7e450;  1 drivers
v0x1f76880_0 .net *"_ivl_8", 0 0, L_0x1f7e580;  1 drivers
v0x1f76960_0 .net "a", 0 0, v0x1f77880_0;  alias, 1 drivers
v0x1f76a20_0 .net "b", 0 0, v0x1f77920_0;  alias, 1 drivers
v0x1f76ae0_0 .net "c", 0 0, v0x1f779c0_0;  alias, 1 drivers
v0x1f76ba0_0 .net "d", 0 0, v0x1f77b30_0;  alias, 1 drivers
v0x1f76c60_0 .net "out", 0 0, L_0x1f7ec60;  alias, 1 drivers
S_0x1f76dc0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1f3b260;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1f77880_0 .var "a", 0 0;
v0x1f77920_0 .var "b", 0 0;
v0x1f779c0_0 .var "c", 0 0;
v0x1f77a90_0 .net "clk", 0 0, v0x1f7dbc0_0;  1 drivers
v0x1f77b30_0 .var "d", 0 0;
v0x1f77c20_0 .var "wavedrom_enable", 0 0;
v0x1f77cc0_0 .var "wavedrom_title", 511 0;
S_0x1f77060 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1f76dc0;
 .timescale -12 -12;
v0x1f772c0_0 .var/2s "count", 31 0;
E_0x1f36140/0 .event negedge, v0x1f77a90_0;
E_0x1f36140/1 .event posedge, v0x1f77a90_0;
E_0x1f36140 .event/or E_0x1f36140/0, E_0x1f36140/1;
E_0x1f36390 .event negedge, v0x1f77a90_0;
E_0x1f1d9f0 .event posedge, v0x1f77a90_0;
S_0x1f773c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1f76dc0;
 .timescale -12 -12;
v0x1f775c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f776a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1f76dc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f77e20 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1f3b260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1f7edc0 .functor AND 1, v0x1f77880_0, v0x1f77920_0, C4<1>, C4<1>;
L_0x1f7ee30 .functor NOT 1, v0x1f779c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f7eec0 .functor AND 1, L_0x1f7edc0, L_0x1f7ee30, C4<1>, C4<1>;
L_0x1f7efd0 .functor AND 1, L_0x1f7eec0, v0x1f77b30_0, C4<1>, C4<1>;
L_0x1f7f0c0 .functor AND 1, v0x1f77880_0, v0x1f77920_0, C4<1>, C4<1>;
L_0x1f7f130 .functor AND 1, L_0x1f7f0c0, v0x1f779c0_0, C4<1>, C4<1>;
L_0x1f7f340 .functor NOT 1, v0x1f77b30_0, C4<0>, C4<0>, C4<0>;
L_0x1f7f4c0 .functor AND 1, L_0x1f7f130, L_0x1f7f340, C4<1>, C4<1>;
L_0x1f7f620 .functor OR 1, L_0x1f7efd0, L_0x1f7f4c0, C4<0>, C4<0>;
L_0x1f7f730 .functor NOT 1, v0x1f77880_0, C4<0>, C4<0>, C4<0>;
L_0x1f7f910 .functor AND 1, L_0x1f7f730, v0x1f77920_0, C4<1>, C4<1>;
L_0x1f7fa90 .functor AND 1, L_0x1f7f910, v0x1f779c0_0, C4<1>, C4<1>;
L_0x1f7fbc0 .functor AND 1, L_0x1f7fa90, v0x1f77b30_0, C4<1>, C4<1>;
L_0x1f7fc80 .functor OR 1, L_0x1f7f620, L_0x1f7fbc0, C4<0>, C4<0>;
L_0x1f7fb50 .functor NOT 1, v0x1f77920_0, C4<0>, C4<0>, C4<0>;
L_0x1f7fe10 .functor AND 1, v0x1f77880_0, L_0x1f7fb50, C4<1>, C4<1>;
L_0x1f7ff60 .functor AND 1, L_0x1f7fe10, v0x1f779c0_0, C4<1>, C4<1>;
L_0x1f80020 .functor AND 1, L_0x1f7ff60, v0x1f77b30_0, C4<1>, C4<1>;
L_0x1f80180 .functor OR 1, L_0x1f7fc80, L_0x1f80020, C4<0>, C4<0>;
L_0x1f80290 .functor AND 1, v0x1f77880_0, v0x1f77920_0, C4<1>, C4<1>;
L_0x1f803b0 .functor AND 1, L_0x1f80290, v0x1f779c0_0, C4<1>, C4<1>;
L_0x1f80470 .functor AND 1, L_0x1f803b0, v0x1f77b30_0, C4<1>, C4<1>;
L_0x1f805f0 .functor OR 1, L_0x1f80180, L_0x1f80470, C4<0>, C4<0>;
L_0x1f80700 .functor NOT 1, v0x1f77920_0, C4<0>, C4<0>, C4<0>;
L_0x1f80840 .functor AND 1, v0x1f77880_0, L_0x1f80700, C4<1>, C4<1>;
L_0x1f80900 .functor AND 1, L_0x1f80840, v0x1f779c0_0, C4<1>, C4<1>;
L_0x1f80aa0 .functor NOT 1, v0x1f77b30_0, C4<0>, C4<0>, C4<0>;
L_0x1f80b10 .functor AND 1, L_0x1f80900, L_0x1f80aa0, C4<1>, C4<1>;
L_0x1f80d10 .functor AND 1, v0x1f77880_0, v0x1f77920_0, C4<1>, C4<1>;
L_0x1f80d80 .functor NOT 1, v0x1f779c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f80ef0 .functor AND 1, L_0x1f80d10, L_0x1f80d80, C4<1>, C4<1>;
L_0x1f81000 .functor NOT 1, v0x1f77b30_0, C4<0>, C4<0>, C4<0>;
L_0x1f81180 .functor AND 1, L_0x1f80ef0, L_0x1f81000, C4<1>, C4<1>;
L_0x1f81290 .functor OR 1, L_0x1f80b10, L_0x1f81180, C4<0>, C4<0>;
L_0x1f814c0 .functor NOT 1, v0x1f77880_0, C4<0>, C4<0>, C4<0>;
L_0x1f81530 .functor NOT 1, v0x1f77920_0, C4<0>, C4<0>, C4<0>;
L_0x1f816d0 .functor AND 1, L_0x1f814c0, L_0x1f81530, C4<1>, C4<1>;
L_0x1f817e0 .functor AND 1, L_0x1f816d0, v0x1f779c0_0, C4<1>, C4<1>;
L_0x1f815a0 .functor AND 1, L_0x1f817e0, v0x1f77b30_0, C4<1>, C4<1>;
L_0x1f81660 .functor OR 1, L_0x1f81290, L_0x1f815a0, C4<0>, C4<0>;
L_0x1f81bd0 .functor NOT 1, v0x1f77880_0, C4<0>, C4<0>, C4<0>;
L_0x1f81c40 .functor AND 1, L_0x1f81bd0, v0x1f77920_0, C4<1>, C4<1>;
L_0x1f81e60 .functor NOT 1, v0x1f779c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f81ed0 .functor AND 1, L_0x1f81c40, L_0x1f81e60, C4<1>, C4<1>;
L_0x1f82150 .functor NOT 1, v0x1f77b30_0, C4<0>, C4<0>, C4<0>;
L_0x1f821c0 .functor AND 1, L_0x1f81ed0, L_0x1f82150, C4<1>, C4<1>;
L_0x1f82450 .functor OR 1, L_0x1f81660, L_0x1f821c0, C4<0>, C4<0>;
L_0x1f82560 .functor AND 1, v0x1f77880_0, v0x1f77920_0, C4<1>, C4<1>;
L_0x1f82760 .functor NOT 1, v0x1f779c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f827d0 .functor AND 1, L_0x1f82560, L_0x1f82760, C4<1>, C4<1>;
L_0x1f82a80 .functor NOT 1, v0x1f77b30_0, C4<0>, C4<0>, C4<0>;
L_0x1f82d00 .functor AND 1, L_0x1f827d0, L_0x1f82a80, C4<1>, C4<1>;
L_0x1f82fc0 .functor NOT 1, v0x1f77880_0, C4<0>, C4<0>, C4<0>;
L_0x1f83240 .functor NOT 1, v0x1f77920_0, C4<0>, C4<0>, C4<0>;
L_0x1f83680 .functor AND 1, L_0x1f82fc0, L_0x1f83240, C4<1>, C4<1>;
L_0x1f83790 .functor NOT 1, v0x1f779c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f839d0 .functor AND 1, L_0x1f83680, L_0x1f83790, C4<1>, C4<1>;
L_0x1f83ae0 .functor AND 1, L_0x1f839d0, v0x1f77b30_0, C4<1>, C4<1>;
L_0x1f83d80 .functor OR 1, L_0x1f82d00, L_0x1f83ae0, C4<0>, C4<0>;
L_0x1f83e90 .functor NOT 1, v0x1f77880_0, C4<0>, C4<0>, C4<0>;
L_0x1f840f0 .functor AND 1, L_0x1f83e90, v0x1f77920_0, C4<1>, C4<1>;
L_0x1f841b0 .functor NOT 1, v0x1f779c0_0, C4<0>, C4<0>, C4<0>;
L_0x1f84420 .functor AND 1, L_0x1f840f0, L_0x1f841b0, C4<1>, C4<1>;
L_0x1f84530 .functor AND 1, L_0x1f84420, v0x1f77b30_0, C4<1>, C4<1>;
L_0x1f84800 .functor OR 1, L_0x1f83d80, L_0x1f84530, C4<0>, C4<0>;
L_0x1f84910 .functor NOT 1, v0x1f77880_0, C4<0>, C4<0>, C4<0>;
L_0x1f84ba0 .functor AND 1, L_0x1f84910, v0x1f77920_0, C4<1>, C4<1>;
L_0x1f84c60 .functor AND 1, L_0x1f84ba0, v0x1f779c0_0, C4<1>, C4<1>;
L_0x1f84f50 .functor NOT 1, v0x1f77b30_0, C4<0>, C4<0>, C4<0>;
L_0x1f84fc0 .functor AND 1, L_0x1f84c60, L_0x1f84f50, C4<1>, C4<1>;
L_0x1f85310 .functor OR 1, L_0x1f84800, L_0x1f84fc0, C4<0>, C4<0>;
L_0x1f85420 .functor NOT 1, v0x1f77880_0, C4<0>, C4<0>, C4<0>;
L_0x1f856e0 .functor NOT 1, v0x1f77920_0, C4<0>, C4<0>, C4<0>;
L_0x1f85750 .functor AND 1, L_0x1f85420, L_0x1f856e0, C4<1>, C4<1>;
L_0x1f85ac0 .functor AND 1, L_0x1f85750, v0x1f779c0_0, C4<1>, C4<1>;
L_0x1f85b80 .functor NOT 1, v0x1f77b30_0, C4<0>, C4<0>, C4<0>;
L_0x1f85e60 .functor AND 1, L_0x1f85ac0, L_0x1f85b80, C4<1>, C4<1>;
L_0x1f85f70 .functor OR 1, L_0x1f85310, L_0x1f85e60, C4<0>, C4<0>;
L_0x1f86300 .functor OR 1, L_0x1f805f0, L_0x1f82450, C4<0>, C4<0>;
L_0x1f86410 .functor OR 1, L_0x1f86300, L_0x1f85f70, C4<0>, C4<0>;
v0x1f78110_0 .net *"_ivl_0", 0 0, L_0x1f7edc0;  1 drivers
v0x1f781f0_0 .net *"_ivl_10", 0 0, L_0x1f7f130;  1 drivers
v0x1f782d0_0 .net *"_ivl_100", 0 0, L_0x1f82a80;  1 drivers
v0x1f783c0_0 .net *"_ivl_102", 0 0, L_0x1f82d00;  1 drivers
v0x1f784a0_0 .net *"_ivl_104", 0 0, L_0x1f82fc0;  1 drivers
v0x1f785d0_0 .net *"_ivl_106", 0 0, L_0x1f83240;  1 drivers
v0x1f786b0_0 .net *"_ivl_108", 0 0, L_0x1f83680;  1 drivers
v0x1f78790_0 .net *"_ivl_110", 0 0, L_0x1f83790;  1 drivers
v0x1f78870_0 .net *"_ivl_112", 0 0, L_0x1f839d0;  1 drivers
v0x1f78950_0 .net *"_ivl_114", 0 0, L_0x1f83ae0;  1 drivers
v0x1f78a30_0 .net *"_ivl_116", 0 0, L_0x1f83d80;  1 drivers
v0x1f78b10_0 .net *"_ivl_118", 0 0, L_0x1f83e90;  1 drivers
v0x1f78bf0_0 .net *"_ivl_12", 0 0, L_0x1f7f340;  1 drivers
v0x1f78cd0_0 .net *"_ivl_120", 0 0, L_0x1f840f0;  1 drivers
v0x1f78db0_0 .net *"_ivl_122", 0 0, L_0x1f841b0;  1 drivers
v0x1f78e90_0 .net *"_ivl_124", 0 0, L_0x1f84420;  1 drivers
v0x1f78f70_0 .net *"_ivl_126", 0 0, L_0x1f84530;  1 drivers
v0x1f79160_0 .net *"_ivl_128", 0 0, L_0x1f84800;  1 drivers
v0x1f79240_0 .net *"_ivl_130", 0 0, L_0x1f84910;  1 drivers
v0x1f79320_0 .net *"_ivl_132", 0 0, L_0x1f84ba0;  1 drivers
v0x1f79400_0 .net *"_ivl_134", 0 0, L_0x1f84c60;  1 drivers
v0x1f794e0_0 .net *"_ivl_136", 0 0, L_0x1f84f50;  1 drivers
v0x1f795c0_0 .net *"_ivl_138", 0 0, L_0x1f84fc0;  1 drivers
v0x1f796a0_0 .net *"_ivl_14", 0 0, L_0x1f7f4c0;  1 drivers
v0x1f79780_0 .net *"_ivl_140", 0 0, L_0x1f85310;  1 drivers
v0x1f79860_0 .net *"_ivl_142", 0 0, L_0x1f85420;  1 drivers
v0x1f79940_0 .net *"_ivl_144", 0 0, L_0x1f856e0;  1 drivers
v0x1f79a20_0 .net *"_ivl_146", 0 0, L_0x1f85750;  1 drivers
v0x1f79b00_0 .net *"_ivl_148", 0 0, L_0x1f85ac0;  1 drivers
v0x1f79be0_0 .net *"_ivl_150", 0 0, L_0x1f85b80;  1 drivers
v0x1f79cc0_0 .net *"_ivl_152", 0 0, L_0x1f85e60;  1 drivers
v0x1f79da0_0 .net *"_ivl_156", 0 0, L_0x1f86300;  1 drivers
v0x1f79e80_0 .net *"_ivl_16", 0 0, L_0x1f7f620;  1 drivers
v0x1f7a170_0 .net *"_ivl_18", 0 0, L_0x1f7f730;  1 drivers
v0x1f7a250_0 .net *"_ivl_2", 0 0, L_0x1f7ee30;  1 drivers
v0x1f7a330_0 .net *"_ivl_20", 0 0, L_0x1f7f910;  1 drivers
v0x1f7a410_0 .net *"_ivl_22", 0 0, L_0x1f7fa90;  1 drivers
v0x1f7a4f0_0 .net *"_ivl_24", 0 0, L_0x1f7fbc0;  1 drivers
v0x1f7a5d0_0 .net *"_ivl_26", 0 0, L_0x1f7fc80;  1 drivers
v0x1f7a6b0_0 .net *"_ivl_28", 0 0, L_0x1f7fb50;  1 drivers
v0x1f7a790_0 .net *"_ivl_30", 0 0, L_0x1f7fe10;  1 drivers
v0x1f7a870_0 .net *"_ivl_32", 0 0, L_0x1f7ff60;  1 drivers
v0x1f7a950_0 .net *"_ivl_34", 0 0, L_0x1f80020;  1 drivers
v0x1f7aa30_0 .net *"_ivl_36", 0 0, L_0x1f80180;  1 drivers
v0x1f7ab10_0 .net *"_ivl_38", 0 0, L_0x1f80290;  1 drivers
v0x1f7abf0_0 .net *"_ivl_4", 0 0, L_0x1f7eec0;  1 drivers
v0x1f7acd0_0 .net *"_ivl_40", 0 0, L_0x1f803b0;  1 drivers
v0x1f7adb0_0 .net *"_ivl_42", 0 0, L_0x1f80470;  1 drivers
v0x1f7ae90_0 .net *"_ivl_46", 0 0, L_0x1f80700;  1 drivers
v0x1f7af70_0 .net *"_ivl_48", 0 0, L_0x1f80840;  1 drivers
v0x1f7b050_0 .net *"_ivl_50", 0 0, L_0x1f80900;  1 drivers
v0x1f7b130_0 .net *"_ivl_52", 0 0, L_0x1f80aa0;  1 drivers
v0x1f7b210_0 .net *"_ivl_54", 0 0, L_0x1f80b10;  1 drivers
v0x1f7b2f0_0 .net *"_ivl_56", 0 0, L_0x1f80d10;  1 drivers
v0x1f7b3d0_0 .net *"_ivl_58", 0 0, L_0x1f80d80;  1 drivers
v0x1f7b4b0_0 .net *"_ivl_6", 0 0, L_0x1f7efd0;  1 drivers
v0x1f7b590_0 .net *"_ivl_60", 0 0, L_0x1f80ef0;  1 drivers
v0x1f7b670_0 .net *"_ivl_62", 0 0, L_0x1f81000;  1 drivers
v0x1f7b750_0 .net *"_ivl_64", 0 0, L_0x1f81180;  1 drivers
v0x1f7b830_0 .net *"_ivl_66", 0 0, L_0x1f81290;  1 drivers
v0x1f7b910_0 .net *"_ivl_68", 0 0, L_0x1f814c0;  1 drivers
v0x1f7b9f0_0 .net *"_ivl_70", 0 0, L_0x1f81530;  1 drivers
v0x1f7bad0_0 .net *"_ivl_72", 0 0, L_0x1f816d0;  1 drivers
v0x1f7bbb0_0 .net *"_ivl_74", 0 0, L_0x1f817e0;  1 drivers
v0x1f7bc90_0 .net *"_ivl_76", 0 0, L_0x1f815a0;  1 drivers
v0x1f7c180_0 .net *"_ivl_78", 0 0, L_0x1f81660;  1 drivers
v0x1f7c260_0 .net *"_ivl_8", 0 0, L_0x1f7f0c0;  1 drivers
v0x1f7c340_0 .net *"_ivl_80", 0 0, L_0x1f81bd0;  1 drivers
v0x1f7c420_0 .net *"_ivl_82", 0 0, L_0x1f81c40;  1 drivers
v0x1f7c500_0 .net *"_ivl_84", 0 0, L_0x1f81e60;  1 drivers
v0x1f7c5e0_0 .net *"_ivl_86", 0 0, L_0x1f81ed0;  1 drivers
v0x1f7c6c0_0 .net *"_ivl_88", 0 0, L_0x1f82150;  1 drivers
v0x1f7c7a0_0 .net *"_ivl_90", 0 0, L_0x1f821c0;  1 drivers
v0x1f7c880_0 .net *"_ivl_94", 0 0, L_0x1f82560;  1 drivers
v0x1f7c960_0 .net *"_ivl_96", 0 0, L_0x1f82760;  1 drivers
v0x1f7ca40_0 .net *"_ivl_98", 0 0, L_0x1f827d0;  1 drivers
v0x1f7cb20_0 .net "a", 0 0, v0x1f77880_0;  alias, 1 drivers
v0x1f7cbc0_0 .net "b", 0 0, v0x1f77920_0;  alias, 1 drivers
v0x1f7ccb0_0 .net "c", 0 0, v0x1f779c0_0;  alias, 1 drivers
v0x1f7cda0_0 .net "d", 0 0, v0x1f77b30_0;  alias, 1 drivers
v0x1f7ce90_0 .net "out", 0 0, L_0x1f86410;  alias, 1 drivers
v0x1f7cf50_0 .net "signal_1", 0 0, L_0x1f805f0;  1 drivers
v0x1f7d010_0 .net "signal_2", 0 0, L_0x1f82450;  1 drivers
v0x1f7d0d0_0 .net "signal_3", 0 0, L_0x1f85f70;  1 drivers
S_0x1f7d230 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1f3b260;
 .timescale -12 -12;
E_0x1f35ee0 .event anyedge, v0x1f7dee0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f7dee0_0;
    %nor/r;
    %assign/vec4 v0x1f7dee0_0, 0;
    %wait E_0x1f35ee0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f76dc0;
T_3 ;
    %fork t_1, S_0x1f77060;
    %jmp t_0;
    .scope S_0x1f77060;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f772c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1f77b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f779c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f77920_0, 0;
    %assign/vec4 v0x1f77880_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f1d9f0;
    %load/vec4 v0x1f772c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1f772c0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1f77b30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f779c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f77920_0, 0;
    %assign/vec4 v0x1f77880_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1f36390;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f776a0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f36140;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1f77880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f77920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f779c0_0, 0;
    %assign/vec4 v0x1f77b30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1f76dc0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1f3b260;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f7dbc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f7dee0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1f3b260;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f7dbc0_0;
    %inv;
    %store/vec4 v0x1f7dbc0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1f3b260;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f77a90_0, v0x1f7e040_0, v0x1f7d9e0_0, v0x1f7da80_0, v0x1f7db20_0, v0x1f7dc60_0, v0x1f7dda0_0, v0x1f7dd00_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1f3b260;
T_7 ;
    %load/vec4 v0x1f7de40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f7de40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f7de40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1f7de40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f7de40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f7de40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f7de40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1f3b260;
T_8 ;
    %wait E_0x1f36140;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f7de40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f7de40_0, 4, 32;
    %load/vec4 v0x1f7df80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f7de40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f7de40_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f7de40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f7de40_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1f7dda0_0;
    %load/vec4 v0x1f7dda0_0;
    %load/vec4 v0x1f7dd00_0;
    %xor;
    %load/vec4 v0x1f7dda0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1f7de40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f7de40_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1f7de40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f7de40_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/kmap2/iter0/response11/top_module.sv";
