{
    "NameTable": {
        "Round_Sgf_Dec": [
            "Round_Sgf_Dec",
            "irDw0",
            "module"
        ],
        "Multiplexer_AC": [
            "Multiplexer_AC",
            "DDzib",
            "module"
        ],
        "Multiplexer_AC_0000": [
            "Multiplexer_AC_0000",
            "UPR0r",
            "module"
        ],
        "Rotate_Mux_Array_0000": [
            "Rotate_Mux_Array_0000",
            "GBFFm",
            "module"
        ],
        "Testbench_FPU_Add_Subt": [
            "Testbench_FPU_Add_Subt",
            "kar0c",
            "module"
        ],
        "Multiplexer_AC_0001": [
            "Multiplexer_AC_0001",
            "UDPPh",
            "module"
        ],
        "Mux_3x1_0000": [
            "Mux_3x1_0000",
            "Mr93H",
            "module"
        ],
        "Mux_3x1": [
            "Mux_3x1",
            "eQNzi",
            "module"
        ],
        "FSM_Add_Subtract": [
            "FSM_Add_Subtract",
            "tsP6I",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "PEModules": [],
    "MlibObjs": {},
    "Misc": {
        "archive_dir": "archive.2",
        "csrc_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_behavioral/DOUBLE/csrc",
        "cwd": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_behavioral/DOUBLE",
        "csrc": "csrc",
        "daidir_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_behavioral/DOUBLE/simv.daidir",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc"
    },
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 95620
    },
    "PrevCompiledModules": {
        "Multiplexer_AC": {
            "DDzib_d": {
                "bytes": 7855,
                "mod": "Multiplexer_AC",
                "mode": 4,
                "out": "DDzib_d.o",
                "checksum": 4294967295,
                "archive": "archive.2/_prev_archive_1.a"
            }
        },
        "Testbench_FPU_Add_Subt": {
            "kar0c_d": {
                "bytes": 477976,
                "mod": "Testbench_FPU_Add_Subt",
                "mode": 4,
                "out": "kar0c_d.o",
                "checksum": 4294967295,
                "archive": "archive.2/_prev_archive_1.a"
            }
        },
        "Multiplexer_AC_0001": {
            "UDPPh_d": {
                "bytes": 7792,
                "mod": "Multiplexer_AC_0001",
                "out": "UDPPh_d.o",
                "mode": 4,
                "checksum": 4294967295,
                "archive": "archive.2/_prev_archive_1.a"
            }
        },
        "Mux_3x1": {
            "eQNzi_d": {
                "bytes": 8179,
                "mod": "Mux_3x1",
                "mode": 4,
                "out": "eQNzi_d.o",
                "checksum": 4294967295,
                "archive": "archive.2/_prev_archive_1.a"
            }
        },
        "Rotate_Mux_Array_0000": {
            "GBFFm_d": {
                "bytes": 23915,
                "mod": "Rotate_Mux_Array_0000",
                "mode": 4,
                "out": "GBFFm_d.o",
                "checksum": 4294967295,
                "archive": "archive.2/_prev_archive_1.a"
            }
        },
        "Multiplexer_AC_0000": {
            "UPR0r_d": {
                "bytes": 8011,
                "mod": "Multiplexer_AC_0000",
                "mode": 4,
                "out": "UPR0r_d.o",
                "checksum": 4294967295,
                "archive": "archive.2/_prev_archive_1.a"
            }
        },
        "Round_Sgf_Dec": {
            "irDw0_d": {
                "bytes": 8186,
                "mod": "Round_Sgf_Dec",
                "mode": 4,
                "out": "irDw0_d.o",
                "checksum": 4294967295,
                "archive": "archive.2/_prev_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7109,
                "mod": "...MASTER...",
                "mode": 4,
                "out": "objs/amcQw_d.o",
                "checksum": 4294967295
            }
        },
        "FSM_Add_Subtract": {
            "tsP6I_d": {
                "bytes": 17431,
                "mod": "FSM_Add_Subtract",
                "mode": 4,
                "out": "tsP6I_d.o",
                "checksum": 4294967295,
                "archive": "archive.2/_prev_archive_1.a"
            }
        },
        "Mux_3x1_0000": {
            "Mr93H_d": {
                "bytes": 8166,
                "mod": "Mux_3x1_0000",
                "mode": 4,
                "out": "Mr93H_d.o",
                "checksum": 4294967295,
                "archive": "archive.2/_prev_archive_1.a"
            }
        }
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_stime_sec": 0.036993999999999999,
            "ru_utime_sec": 0.41793599999999997,
            "ru_maxrss_kb": 62192,
            "ru_nivcsw": 57,
            "ru_minflt": 14619,
            "ru_nvcsw": 50,
            "ru_majflt": 0
        },
        "ru_self_end": {
            "ru_stime_sec": 0.040993000000000002,
            "ru_utime_sec": 0.42493500000000001,
            "ru_maxrss_kb": 66420,
            "ru_nivcsw": 60,
            "ru_minflt": 15962,
            "ru_nvcsw": 50,
            "ru_majflt": 0
        },
        "nMops": 0,
        "ru_childs_cgstart": {
            "ru_stime_sec": 0.0,
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_nivcsw": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0,
            "ru_majflt": 0
        },
        "nQuads": 0,
        "totalObjSize": 102729,
        "ru_childs_end": {
            "ru_stime_sec": 0.0,
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_nivcsw": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0,
            "ru_majflt": 0
        },
        "Frontend(%)": 98.35292456493346,
        "CodeGen(%)": 1.6470754350665473
    },
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "Round_Sgf_Dec",
        "Multiplexer_AC",
        "Multiplexer_AC_0000",
        "Multiplexer_AC_0001",
        "Mux_3x1",
        "Mux_3x1_0000",
        "FSM_Add_Subtract",
        "Rotate_Mux_Array_0000",
        "Testbench_FPU_Add_Subt"
    ],
    "LVLData": [
        "SIM"
    ],
    "CompileProcesses": [
        "cgproc.28352.json"
    ],
    "CompileStatus": "Successful"
}