Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 14 16:06:51 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sobel_timing_summary_routed.rpt -pb sobel_timing_summary_routed.pb -rpx sobel_timing_summary_routed.rpx -warn_on_violation
| Design       : sobel
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 69 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 506 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.293        0.000                      0                  750        0.109        0.000                      0                  750        3.500        0.000                       0                   469  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk_gen_inst1/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  c0_clk_gen                {0.000 10.000}       20.000          50.000          
  c1_clk_gen                {0.000 20.000}       40.000          25.000          
  clk_out3_clk_gen          {0.000 4.000}        8.000           125.000         
  clkfbout_clk_gen          {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen_inst1/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  c0_clk_gen                     15.507        0.000                      0                  485        0.121        0.000                      0                  485        9.500        0.000                       0                   234  
  c1_clk_gen                     33.038        0.000                      0                  199        0.159        0.000                      0                  199       19.500        0.000                       0                   175  
  clk_out3_clk_gen                5.357        0.000                      0                   66        0.201        0.000                      0                   66        3.500        0.000                       0                    56  
  clkfbout_clk_gen                                                                                                                                                           18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
c1_clk_gen        clk_out3_clk_gen        5.293        0.000                      0                   30        0.109        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen_inst1/inst/clk_in1
  To Clock:  clk_gen_inst1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen_inst1/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen_inst1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen_inst1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_gen_inst1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_gen_inst1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_gen_inst1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_gen_inst1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_gen_inst1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  c0_clk_gen
  To Clock:  c0_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       15.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.507ns  (required time - arrival time)
  Source:                 sobel_ctrl_inst/b3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/gx_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (c0_clk_gen rise@20.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 2.074ns (47.690%)  route 2.275ns (52.310%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.381ns = ( 21.381 - 20.000 ) 
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.497     1.497    sobel_ctrl_inst/CLK
    SLICE_X37Y126        FDCE                                         r  sobel_ctrl_inst/b3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDCE (Prop_fdce_C_Q)         0.379     1.876 r  sobel_ctrl_inst/b3_reg[1]/Q
                         net (fo=2, routed)           0.959     2.835    sobel_ctrl_inst/b3[1]
    SLICE_X37Y126        LUT2 (Prop_lut2_I0_O)        0.105     2.940 r  sobel_ctrl_inst/gx4_carry_i_3/O
                         net (fo=1, routed)           0.000     2.940    sobel_ctrl_inst/gx4_carry_i_3_n_0
    SLICE_X37Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.397 r  sobel_ctrl_inst/gx4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.397    sobel_ctrl_inst/gx4_carry_n_0
    SLICE_X37Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.662 r  sobel_ctrl_inst/gx4_carry__0/O[1]
                         net (fo=2, routed)           0.865     4.527    sobel_ctrl_inst/gx4[5]
    SLICE_X35Y122        LUT3 (Prop_lut3_I2_O)        0.250     4.777 r  sobel_ctrl_inst/gx0__24_carry__0_i_1/O
                         net (fo=2, routed)           0.443     5.220    sobel_ctrl_inst/gx0__24_carry__0_i_1_n_0
    SLICE_X35Y124        LUT4 (Prop_lut4_I0_O)        0.105     5.325 r  sobel_ctrl_inst/gx0__24_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.325    sobel_ctrl_inst/gx0__24_carry__0_i_5_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.657 r  sobel_ctrl_inst/gx0__24_carry__0/CO[3]
                         net (fo=1, routed)           0.008     5.665    sobel_ctrl_inst/gx0__24_carry__0_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.846 r  sobel_ctrl_inst/gx0__24_carry__1/O[0]
                         net (fo=1, routed)           0.000     5.846    sobel_ctrl_inst/gx0[8]
    SLICE_X35Y125        FDCE                                         r  sobel_ctrl_inst/gx_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    21.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.381    21.381    sobel_ctrl_inst/CLK
    SLICE_X35Y125        FDCE                                         r  sobel_ctrl_inst/gx_reg[8]/C
                         clock pessimism              0.015    21.396    
                         clock uncertainty           -0.102    21.294    
    SLICE_X35Y125        FDCE (Setup_fdce_C_D)        0.059    21.353    sobel_ctrl_inst/gx_reg[8]
  -------------------------------------------------------------------
                         required time                         21.353    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 15.507    

Slack (MET) :             15.804ns  (required time - arrival time)
  Source:                 sobel_ctrl_inst/b3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/gx_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (c0_clk_gen rise@20.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.906ns (47.041%)  route 2.146ns (52.959%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.381ns = ( 21.381 - 20.000 ) 
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.497     1.497    sobel_ctrl_inst/CLK
    SLICE_X37Y126        FDCE                                         r  sobel_ctrl_inst/b3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDCE (Prop_fdce_C_Q)         0.379     1.876 r  sobel_ctrl_inst/b3_reg[1]/Q
                         net (fo=2, routed)           0.959     2.835    sobel_ctrl_inst/b3[1]
    SLICE_X37Y126        LUT2 (Prop_lut2_I0_O)        0.105     2.940 r  sobel_ctrl_inst/gx4_carry_i_3/O
                         net (fo=1, routed)           0.000     2.940    sobel_ctrl_inst/gx4_carry_i_3_n_0
    SLICE_X37Y126        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     3.470 r  sobel_ctrl_inst/gx4_carry/O[3]
                         net (fo=2, routed)           0.853     4.323    sobel_ctrl_inst/gx4[3]
    SLICE_X35Y122        LUT3 (Prop_lut3_I2_O)        0.257     4.580 r  sobel_ctrl_inst/gx0__24_carry__0_i_3/O
                         net (fo=2, routed)           0.334     4.914    sobel_ctrl_inst/gx0__24_carry__0_i_3_n_0
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.105     5.019 r  sobel_ctrl_inst/gx0__24_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.019    sobel_ctrl_inst/gx0__24_carry__0_i_7_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     5.549 r  sobel_ctrl_inst/gx0__24_carry__0/O[3]
                         net (fo=1, routed)           0.000     5.549    sobel_ctrl_inst/gx0[7]
    SLICE_X35Y124        FDCE                                         r  sobel_ctrl_inst/gx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    21.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.381    21.381    sobel_ctrl_inst/CLK
    SLICE_X35Y124        FDCE                                         r  sobel_ctrl_inst/gx_reg[7]/C
                         clock pessimism              0.015    21.396    
                         clock uncertainty           -0.102    21.294    
    SLICE_X35Y124        FDCE (Setup_fdce_C_D)        0.059    21.353    sobel_ctrl_inst/gx_reg[7]
  -------------------------------------------------------------------
                         required time                         21.353    
                         arrival time                          -5.549    
  -------------------------------------------------------------------
                         slack                                 15.804    

Slack (MET) :             15.848ns  (required time - arrival time)
  Source:                 sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/data_in1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (c0_clk_gen rise@20.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 2.246ns (56.489%)  route 1.730ns (43.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.385ns = ( 21.385 - 20.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.543     1.543    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y50         RAMB18E1                                     r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.125     3.668 r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=2, routed)           1.730     5.398    sobel_ctrl_inst/data_out2[6]
    SLICE_X28Y125        LUT2 (Prop_lut2_I0_O)        0.121     5.519 r  sobel_ctrl_inst/data_in1[6]_i_1/O
                         net (fo=1, routed)           0.000     5.519    sobel_ctrl_inst/data_in1[6]_i_1_n_0
    SLICE_X28Y125        FDCE                                         r  sobel_ctrl_inst/data_in1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    21.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.385    21.385    sobel_ctrl_inst/CLK
    SLICE_X28Y125        FDCE                                         r  sobel_ctrl_inst/data_in1_reg[6]/C
                         clock pessimism              0.015    21.400    
                         clock uncertainty           -0.102    21.298    
    SLICE_X28Y125        FDCE (Setup_fdce_C_D)        0.069    21.367    sobel_ctrl_inst/data_in1_reg[6]
  -------------------------------------------------------------------
                         required time                         21.367    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                 15.848    

Slack (MET) :             15.853ns  (required time - arrival time)
  Source:                 sobel_ctrl_inst/b3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/gx_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (c0_clk_gen rise@20.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.857ns (46.393%)  route 2.146ns (53.607%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.381ns = ( 21.381 - 20.000 ) 
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.497     1.497    sobel_ctrl_inst/CLK
    SLICE_X37Y126        FDCE                                         r  sobel_ctrl_inst/b3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDCE (Prop_fdce_C_Q)         0.379     1.876 r  sobel_ctrl_inst/b3_reg[1]/Q
                         net (fo=2, routed)           0.959     2.835    sobel_ctrl_inst/b3[1]
    SLICE_X37Y126        LUT2 (Prop_lut2_I0_O)        0.105     2.940 r  sobel_ctrl_inst/gx4_carry_i_3/O
                         net (fo=1, routed)           0.000     2.940    sobel_ctrl_inst/gx4_carry_i_3_n_0
    SLICE_X37Y126        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     3.470 r  sobel_ctrl_inst/gx4_carry/O[3]
                         net (fo=2, routed)           0.853     4.323    sobel_ctrl_inst/gx4[3]
    SLICE_X35Y122        LUT3 (Prop_lut3_I2_O)        0.257     4.580 r  sobel_ctrl_inst/gx0__24_carry__0_i_3/O
                         net (fo=2, routed)           0.334     4.914    sobel_ctrl_inst/gx0__24_carry__0_i_3_n_0
    SLICE_X35Y124        LUT4 (Prop_lut4_I3_O)        0.105     5.019 r  sobel_ctrl_inst/gx0__24_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.019    sobel_ctrl_inst/gx0__24_carry__0_i_7_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     5.500 r  sobel_ctrl_inst/gx0__24_carry__0/O[2]
                         net (fo=1, routed)           0.000     5.500    sobel_ctrl_inst/gx0[6]
    SLICE_X35Y124        FDCE                                         r  sobel_ctrl_inst/gx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    21.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.381    21.381    sobel_ctrl_inst/CLK
    SLICE_X35Y124        FDCE                                         r  sobel_ctrl_inst/gx_reg[6]/C
                         clock pessimism              0.015    21.396    
                         clock uncertainty           -0.102    21.294    
    SLICE_X35Y124        FDCE (Setup_fdce_C_D)        0.059    21.353    sobel_ctrl_inst/gx_reg[6]
  -------------------------------------------------------------------
                         required time                         21.353    
                         arrival time                          -5.500    
  -------------------------------------------------------------------
                         slack                                 15.853    

Slack (MET) :             15.956ns  (required time - arrival time)
  Source:                 sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/data_in1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (c0_clk_gen rise@20.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 2.230ns (58.201%)  route 1.602ns (41.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.385ns = ( 21.385 - 20.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.543     1.543    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y50         RAMB18E1                                     r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.125     3.668 r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=2, routed)           1.602     5.269    sobel_ctrl_inst/data_out2[4]
    SLICE_X28Y125        LUT2 (Prop_lut2_I0_O)        0.105     5.374 r  sobel_ctrl_inst/data_in1[4]_i_1/O
                         net (fo=1, routed)           0.000     5.374    sobel_ctrl_inst/data_in1[4]_i_1_n_0
    SLICE_X28Y125        FDCE                                         r  sobel_ctrl_inst/data_in1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    21.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.385    21.385    sobel_ctrl_inst/CLK
    SLICE_X28Y125        FDCE                                         r  sobel_ctrl_inst/data_in1_reg[4]/C
                         clock pessimism              0.015    21.400    
                         clock uncertainty           -0.102    21.298    
    SLICE_X28Y125        FDCE (Setup_fdce_C_D)        0.033    21.331    sobel_ctrl_inst/data_in1_reg[4]
  -------------------------------------------------------------------
                         required time                         21.331    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                 15.956    

Slack (MET) :             16.012ns  (required time - arrival time)
  Source:                 sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (c0_clk_gen rise@20.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.878ns (23.105%)  route 2.922ns (76.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 21.389 - 20.000 ) 
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.506     1.506    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y129        FDRE                                         r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDRE (Prop_fdre_C_Q)         0.379     1.885 r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.820     2.705    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X48Y129        LUT4 (Prop_lut4_I2_O)        0.105     2.810 r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_5/O
                         net (fo=1, routed)           0.820     3.630    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_5_n_0
    SLICE_X48Y130        LUT5 (Prop_lut5_I4_O)        0.119     3.749 f  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_2/O
                         net (fo=1, routed)           0.887     4.636    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_2_n_0
    SLICE_X48Y127        LUT6 (Prop_lut6_I1_O)        0.275     4.911 r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.396     5.306    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X48Y127        FDRE                                         r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    21.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.389    21.389    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X48Y127        FDRE                                         r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.090    21.479    
                         clock uncertainty           -0.102    21.377    
    SLICE_X48Y127        FDRE (Setup_fdre_C_D)       -0.059    21.318    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         21.318    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                 16.012    

Slack (MET) :             16.025ns  (required time - arrival time)
  Source:                 sobel_ctrl_inst/c1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/gx_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (c0_clk_gen rise@20.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 2.076ns (53.434%)  route 1.809ns (46.566%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.381ns = ( 21.381 - 20.000 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.501     1.501    sobel_ctrl_inst/CLK
    SLICE_X32Y122        FDCE                                         r  sobel_ctrl_inst/c1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y122        FDCE (Prop_fdce_C_Q)         0.348     1.849 r  sobel_ctrl_inst/c1_reg[0]/Q
                         net (fo=5, routed)           0.957     2.806    sobel_ctrl_inst/c1[0]
    SLICE_X36Y123        LUT3 (Prop_lut3_I2_O)        0.242     3.048 r  sobel_ctrl_inst/gx0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.048    sobel_ctrl_inst/gx0__0_carry_i_5_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     3.391 r  sobel_ctrl_inst/gx0__0_carry/O[1]
                         net (fo=2, routed)           0.586     3.976    sobel_ctrl_inst/gx0__0_carry_n_6
    SLICE_X35Y123        LUT2 (Prop_lut2_I0_O)        0.271     4.247 r  sobel_ctrl_inst/gx0__24_carry_i_2/O
                         net (fo=2, routed)           0.267     4.514    sobel_ctrl_inst/gx0__24_carry_i_2_n_0
    SLICE_X35Y123        LUT4 (Prop_lut4_I3_O)        0.275     4.789 r  sobel_ctrl_inst/gx0__24_carry_i_4/O
                         net (fo=1, routed)           0.000     4.789    sobel_ctrl_inst/gx0__24_carry_i_4_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     5.121 r  sobel_ctrl_inst/gx0__24_carry/CO[3]
                         net (fo=1, routed)           0.000     5.121    sobel_ctrl_inst/gx0__24_carry_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     5.386 r  sobel_ctrl_inst/gx0__24_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.386    sobel_ctrl_inst/gx0[5]
    SLICE_X35Y124        FDCE                                         r  sobel_ctrl_inst/gx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    21.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.381    21.381    sobel_ctrl_inst/CLK
    SLICE_X35Y124        FDCE                                         r  sobel_ctrl_inst/gx_reg[5]/C
                         clock pessimism              0.074    21.455    
                         clock uncertainty           -0.102    21.353    
    SLICE_X35Y124        FDCE (Setup_fdce_C_D)        0.059    21.412    sobel_ctrl_inst/gx_reg[5]
  -------------------------------------------------------------------
                         required time                         21.412    
                         arrival time                          -5.386    
  -------------------------------------------------------------------
                         slack                                 16.025    

Slack (MET) :             16.071ns  (required time - arrival time)
  Source:                 sobel_ctrl_inst/fifo_generator_0_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/data_out1_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (c0_clk_gen rise@20.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 2.125ns (57.968%)  route 1.541ns (42.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.385ns = ( 21.385 - 20.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.546     1.546    sobel_ctrl_inst/fifo_generator_0_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y50         RAMB18E1                                     r  sobel_ctrl_inst/fifo_generator_0_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.125     3.671 r  sobel_ctrl_inst/fifo_generator_0_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           1.541     5.212    sobel_ctrl_inst/data_out1[5]
    SLICE_X31Y124        FDCE                                         r  sobel_ctrl_inst/data_out1_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    21.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.385    21.385    sobel_ctrl_inst/CLK
    SLICE_X31Y124        FDCE                                         r  sobel_ctrl_inst/data_out1_reg1_reg[5]/C
                         clock pessimism              0.074    21.459    
                         clock uncertainty           -0.102    21.357    
    SLICE_X31Y124        FDCE (Setup_fdce_C_D)       -0.074    21.283    sobel_ctrl_inst/data_out1_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         21.283    
                         arrival time                          -5.212    
  -------------------------------------------------------------------
                         slack                                 16.071    

Slack (MET) :             16.077ns  (required time - arrival time)
  Source:                 sobel_ctrl_inst/a3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/gy_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (c0_clk_gen rise@20.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 2.008ns (52.303%)  route 1.831ns (47.697%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.385ns = ( 21.385 - 20.000 ) 
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.499     1.499    sobel_ctrl_inst/CLK
    SLICE_X32Y123        FDCE                                         r  sobel_ctrl_inst/a3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y123        FDCE (Prop_fdce_C_Q)         0.379     1.878 r  sobel_ctrl_inst/a3_reg[1]/Q
                         net (fo=6, routed)           1.083     2.961    sobel_ctrl_inst/a3[1]
    SLICE_X32Y123        LUT5 (Prop_lut5_I3_O)        0.105     3.066 r  sobel_ctrl_inst/gy0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.066    sobel_ctrl_inst/gy0__0_carry_i_6_n_0
    SLICE_X32Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.523 r  sobel_ctrl_inst/gy0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.523    sobel_ctrl_inst/gy0__0_carry_n_0
    SLICE_X32Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.703 r  sobel_ctrl_inst/gy0__0_carry__0/O[0]
                         net (fo=3, routed)           0.740     4.443    sobel_ctrl_inst/gy0__0_carry__0_n_7
    SLICE_X33Y124        LUT4 (Prop_lut4_I1_O)        0.249     4.692 r  sobel_ctrl_inst/gy0__24_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.692    sobel_ctrl_inst/gy0__24_carry__0_i_7_n_0
    SLICE_X33Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.149 r  sobel_ctrl_inst/gy0__24_carry__0/CO[3]
                         net (fo=1, routed)           0.008     5.157    sobel_ctrl_inst/gy0__24_carry__0_n_0
    SLICE_X33Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.338 r  sobel_ctrl_inst/gy0__24_carry__1/O[0]
                         net (fo=1, routed)           0.000     5.338    sobel_ctrl_inst/gy0[8]
    SLICE_X33Y125        FDCE                                         r  sobel_ctrl_inst/gy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    21.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.385    21.385    sobel_ctrl_inst/CLK
    SLICE_X33Y125        FDCE                                         r  sobel_ctrl_inst/gy_reg[8]/C
                         clock pessimism              0.074    21.459    
                         clock uncertainty           -0.102    21.357    
    SLICE_X33Y125        FDCE (Setup_fdce_C_D)        0.059    21.416    sobel_ctrl_inst/gy_reg[8]
  -------------------------------------------------------------------
                         required time                         21.416    
                         arrival time                          -5.338    
  -------------------------------------------------------------------
                         slack                                 16.077    

Slack (MET) :             16.109ns  (required time - arrival time)
  Source:                 sobel_ctrl_inst/c1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/gx_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (c0_clk_gen rise@20.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.992ns (52.405%)  route 1.809ns (47.595%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.381ns = ( 21.381 - 20.000 ) 
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.501     1.501    sobel_ctrl_inst/CLK
    SLICE_X32Y122        FDCE                                         r  sobel_ctrl_inst/c1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y122        FDCE (Prop_fdce_C_Q)         0.348     1.849 r  sobel_ctrl_inst/c1_reg[0]/Q
                         net (fo=5, routed)           0.957     2.806    sobel_ctrl_inst/c1[0]
    SLICE_X36Y123        LUT3 (Prop_lut3_I2_O)        0.242     3.048 r  sobel_ctrl_inst/gx0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     3.048    sobel_ctrl_inst/gx0__0_carry_i_5_n_0
    SLICE_X36Y123        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     3.391 r  sobel_ctrl_inst/gx0__0_carry/O[1]
                         net (fo=2, routed)           0.586     3.976    sobel_ctrl_inst/gx0__0_carry_n_6
    SLICE_X35Y123        LUT2 (Prop_lut2_I0_O)        0.271     4.247 r  sobel_ctrl_inst/gx0__24_carry_i_2/O
                         net (fo=2, routed)           0.267     4.514    sobel_ctrl_inst/gx0__24_carry_i_2_n_0
    SLICE_X35Y123        LUT4 (Prop_lut4_I3_O)        0.275     4.789 r  sobel_ctrl_inst/gx0__24_carry_i_4/O
                         net (fo=1, routed)           0.000     4.789    sobel_ctrl_inst/gx0__24_carry_i_4_n_0
    SLICE_X35Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     5.121 r  sobel_ctrl_inst/gx0__24_carry/CO[3]
                         net (fo=1, routed)           0.000     5.121    sobel_ctrl_inst/gx0__24_carry_n_0
    SLICE_X35Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     5.302 r  sobel_ctrl_inst/gx0__24_carry__0/O[0]
                         net (fo=1, routed)           0.000     5.302    sobel_ctrl_inst/gx0[4]
    SLICE_X35Y124        FDCE                                         r  sobel_ctrl_inst/gx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    21.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    18.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352    19.923    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    20.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         1.381    21.381    sobel_ctrl_inst/CLK
    SLICE_X35Y124        FDCE                                         r  sobel_ctrl_inst/gx_reg[4]/C
                         clock pessimism              0.074    21.455    
                         clock uncertainty           -0.102    21.353    
    SLICE_X35Y124        FDCE (Setup_fdce_C_D)        0.059    21.412    sobel_ctrl_inst/gx_reg[4]
  -------------------------------------------------------------------
                         required time                         21.412    
                         arrival time                          -5.302    
  -------------------------------------------------------------------
                         slack                                 16.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.679%)  route 0.214ns (60.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.636     0.636    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y129        FDRE                                         r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           0.214     0.991    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]
    RAMB18_X1Y50         RAMB18E1                                     r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.946     0.946    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y50         RAMB18E1                                     r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.258     0.688    
    RAMB18_X1Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.871    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sobel_ctrl_inst/b2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/b3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.632     0.632    sobel_ctrl_inst/CLK
    SLICE_X36Y127        FDCE                                         r  sobel_ctrl_inst/b2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDCE (Prop_fdce_C_Q)         0.141     0.773 r  sobel_ctrl_inst/b2_reg[6]/Q
                         net (fo=1, routed)           0.058     0.831    sobel_ctrl_inst/b2[6]
    SLICE_X36Y127        FDCE                                         r  sobel_ctrl_inst/b3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.903     0.903    sobel_ctrl_inst/CLK
    SLICE_X36Y127        FDCE                                         r  sobel_ctrl_inst/b3_reg[6]/C
                         clock pessimism             -0.271     0.632    
    SLICE_X36Y127        FDCE (Hold_fdce_C_D)         0.076     0.708    sobel_ctrl_inst/b3_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sobel_ctrl_inst/b2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/b3_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.632     0.632    sobel_ctrl_inst/CLK
    SLICE_X36Y127        FDCE                                         r  sobel_ctrl_inst/b2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDCE (Prop_fdce_C_Q)         0.141     0.773 r  sobel_ctrl_inst/b2_reg[7]/Q
                         net (fo=1, routed)           0.061     0.834    sobel_ctrl_inst/b2[7]
    SLICE_X36Y127        FDCE                                         r  sobel_ctrl_inst/b3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.903     0.903    sobel_ctrl_inst/CLK
    SLICE_X36Y127        FDCE                                         r  sobel_ctrl_inst/b3_reg[7]/C
                         clock pessimism             -0.271     0.632    
    SLICE_X36Y127        FDCE (Hold_fdce_C_D)         0.078     0.710    sobel_ctrl_inst/b3_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.420%)  route 0.217ns (60.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.635     0.635    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y128        FDRE                                         r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/Q
                         net (fo=3, routed)           0.217     0.993    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[6]
    RAMB18_X1Y50         RAMB18E1                                     r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.943     0.943    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y50         RAMB18E1                                     r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.258     0.685    
    RAMB18_X1Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.868    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sobel_ctrl_inst/b2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/b3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.632     0.632    sobel_ctrl_inst/CLK
    SLICE_X36Y127        FDCE                                         r  sobel_ctrl_inst/b2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDCE (Prop_fdce_C_Q)         0.141     0.773 r  sobel_ctrl_inst/b2_reg[5]/Q
                         net (fo=1, routed)           0.057     0.830    sobel_ctrl_inst/b2[5]
    SLICE_X36Y127        FDCE                                         r  sobel_ctrl_inst/b3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.903     0.903    sobel_ctrl_inst/CLK
    SLICE_X36Y127        FDCE                                         r  sobel_ctrl_inst/b3_reg[5]/C
                         clock pessimism             -0.271     0.632    
    SLICE_X36Y127        FDCE (Hold_fdce_C_D)         0.071     0.703    sobel_ctrl_inst/b3_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.871%)  route 0.222ns (61.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.635     0.635    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y128        FDRE                                         r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=3, routed)           0.222     0.998    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]
    RAMB18_X1Y50         RAMB18E1                                     r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.946     0.946    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y50         RAMB18E1                                     r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.258     0.688    
    RAMB18_X1Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.871    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.246%)  route 0.218ns (60.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.636     0.636    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y129        FDRE                                         r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=3, routed)           0.218     0.995    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[3]
    RAMB18_X1Y50         RAMB18E1                                     r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.943     0.943    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y50         RAMB18E1                                     r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.258     0.685    
    RAMB18_X1Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.868    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sobel_ctrl_inst/b2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/b3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.632     0.632    sobel_ctrl_inst/CLK
    SLICE_X36Y127        FDCE                                         r  sobel_ctrl_inst/b2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y127        FDCE (Prop_fdce_C_Q)         0.141     0.773 r  sobel_ctrl_inst/b2_reg[4]/Q
                         net (fo=1, routed)           0.064     0.837    sobel_ctrl_inst/b2[4]
    SLICE_X36Y127        FDCE                                         r  sobel_ctrl_inst/b3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.903     0.903    sobel_ctrl_inst/CLK
    SLICE_X36Y127        FDCE                                         r  sobel_ctrl_inst/b3_reg[4]/C
                         clock pessimism             -0.271     0.632    
    SLICE_X36Y127        FDCE (Hold_fdce_C_D)         0.075     0.707    sobel_ctrl_inst/b3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.340%)  route 0.227ns (61.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.635     0.635    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y128        FDRE                                         r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=3, routed)           0.227     1.003    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]
    RAMB18_X1Y50         RAMB18E1                                     r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.946     0.946    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y50         RAMB18E1                                     r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.258     0.688    
    RAMB18_X1Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.871    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by c0_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.287%)  route 0.227ns (61.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.635     0.635    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y128        FDRE                                         r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y128        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.227     1.003    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]
    RAMB18_X1Y50         RAMB18E1                                     r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c0_clk_gen
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout1_buf/O
                         net (fo=232, routed)         0.946     0.946    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y50         RAMB18E1                                     r  sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.258     0.688    
    RAMB18_X1Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.871    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X1Y50     sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X1Y50     sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB18_X0Y50     sobel_ctrl_inst/fifo_generator_0_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB18_X0Y50     sobel_ctrl_inst/fifo_generator_0_inst1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1    clk_gen_inst1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y127    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y127    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y129    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y129    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y130    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y130    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y130    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y130    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y130    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y130    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y130    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y130    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y123    sobel_ctrl_inst/gx_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y123    sobel_ctrl_inst/gx_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y127    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y127    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y127    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y127    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y129    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y129    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y129    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y129    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y129    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X48Y129    sobel_ctrl_inst/fifo_generator_0_inst2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  c1_clk_gen
  To Clock:  c1_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       33.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.038ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c1_clk_gen rise@40.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 1.088ns (16.984%)  route 5.318ns (83.016%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 41.238 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.509     1.509    hdmi_ram_inst/vga_timing_ctrl_inst/CLK
    SLICE_X27Y117        FDRE                                         r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y117        FDRE (Prop_fdre_C_Q)         0.379     1.888 r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=17, routed)          0.872     2.761    hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg_n_0_[1]
    SLICE_X27Y114        LUT6 (Prop_lut6_I3_O)        0.105     2.866 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.688     3.554    hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X27Y116        LUT5 (Prop_lut5_I4_O)        0.119     3.673 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=12, routed)          1.082     4.754    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X23Y112        LUT6 (Prop_lut6_I1_O)        0.275     5.029 r  hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=11, routed)          0.614     5.644    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X26Y114        LUT6 (Prop_lut6_I4_O)        0.105     5.749 r  hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6/O
                         net (fo=2, routed)           0.671     6.419    hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6_n_0
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.105     6.524 r  hdmi_ram_inst/vga_timing_ctrl_inst/rd_addr[15]_i_1/O
                         net (fo=16, routed)          1.391     7.915    hdmi_ram_inst/vga_image_gen_inst/E[0]
    SLICE_X33Y84         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    41.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    38.571 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    39.923    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    40.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.238    41.238    hdmi_ram_inst/vga_image_gen_inst/CLK
    SLICE_X33Y84         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[5]/C
                         clock pessimism              0.007    41.245    
                         clock uncertainty           -0.123    41.122    
    SLICE_X33Y84         FDCE (Setup_fdce_C_CE)      -0.168    40.954    hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         40.954    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                 33.038    

Slack (MET) :             33.038ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c1_clk_gen rise@40.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 1.088ns (16.984%)  route 5.318ns (83.016%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 41.238 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.509     1.509    hdmi_ram_inst/vga_timing_ctrl_inst/CLK
    SLICE_X27Y117        FDRE                                         r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y117        FDRE (Prop_fdre_C_Q)         0.379     1.888 r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=17, routed)          0.872     2.761    hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg_n_0_[1]
    SLICE_X27Y114        LUT6 (Prop_lut6_I3_O)        0.105     2.866 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.688     3.554    hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X27Y116        LUT5 (Prop_lut5_I4_O)        0.119     3.673 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=12, routed)          1.082     4.754    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X23Y112        LUT6 (Prop_lut6_I1_O)        0.275     5.029 r  hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=11, routed)          0.614     5.644    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X26Y114        LUT6 (Prop_lut6_I4_O)        0.105     5.749 r  hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6/O
                         net (fo=2, routed)           0.671     6.419    hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6_n_0
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.105     6.524 r  hdmi_ram_inst/vga_timing_ctrl_inst/rd_addr[15]_i_1/O
                         net (fo=16, routed)          1.391     7.915    hdmi_ram_inst/vga_image_gen_inst/E[0]
    SLICE_X33Y84         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    41.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    38.571 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    39.923    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    40.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.238    41.238    hdmi_ram_inst/vga_image_gen_inst/CLK
    SLICE_X33Y84         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[6]/C
                         clock pessimism              0.007    41.245    
                         clock uncertainty           -0.123    41.122    
    SLICE_X33Y84         FDCE (Setup_fdce_C_CE)      -0.168    40.954    hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         40.954    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                 33.038    

Slack (MET) :             33.038ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c1_clk_gen rise@40.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 1.088ns (16.984%)  route 5.318ns (83.016%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 41.238 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.509     1.509    hdmi_ram_inst/vga_timing_ctrl_inst/CLK
    SLICE_X27Y117        FDRE                                         r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y117        FDRE (Prop_fdre_C_Q)         0.379     1.888 r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=17, routed)          0.872     2.761    hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg_n_0_[1]
    SLICE_X27Y114        LUT6 (Prop_lut6_I3_O)        0.105     2.866 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.688     3.554    hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X27Y116        LUT5 (Prop_lut5_I4_O)        0.119     3.673 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=12, routed)          1.082     4.754    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X23Y112        LUT6 (Prop_lut6_I1_O)        0.275     5.029 r  hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=11, routed)          0.614     5.644    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X26Y114        LUT6 (Prop_lut6_I4_O)        0.105     5.749 r  hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6/O
                         net (fo=2, routed)           0.671     6.419    hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6_n_0
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.105     6.524 r  hdmi_ram_inst/vga_timing_ctrl_inst/rd_addr[15]_i_1/O
                         net (fo=16, routed)          1.391     7.915    hdmi_ram_inst/vga_image_gen_inst/E[0]
    SLICE_X33Y84         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    41.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    38.571 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    39.923    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    40.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.238    41.238    hdmi_ram_inst/vga_image_gen_inst/CLK
    SLICE_X33Y84         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[7]/C
                         clock pessimism              0.007    41.245    
                         clock uncertainty           -0.123    41.122    
    SLICE_X33Y84         FDCE (Setup_fdce_C_CE)      -0.168    40.954    hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         40.954    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                 33.038    

Slack (MET) :             33.038ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c1_clk_gen rise@40.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 1.088ns (16.984%)  route 5.318ns (83.016%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 41.238 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.509     1.509    hdmi_ram_inst/vga_timing_ctrl_inst/CLK
    SLICE_X27Y117        FDRE                                         r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y117        FDRE (Prop_fdre_C_Q)         0.379     1.888 r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=17, routed)          0.872     2.761    hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg_n_0_[1]
    SLICE_X27Y114        LUT6 (Prop_lut6_I3_O)        0.105     2.866 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.688     3.554    hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X27Y116        LUT5 (Prop_lut5_I4_O)        0.119     3.673 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=12, routed)          1.082     4.754    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X23Y112        LUT6 (Prop_lut6_I1_O)        0.275     5.029 r  hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=11, routed)          0.614     5.644    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X26Y114        LUT6 (Prop_lut6_I4_O)        0.105     5.749 r  hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6/O
                         net (fo=2, routed)           0.671     6.419    hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6_n_0
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.105     6.524 r  hdmi_ram_inst/vga_timing_ctrl_inst/rd_addr[15]_i_1/O
                         net (fo=16, routed)          1.391     7.915    hdmi_ram_inst/vga_image_gen_inst/E[0]
    SLICE_X33Y84         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    41.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    38.571 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    39.923    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    40.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.238    41.238    hdmi_ram_inst/vga_image_gen_inst/CLK
    SLICE_X33Y84         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[8]/C
                         clock pessimism              0.007    41.245    
                         clock uncertainty           -0.123    41.122    
    SLICE_X33Y84         FDCE (Setup_fdce_C_CE)      -0.168    40.954    hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         40.954    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                 33.038    

Slack (MET) :             33.149ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c1_clk_gen rise@40.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 1.088ns (17.283%)  route 5.207ns (82.717%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 41.238 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.509     1.509    hdmi_ram_inst/vga_timing_ctrl_inst/CLK
    SLICE_X27Y117        FDRE                                         r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y117        FDRE (Prop_fdre_C_Q)         0.379     1.888 r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=17, routed)          0.872     2.761    hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg_n_0_[1]
    SLICE_X27Y114        LUT6 (Prop_lut6_I3_O)        0.105     2.866 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.688     3.554    hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X27Y116        LUT5 (Prop_lut5_I4_O)        0.119     3.673 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=12, routed)          1.082     4.754    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X23Y112        LUT6 (Prop_lut6_I1_O)        0.275     5.029 r  hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=11, routed)          0.614     5.644    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X26Y114        LUT6 (Prop_lut6_I4_O)        0.105     5.749 r  hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6/O
                         net (fo=2, routed)           0.671     6.419    hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6_n_0
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.105     6.524 r  hdmi_ram_inst/vga_timing_ctrl_inst/rd_addr[15]_i_1/O
                         net (fo=16, routed)          1.280     7.804    hdmi_ram_inst/vga_image_gen_inst/E[0]
    SLICE_X33Y83         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    41.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    38.571 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    39.923    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    40.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.238    41.238    hdmi_ram_inst/vga_image_gen_inst/CLK
    SLICE_X33Y83         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[1]/C
                         clock pessimism              0.007    41.245    
                         clock uncertainty           -0.123    41.122    
    SLICE_X33Y83         FDCE (Setup_fdce_C_CE)      -0.168    40.954    hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         40.954    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                 33.149    

Slack (MET) :             33.149ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c1_clk_gen rise@40.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 1.088ns (17.283%)  route 5.207ns (82.717%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 41.238 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.509     1.509    hdmi_ram_inst/vga_timing_ctrl_inst/CLK
    SLICE_X27Y117        FDRE                                         r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y117        FDRE (Prop_fdre_C_Q)         0.379     1.888 r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=17, routed)          0.872     2.761    hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg_n_0_[1]
    SLICE_X27Y114        LUT6 (Prop_lut6_I3_O)        0.105     2.866 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.688     3.554    hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X27Y116        LUT5 (Prop_lut5_I4_O)        0.119     3.673 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=12, routed)          1.082     4.754    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X23Y112        LUT6 (Prop_lut6_I1_O)        0.275     5.029 r  hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=11, routed)          0.614     5.644    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X26Y114        LUT6 (Prop_lut6_I4_O)        0.105     5.749 r  hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6/O
                         net (fo=2, routed)           0.671     6.419    hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6_n_0
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.105     6.524 r  hdmi_ram_inst/vga_timing_ctrl_inst/rd_addr[15]_i_1/O
                         net (fo=16, routed)          1.280     7.804    hdmi_ram_inst/vga_image_gen_inst/E[0]
    SLICE_X33Y83         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    41.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    38.571 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    39.923    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    40.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.238    41.238    hdmi_ram_inst/vga_image_gen_inst/CLK
    SLICE_X33Y83         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[2]/C
                         clock pessimism              0.007    41.245    
                         clock uncertainty           -0.123    41.122    
    SLICE_X33Y83         FDCE (Setup_fdce_C_CE)      -0.168    40.954    hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         40.954    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                 33.149    

Slack (MET) :             33.149ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c1_clk_gen rise@40.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 1.088ns (17.283%)  route 5.207ns (82.717%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 41.238 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.509     1.509    hdmi_ram_inst/vga_timing_ctrl_inst/CLK
    SLICE_X27Y117        FDRE                                         r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y117        FDRE (Prop_fdre_C_Q)         0.379     1.888 r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=17, routed)          0.872     2.761    hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg_n_0_[1]
    SLICE_X27Y114        LUT6 (Prop_lut6_I3_O)        0.105     2.866 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.688     3.554    hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X27Y116        LUT5 (Prop_lut5_I4_O)        0.119     3.673 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=12, routed)          1.082     4.754    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X23Y112        LUT6 (Prop_lut6_I1_O)        0.275     5.029 r  hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=11, routed)          0.614     5.644    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X26Y114        LUT6 (Prop_lut6_I4_O)        0.105     5.749 r  hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6/O
                         net (fo=2, routed)           0.671     6.419    hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6_n_0
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.105     6.524 r  hdmi_ram_inst/vga_timing_ctrl_inst/rd_addr[15]_i_1/O
                         net (fo=16, routed)          1.280     7.804    hdmi_ram_inst/vga_image_gen_inst/E[0]
    SLICE_X33Y83         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    41.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    38.571 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    39.923    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    40.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.238    41.238    hdmi_ram_inst/vga_image_gen_inst/CLK
    SLICE_X33Y83         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[3]/C
                         clock pessimism              0.007    41.245    
                         clock uncertainty           -0.123    41.122    
    SLICE_X33Y83         FDCE (Setup_fdce_C_CE)      -0.168    40.954    hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         40.954    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                 33.149    

Slack (MET) :             33.149ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c1_clk_gen rise@40.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        6.295ns  (logic 1.088ns (17.283%)  route 5.207ns (82.717%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 41.238 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.509     1.509    hdmi_ram_inst/vga_timing_ctrl_inst/CLK
    SLICE_X27Y117        FDRE                                         r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y117        FDRE (Prop_fdre_C_Q)         0.379     1.888 r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=17, routed)          0.872     2.761    hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg_n_0_[1]
    SLICE_X27Y114        LUT6 (Prop_lut6_I3_O)        0.105     2.866 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.688     3.554    hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X27Y116        LUT5 (Prop_lut5_I4_O)        0.119     3.673 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=12, routed)          1.082     4.754    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X23Y112        LUT6 (Prop_lut6_I1_O)        0.275     5.029 r  hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=11, routed)          0.614     5.644    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X26Y114        LUT6 (Prop_lut6_I4_O)        0.105     5.749 r  hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6/O
                         net (fo=2, routed)           0.671     6.419    hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6_n_0
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.105     6.524 r  hdmi_ram_inst/vga_timing_ctrl_inst/rd_addr[15]_i_1/O
                         net (fo=16, routed)          1.280     7.804    hdmi_ram_inst/vga_image_gen_inst/E[0]
    SLICE_X33Y83         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    41.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    38.571 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    39.923    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    40.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.238    41.238    hdmi_ram_inst/vga_image_gen_inst/CLK
    SLICE_X33Y83         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[4]/C
                         clock pessimism              0.007    41.245    
                         clock uncertainty           -0.123    41.122    
    SLICE_X33Y83         FDCE (Setup_fdce_C_CE)      -0.168    40.954    hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         40.954    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                 33.149    

Slack (MET) :             33.178ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c1_clk_gen rise@40.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 1.088ns (17.356%)  route 5.181ns (82.644%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 41.240 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.509     1.509    hdmi_ram_inst/vga_timing_ctrl_inst/CLK
    SLICE_X27Y117        FDRE                                         r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y117        FDRE (Prop_fdre_C_Q)         0.379     1.888 r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=17, routed)          0.872     2.761    hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg_n_0_[1]
    SLICE_X27Y114        LUT6 (Prop_lut6_I3_O)        0.105     2.866 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.688     3.554    hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X27Y116        LUT5 (Prop_lut5_I4_O)        0.119     3.673 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=12, routed)          1.082     4.754    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X23Y112        LUT6 (Prop_lut6_I1_O)        0.275     5.029 r  hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=11, routed)          0.614     5.644    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X26Y114        LUT6 (Prop_lut6_I4_O)        0.105     5.749 r  hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6/O
                         net (fo=2, routed)           0.671     6.419    hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6_n_0
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.105     6.524 r  hdmi_ram_inst/vga_timing_ctrl_inst/rd_addr[15]_i_1/O
                         net (fo=16, routed)          1.254     7.778    hdmi_ram_inst/vga_image_gen_inst/E[0]
    SLICE_X33Y86         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    41.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    38.571 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    39.923    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    40.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.240    41.240    hdmi_ram_inst/vga_image_gen_inst/CLK
    SLICE_X33Y86         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[13]/C
                         clock pessimism              0.007    41.247    
                         clock uncertainty           -0.123    41.124    
    SLICE_X33Y86         FDCE (Setup_fdce_C_CE)      -0.168    40.956    hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         40.956    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                 33.178    

Slack (MET) :             33.178ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c1_clk_gen rise@40.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 1.088ns (17.356%)  route 5.181ns (82.644%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 41.240 - 40.000 ) 
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.509     1.509    hdmi_ram_inst/vga_timing_ctrl_inst/CLK
    SLICE_X27Y117        FDRE                                         r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y117        FDRE (Prop_fdre_C_Q)         0.379     1.888 r  hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=17, routed)          0.872     2.761    hdmi_ram_inst/vga_timing_ctrl_inst/v_cnt_reg_n_0_[1]
    SLICE_X27Y114        LUT6 (Prop_lut6_I3_O)        0.105     2.866 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.688     3.554    hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X27Y116        LUT5 (Prop_lut5_I4_O)        0.119     3.673 r  hdmi_ram_inst/vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=12, routed)          1.082     4.754    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X23Y112        LUT6 (Prop_lut6_I1_O)        0.275     5.029 r  hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=11, routed)          0.614     5.644    hdmi_ram_inst/vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X26Y114        LUT6 (Prop_lut6_I4_O)        0.105     5.749 r  hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6/O
                         net (fo=2, routed)           0.671     6.419    hdmi_ram_inst/vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_6_n_0
    SLICE_X27Y113        LUT6 (Prop_lut6_I2_O)        0.105     6.524 r  hdmi_ram_inst/vga_timing_ctrl_inst/rd_addr[15]_i_1/O
                         net (fo=16, routed)          1.254     7.778    hdmi_ram_inst/vga_image_gen_inst/E[0]
    SLICE_X33Y86         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000    40.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285    41.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    38.571 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    39.923    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    40.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.240    41.240    hdmi_ram_inst/vga_image_gen_inst/CLK
    SLICE_X33Y86         FDCE                                         r  hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[14]/C
                         clock pessimism              0.007    41.247    
                         clock uncertainty           -0.123    41.124    
    SLICE_X33Y86         FDCE (Setup_fdce_C_CE)      -0.168    40.956    hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         40.956    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                 33.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.647%)  route 0.122ns (46.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.641     0.641    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X23Y115        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y115        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c1_q_reg/Q
                         net (fo=1, routed)           0.122     0.904    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c1_q
    SLICE_X18Y115        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.913     0.913    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X18Y115        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
                         clock pessimism             -0.238     0.675    
    SLICE_X18Y115        FDRE (Hold_fdre_C_D)         0.070     0.745    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.632%)  route 0.108ns (43.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.642     0.642    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X22Y112        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y112        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c0_q_reg/Q
                         net (fo=1, routed)           0.108     0.891    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c0_q
    SLICE_X20Y112        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.915     0.915    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X20Y112        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
                         clock pessimism             -0.258     0.657    
    SLICE_X20Y112        FDRE (Hold_fdre_C_D)         0.070     0.727    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c0_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.047%)  route 0.114ns (37.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.643     0.643    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X17Y112        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y112        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.114     0.898    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/q_m_reg_reg_n_0_[0]
    SLICE_X15Y112        LUT6 (Prop_lut6_I3_O)        0.045     0.943 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.943    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out[0]_i_1__0_n_0
    SLICE_X15Y112        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.916     0.916    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X15Y112        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[0]/C
                         clock pessimism             -0.238     0.678    
    SLICE_X15Y112        FDCE (Hold_fdce_C_D)         0.091     0.769    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.340%)  route 0.111ns (34.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.646     0.646    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X12Y104        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.164     0.810 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.111     0.921    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/q_m_reg_reg_n_0_[3]
    SLICE_X12Y106        LUT6 (Prop_lut6_I3_O)        0.045     0.966 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.966    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out[3]_i_1__1_n_0
    SLICE_X12Y106        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.920     0.920    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X12Y106        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[3]/C
                         clock pessimism             -0.258     0.662    
    SLICE_X12Y106        FDCE (Hold_fdce_C_D)         0.121     0.783    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.826%)  route 0.130ns (41.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.643     0.643    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X24Y109        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y109        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/n1d_reg[3]/Q
                         net (fo=4, routed)           0.130     0.914    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/n1d[3]
    SLICE_X23Y109        LUT6 (Prop_lut6_I3_O)        0.045     0.959 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.959    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/q_m_1
    SLICE_X23Y109        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.918     0.918    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X23Y109        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[1]/C
                         clock pessimism             -0.238     0.680    
    SLICE_X23Y109        FDRE (Hold_fdre_C_D)         0.091     0.771    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.333%)  route 0.144ns (43.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.644     0.644    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X20Y109        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.144     0.929    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/q_m_reg[4]
    SLICE_X19Y109        LUT6 (Prop_lut6_I5_O)        0.045     0.974 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.974    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out[4]
    SLICE_X19Y109        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.918     0.918    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X19Y109        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[4]/C
                         clock pessimism             -0.238     0.680    
    SLICE_X19Y109        FDCE (Hold_fdce_C_D)         0.092     0.772    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.081%)  route 0.124ns (39.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.641     0.641    hdmi_ram_inst/vga_timing_ctrl_inst/CLK
    SLICE_X23Y113        FDSE                                         r  hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y113        FDSE (Prop_fdse_C_Q)         0.141     0.782 r  hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt_reg[7]/Q
                         net (fo=25, routed)          0.124     0.906    hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt[7]
    SLICE_X22Y113        LUT5 (Prop_lut5_I1_O)        0.045     0.951 r  hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.951    hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt[8]_i_1_n_0
    SLICE_X22Y113        FDSE                                         r  hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.914     0.914    hdmi_ram_inst/vga_timing_ctrl_inst/CLK
    SLICE_X22Y113        FDSE                                         r  hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt_reg[8]/C
                         clock pessimism             -0.260     0.654    
    SLICE_X22Y113        FDSE (Hold_fdse_C_D)         0.092     0.746    hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.141%)  route 0.134ns (41.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.647     0.647    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X18Y102        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y102        FDRE (Prop_fdre_C_Q)         0.141     0.788 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/n1d_reg[2]/Q
                         net (fo=4, routed)           0.134     0.922    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/n1d[2]
    SLICE_X18Y103        LUT6 (Prop_lut6_I0_O)        0.045     0.967 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.967    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/q_m_1
    SLICE_X18Y103        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.919     0.919    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X18Y103        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/q_m_reg_reg[1]/C
                         clock pessimism             -0.257     0.662    
    SLICE_X18Y103        FDRE (Hold_fdre_C_D)         0.091     0.753    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.227ns (65.640%)  route 0.119ns (34.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.643     0.643    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X20Y111        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y111        FDRE (Prop_fdre_C_Q)         0.128     0.771 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.119     0.890    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/q_m_reg_reg_n_0_[3]
    SLICE_X18Y111        LUT6 (Prop_lut6_I3_O)        0.099     0.989 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.989    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out[3]_i_1__0_n_0
    SLICE_X18Y111        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.917     0.917    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X18Y111        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/C
                         clock pessimism             -0.238     0.679    
    SLICE_X18Y111        FDCE (Hold_fdce_C_D)         0.092     0.771    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.983%)  route 0.152ns (45.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.641     0.641    hdmi_ram_inst/vga_timing_ctrl_inst/CLK
    SLICE_X22Y113        FDSE                                         r  hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y113        FDSE (Prop_fdse_C_Q)         0.141     0.782 r  hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt_reg[0]/Q
                         net (fo=17, routed)          0.152     0.934    hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt[0]
    SLICE_X23Y113        LUT5 (Prop_lut5_I2_O)        0.045     0.979 r  hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.979    hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt[3]_i_1_n_0
    SLICE_X23Y113        FDSE                                         r  hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.914     0.914    hdmi_ram_inst/vga_timing_ctrl_inst/CLK
    SLICE_X23Y113        FDSE                                         r  hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt_reg[3]/C
                         clock pessimism             -0.260     0.654    
    SLICE_X23Y113        FDSE (Hold_fdse_C_D)         0.091     0.745    hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1_clk_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y2    clk_gen_inst1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X22Y112    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X20Y112    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X23Y115    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X18Y115    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X16Y109    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X17Y108    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X19Y107    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X26Y106    hdmi_ram_inst/vga_image_gen_inst/pic_valid_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y112    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X20Y112    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y115    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X18Y115    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y83     hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y83     hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y83     hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y83     hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X18Y113    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X16Y113    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y84     hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y84     hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y84     hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y84     hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y84     hdmi_ram_inst/vga_image_gen_inst/rd_addr_reg[8]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X22Y114    hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X22Y114    hdmi_ram_inst/vga_timing_ctrl_inst/h_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y112    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X22Y112    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X20Y112    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_gen
  To Clock:  clk_out3_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        5.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.379ns (20.443%)  route 1.475ns (79.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 9.447 - 8.000 ) 
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.518     1.518    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/clk_out3
    SLICE_X17Y111        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y111        FDRE (Prop_fdre_C_Q)         0.379     1.897 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           1.475     3.372    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_fall_s[0]
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.447     9.447    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/clk_out3
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/C
                         clock pessimism              0.074     9.521    
                         clock uncertainty           -0.085     9.436    
    OLOGIC_X0Y132        ODDR (Setup_oddr_C_D2)      -0.707     8.729    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/ODDR_inst
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.379ns (20.528%)  route 1.467ns (79.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 9.444 - 8.000 ) 
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.519     1.519    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/clk_out3
    SLICE_X18Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y110        FDRE (Prop_fdre_C_Q)         0.379     1.898 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           1.467     3.365    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s[0]
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.444     9.444    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/clk_out3
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/C
                         clock pessimism              0.074     9.518    
                         clock uncertainty           -0.085     9.433    
    OLOGIC_X0Y130        ODDR (Setup_oddr_C_D2)      -0.707     8.726    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.438ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.379ns (21.433%)  route 1.389ns (78.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 9.444 - 8.000 ) 
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.520     1.520    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/clk_out3
    SLICE_X18Y109        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y109        FDRE (Prop_fdre_C_Q)         0.379     1.899 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           1.389     3.288    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.444     9.444    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/clk_out3
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/C
                         clock pessimism              0.074     9.518    
                         clock uncertainty           -0.085     9.433    
    OLOGIC_X0Y130        ODDR (Setup_oddr_C_D1)      -0.707     8.726    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -3.288    
  -------------------------------------------------------------------
                         slack                                  5.438    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.379ns (21.712%)  route 1.367ns (78.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 9.447 - 8.000 ) 
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.518     1.518    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/clk_out3
    SLICE_X15Y111        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.379     1.897 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           1.367     3.264    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.447     9.447    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/clk_out3
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/C
                         clock pessimism              0.074     9.521    
                         clock uncertainty           -0.085     9.436    
    OLOGIC_X0Y132        ODDR (Setup_oddr_C_D1)      -0.707     8.729    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/ODDR_inst
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.433ns (34.741%)  route 0.813ns (65.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 9.450 - 8.000 ) 
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.521     1.521    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/clk_out3
    SLICE_X10Y108        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.433     1.954 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.813     2.767    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s[0]
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.450     9.450    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/clk_out3
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/C
                         clock pessimism              0.074     9.524    
                         clock uncertainty           -0.085     9.439    
    OLOGIC_X0Y116        ODDR (Setup_oddr_C_D2)      -0.707     8.732    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/ODDR_inst
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                          -2.767    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.379ns (30.810%)  route 0.851ns (69.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 9.450 - 8.000 ) 
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.520     1.520    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/clk_out3
    SLICE_X11Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.379     1.899 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.851     2.750    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.450     9.450    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/clk_out3
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/C
                         clock pessimism              0.074     9.524    
                         clock uncertainty           -0.085     9.439    
    OLOGIC_X0Y116        ODDR (Setup_oddr_C_D1)      -0.707     8.732    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/ODDR_inst
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                          -2.750    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.348ns (32.078%)  route 0.737ns (67.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 9.460 - 8.000 ) 
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.575     1.575    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/clk_out3
    SLICE_X0Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.348     1.923 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/Q
                         net (fo=11, routed)          0.737     2.660    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/p_4_in
    SLICE_X1Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.460     9.460    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/clk_out3
    SLICE_X1Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/C
                         clock pessimism              0.091     9.551    
                         clock uncertainty           -0.085     9.466    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.489     8.977    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                          8.977    
                         arrival time                          -2.660    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.348ns (32.078%)  route 0.737ns (67.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 9.460 - 8.000 ) 
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.575     1.575    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/clk_out3
    SLICE_X0Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.348     1.923 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/Q
                         net (fo=11, routed)          0.737     2.660    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/p_4_in
    SLICE_X1Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.460     9.460    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/clk_out3
    SLICE_X1Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/C
                         clock pessimism              0.091     9.551    
                         clock uncertainty           -0.085     9.466    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.489     8.977    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                          8.977    
                         arrival time                          -2.660    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.348ns (32.078%)  route 0.737ns (67.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 9.460 - 8.000 ) 
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.575     1.575    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/clk_out3
    SLICE_X0Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.348     1.923 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/Q
                         net (fo=11, routed)          0.737     2.660    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/p_4_in
    SLICE_X1Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.460     9.460    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/clk_out3
    SLICE_X1Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[1]/C
                         clock pessimism              0.091     9.551    
                         clock uncertainty           -0.085     9.466    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.489     8.977    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          8.977    
                         arrival time                          -2.660    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.348ns (32.078%)  route 0.737ns (67.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 9.460 - 8.000 ) 
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.575     1.575    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/clk_out3
    SLICE_X0Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.348     1.923 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/Q
                         net (fo=11, routed)          0.737     2.660    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/p_4_in
    SLICE_X1Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.460     9.460    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/clk_out3
    SLICE_X1Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/C
                         clock pessimism              0.091     9.551    
                         clock uncertainty           -0.085     9.466    
    SLICE_X1Y128         FDRE (Setup_fdre_C_R)       -0.489     8.977    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          8.977    
                         arrival time                          -2.660    
  -------------------------------------------------------------------
                         slack                                  6.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.291%)  route 0.145ns (50.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.665     0.665    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/clk_out3
    SLICE_X0Y127         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     0.806 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/Q
                         net (fo=1, routed)           0.145     0.951    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg_n_0_[2]
    SLICE_X0Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.938     0.938    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/clk_out3
    SLICE_X0Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]/C
                         clock pessimism             -0.259     0.679    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.071     0.750    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.187ns (56.279%)  route 0.145ns (43.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.644     0.644    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/clk_out3
    SLICE_X19Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y110        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/Q
                         net (fo=1, routed)           0.145     0.930    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg_n_0_[2]
    SLICE_X18Y110        LUT3 (Prop_lut3_I2_O)        0.046     0.976 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.976    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s[1]_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.917     0.917    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/clk_out3
    SLICE_X18Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/C
                         clock pessimism             -0.260     0.657    
    SLICE_X18Y110        FDRE (Hold_fdre_C_D)         0.107     0.764    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.764    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.212ns (59.124%)  route 0.147ns (40.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.645     0.645    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/clk_out3
    SLICE_X10Y108        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDRE (Prop_fdre_C_Q)         0.164     0.809 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]/Q
                         net (fo=1, routed)           0.147     0.956    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg_n_0_[4]
    SLICE_X10Y108        LUT3 (Prop_lut3_I2_O)        0.048     1.004 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000     1.004    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.920     0.920    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/clk_out3
    SLICE_X10Y108        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/C
                         clock pessimism             -0.275     0.645    
    SLICE_X10Y108        FDRE (Hold_fdre_C_D)         0.131     0.776    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.595%)  route 0.158ns (46.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.644     0.644    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/clk_out3
    SLICE_X15Y111        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/Q
                         net (fo=1, routed)           0.158     0.944    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg_n_0_[2]
    SLICE_X15Y111        LUT3 (Prop_lut3_I2_O)        0.042     0.986 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.986    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s[1]_i_1_n_0
    SLICE_X15Y111        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.918     0.918    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/clk_out3
    SLICE_X15Y111        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/C
                         clock pessimism             -0.274     0.644    
    SLICE_X15Y111        FDRE (Hold_fdre_C_D)         0.107     0.751    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.595%)  route 0.158ns (46.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.644     0.644    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/clk_out3
    SLICE_X11Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/Q
                         net (fo=1, routed)           0.158     0.944    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg_n_0_[2]
    SLICE_X11Y110        LUT3 (Prop_lut3_I2_O)        0.042     0.986 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.986    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s[1]_i_1_n_0
    SLICE_X11Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.919     0.919    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/clk_out3
    SLICE_X11Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/C
                         clock pessimism             -0.275     0.644    
    SLICE_X11Y110        FDRE (Hold_fdre_C_D)         0.107     0.751    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.183ns (52.894%)  route 0.163ns (47.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.645     0.645    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/clk_out3
    SLICE_X18Y109        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y109        FDRE (Prop_fdre_C_Q)         0.141     0.786 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/Q
                         net (fo=1, routed)           0.163     0.949    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg_n_0_[2]
    SLICE_X18Y109        LUT3 (Prop_lut3_I2_O)        0.042     0.991 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.991    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s[1]_i_1_n_0
    SLICE_X18Y109        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.918     0.918    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/clk_out3
    SLICE_X18Y109        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/C
                         clock pessimism             -0.273     0.645    
    SLICE_X18Y109        FDRE (Hold_fdre_C_D)         0.107     0.752    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.470%)  route 0.169ns (54.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.665     0.665    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/clk_out3
    SLICE_X1Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.141     0.806 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/Q
                         net (fo=1, routed)           0.169     0.975    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg_n_0_[2]
    SLICE_X1Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.938     0.938    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/clk_out3
    SLICE_X1Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[1]/C
                         clock pessimism             -0.273     0.665    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.070     0.735    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.421%)  route 0.166ns (47.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.665ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.665     0.665    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/clk_out3
    SLICE_X0Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     0.806 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[1]/Q
                         net (fo=2, routed)           0.166     0.972    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg_n_0_[1]
    SLICE_X0Y128         LUT2 (Prop_lut2_I1_O)        0.042     1.014 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.014    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt[2]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.938     0.938    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/clk_out3
    SLICE_X0Y128         FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/C
                         clock pessimism             -0.273     0.665    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.107     0.772    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.184ns (52.289%)  route 0.168ns (47.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.644     0.644    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/clk_out3
    SLICE_X15Y111        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     0.953    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/cnt_reg_n_0_[0]
    SLICE_X15Y111        LUT3 (Prop_lut3_I1_O)        0.043     0.996 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/cnt[2]_i_1__3/O
                         net (fo=1, routed)           0.000     0.996    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/cnt[2]_i_1__3_n_0
    SLICE_X15Y111        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.918     0.918    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/clk_out3
    SLICE_X15Y111        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/C
                         clock pessimism             -0.274     0.644    
    SLICE_X15Y111        FDRE (Hold_fdre_C_D)         0.107     0.751    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - clk_out3_clk_gen rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.184ns (52.289%)  route 0.168ns (47.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.644     0.644    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/clk_out3
    SLICE_X11Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/cnt_reg[0]/Q
                         net (fo=3, routed)           0.168     0.953    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/cnt_reg_n_0_[0]
    SLICE_X11Y110        LUT3 (Prop_lut3_I1_O)        0.043     0.996 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/cnt[2]_i_1__4/O
                         net (fo=1, routed)           0.000     0.996    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/cnt[2]_i_1__4_n_0
    SLICE_X11Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.919     0.919    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/clk_out3
    SLICE_X11Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/cnt_reg[2]/C
                         clock pessimism             -0.275     0.644    
    SLICE_X11Y110        FDRE (Hold_fdre_C_D)         0.107     0.751    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_gen
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0    clk_gen_inst1/inst/clkout3_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y130    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y132    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y116    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y128    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y109    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y109    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y109    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y110    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y109    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y109    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y109    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y110    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y110    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y110    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y110    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y110    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y110    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y110    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y109    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y109    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y109    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y110    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y110    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y110    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y110    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y110    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y109    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y109    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen_inst1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y4    clk_gen_inst1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen_inst1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen_inst1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_gen_inst1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen_inst1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  c1_clk_gen
  To Clock:  clk_out3_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        5.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.538ns (22.913%)  route 1.810ns (77.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 9.403 - 8.000 ) 
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.520     1.520    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X12Y108        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.433     1.953 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[9]/Q
                         net (fo=1, routed)           1.810     3.763    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/Q[9]
    SLICE_X10Y108        LUT2 (Prop_lut2_I1_O)        0.105     3.868 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s[4]_i_1/O
                         net (fo=1, routed)           0.000     3.868    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s[4]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.403     9.403    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/clk_out3
    SLICE_X10Y108        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]/C
                         clock pessimism             -0.072     9.331    
                         clock uncertainty           -0.243     9.087    
    SLICE_X10Y108        FDRE (Setup_fdre_C_D)        0.074     9.161    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.484ns (22.065%)  route 1.710ns (77.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 9.401 - 8.000 ) 
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.520     1.520    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X17Y109        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y109        FDCE (Prop_fdce_C_Q)         0.379     1.899 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/Q
                         net (fo=1, routed)           1.710     3.609    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/Q[9]
    SLICE_X19Y110        LUT2 (Prop_lut2_I1_O)        0.105     3.714 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s[4]_i_1/O
                         net (fo=1, routed)           0.000     3.714    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s[4]_i_1_n_0
    SLICE_X19Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.401     9.401    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/clk_out3
    SLICE_X19Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/C
                         clock pessimism             -0.072     9.329    
                         clock uncertainty           -0.243     9.085    
    SLICE_X19Y110        FDRE (Setup_fdre_C_D)        0.032     9.117    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.538ns (25.563%)  route 1.567ns (74.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 9.402 - 8.000 ) 
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.520     1.520    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X12Y108        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y108        FDCE (Prop_fdce_C_Q)         0.433     1.953 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[4]/Q
                         net (fo=1, routed)           1.567     3.520    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/Q[4]
    SLICE_X11Y110        LUT3 (Prop_lut3_I0_O)        0.105     3.625 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000     3.625    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s[2]_i_1_n_0
    SLICE_X11Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.402     9.402    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/clk_out3
    SLICE_X11Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/C
                         clock pessimism             -0.072     9.330    
                         clock uncertainty           -0.243     9.086    
    SLICE_X11Y110        FDRE (Setup_fdre_C_D)        0.033     9.119    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.554ns (26.232%)  route 1.558ns (73.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 9.402 - 8.000 ) 
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.521     1.521    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X12Y106        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDCE (Prop_fdce_C_Q)         0.433     1.954 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/Q
                         net (fo=1, routed)           1.558     3.512    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/Q[2]
    SLICE_X11Y110        LUT3 (Prop_lut3_I0_O)        0.121     3.633 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000     3.633    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s[1]_i_1_n_0
    SLICE_X11Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.402     9.402    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/clk_out3
    SLICE_X11Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/C
                         clock pessimism             -0.072     9.330    
                         clock uncertainty           -0.243     9.086    
    SLICE_X11Y110        FDRE (Setup_fdre_C_D)        0.069     9.155    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.484ns (23.459%)  route 1.579ns (76.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.400ns = ( 9.400 - 8.000 ) 
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.518     1.518    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X18Y111        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDCE (Prop_fdce_C_Q)         0.379     1.897 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/Q
                         net (fo=1, routed)           1.579     3.476    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/Q[5]
    SLICE_X17Y111        LUT3 (Prop_lut3_I0_O)        0.105     3.581 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_fall_s[2]_i_1/O
                         net (fo=1, routed)           0.000     3.581    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_fall_s[2]_i_1_n_0
    SLICE_X17Y111        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.400     9.400    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/clk_out3
    SLICE_X17Y111        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]/C
                         clock pessimism             -0.072     9.328    
                         clock uncertainty           -0.243     9.084    
    SLICE_X17Y111        FDRE (Setup_fdre_C_D)        0.032     9.116    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.583ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.549ns (26.282%)  route 1.540ns (73.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns = ( 9.403 - 8.000 ) 
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.521     1.521    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X12Y107        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDCE (Prop_fdce_C_Q)         0.433     1.954 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/Q
                         net (fo=1, routed)           1.540     3.494    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/Q[7]
    SLICE_X10Y108        LUT3 (Prop_lut3_I0_O)        0.116     3.610 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000     3.610    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.403     9.403    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/clk_out3
    SLICE_X10Y108        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/C
                         clock pessimism             -0.072     9.331    
                         clock uncertainty           -0.243     9.087    
    SLICE_X10Y108        FDRE (Setup_fdre_C_D)        0.106     9.193    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -3.610    
  -------------------------------------------------------------------
                         slack                                  5.583    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.484ns (24.044%)  route 1.529ns (75.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 9.401 - 8.000 ) 
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.520     1.520    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X19Y109        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y109        FDCE (Prop_fdce_C_Q)         0.379     1.899 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/Q
                         net (fo=1, routed)           1.529     3.428    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/Q[5]
    SLICE_X19Y110        LUT3 (Prop_lut3_I0_O)        0.105     3.533 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s[2]_i_1/O
                         net (fo=1, routed)           0.000     3.533    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s[2]_i_1_n_0
    SLICE_X19Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.401     9.401    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/clk_out3
    SLICE_X19Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/C
                         clock pessimism             -0.072     9.329    
                         clock uncertainty           -0.243     9.085    
    SLICE_X19Y110        FDRE (Setup_fdre_C_D)        0.032     9.117    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -3.533    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.498ns (24.500%)  route 1.535ns (75.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 9.401 - 8.000 ) 
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.521     1.521    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X19Y107        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDCE (Prop_fdce_C_Q)         0.379     1.900 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/Q
                         net (fo=1, routed)           1.535     3.435    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/Q[7]
    SLICE_X19Y110        LUT3 (Prop_lut3_I0_O)        0.119     3.554 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000     3.554    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s[3]_i_1_n_0
    SLICE_X19Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.401     9.401    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/clk_out3
    SLICE_X19Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/C
                         clock pessimism             -0.072     9.329    
                         clock uncertainty           -0.243     9.085    
    SLICE_X19Y110        FDRE (Setup_fdre_C_D)        0.069     9.154    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                          9.154    
                         arrival time                          -3.554    
  -------------------------------------------------------------------
                         slack                                  5.601    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.484ns (24.572%)  route 1.486ns (75.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 9.402 - 8.000 ) 
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.520     1.520    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X19Y109        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y109        FDCE (Prop_fdce_C_Q)         0.379     1.899 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[4]/Q
                         net (fo=1, routed)           1.486     3.385    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/Q[4]
    SLICE_X18Y109        LUT3 (Prop_lut3_I0_O)        0.105     3.490 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000     3.490    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s[2]_i_1_n_0
    SLICE_X18Y109        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.402     9.402    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/clk_out3
    SLICE_X18Y109        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/C
                         clock pessimism             -0.072     9.330    
                         clock uncertainty           -0.243     9.086    
    SLICE_X18Y109        FDRE (Setup_fdre_C_D)        0.033     9.119    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out3_clk_gen rise@8.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.602ns (30.086%)  route 1.399ns (69.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.400ns = ( 9.400 - 8.000 ) 
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.389     1.389    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         1.520     1.520    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X16Y109        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y109        FDCE (Prop_fdce_C_Q)         0.348     1.868 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/Q
                         net (fo=1, routed)           1.399     3.267    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/Q[8]
    SLICE_X15Y111        LUT2 (Prop_lut2_I1_O)        0.254     3.521 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000     3.521    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s[4]_i_1_n_0
    SLICE_X15Y111        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     8.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.285     9.285    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.714     6.570 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.352     7.923    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     8.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          1.400     9.400    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/clk_out3
    SLICE_X15Y111        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/C
                         clock pessimism             -0.072     9.328    
                         clock uncertainty           -0.243     9.084    
    SLICE_X15Y111        FDRE (Setup_fdre_C_D)        0.069     9.153    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                  5.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.411%)  route 0.609ns (76.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.645     0.645    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X13Y108        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y108        FDCE (Prop_fdce_C_Q)         0.141     0.786 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/Q
                         net (fo=1, routed)           0.609     1.395    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/Q[1]
    SLICE_X10Y108        LUT3 (Prop_lut3_I0_O)        0.045     1.440 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.440    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s[0]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.920     0.920    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/clk_out3
    SLICE_X10Y108        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
                         clock pessimism              0.047     0.967    
                         clock uncertainty            0.243     1.210    
    SLICE_X10Y108        FDRE (Hold_fdre_C_D)         0.120     1.330    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.185ns (23.579%)  route 0.600ns (76.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.645     0.645    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X16Y109        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y109        FDCE (Prop_fdce_C_Q)         0.141     0.786 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[8]/Q
                         net (fo=1, routed)           0.600     1.386    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/Q[8]
    SLICE_X18Y109        LUT2 (Prop_lut2_I1_O)        0.044     1.430 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000     1.430    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s[4]_i_1_n_0
    SLICE_X18Y109        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.918     0.918    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/clk_out3
    SLICE_X18Y109        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]/C
                         clock pessimism              0.047     0.965    
                         clock uncertainty            0.243     1.208    
    SLICE_X18Y109        FDRE (Hold_fdre_C_D)         0.107     1.315    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.236%)  route 0.581ns (75.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.646     0.646    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X19Y106        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y106        FDCE (Prop_fdce_C_Q)         0.141     0.787 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[1]/Q
                         net (fo=1, routed)           0.581     1.369    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/Q[1]
    SLICE_X18Y110        LUT3 (Prop_lut3_I0_O)        0.045     1.414 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.414    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s[0]_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.917     0.917    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/clk_out3
    SLICE_X18Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
                         clock pessimism              0.047     0.964    
                         clock uncertainty            0.243     1.207    
    SLICE_X18Y110        FDRE (Hold_fdre_C_D)         0.091     1.298    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.208ns (26.249%)  route 0.584ns (73.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.644     0.644    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X12Y110        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y110        FDCE (Prop_fdce_C_Q)         0.164     0.808 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[8]/Q
                         net (fo=1, routed)           0.584     1.393    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/Q[8]
    SLICE_X11Y110        LUT2 (Prop_lut2_I1_O)        0.044     1.437 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000     1.437    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s[4]_i_1_n_0
    SLICE_X11Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.919     0.919    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/clk_out3
    SLICE_X11Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[4]/C
                         clock pessimism              0.047     0.966    
                         clock uncertainty            0.243     1.209    
    SLICE_X11Y110        FDRE (Hold_fdre_C_D)         0.107     1.316    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.185ns (23.090%)  route 0.616ns (76.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.645     0.645    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X19Y109        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y109        FDCE (Prop_fdce_C_Q)         0.141     0.786 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[3]/Q
                         net (fo=1, routed)           0.616     1.402    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/Q[3]
    SLICE_X18Y110        LUT3 (Prop_lut3_I0_O)        0.044     1.446 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.446    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s[1]_i_1_n_0
    SLICE_X18Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.917     0.917    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/clk_out3
    SLICE_X18Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/C
                         clock pessimism              0.047     0.964    
                         clock uncertainty            0.243     1.207    
    SLICE_X18Y110        FDRE (Hold_fdre_C_D)         0.107     1.314    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.184ns (22.294%)  route 0.641ns (77.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.644     0.644    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X16Y111        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y111        FDCE (Prop_fdce_C_Q)         0.141     0.785 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[2]/Q
                         net (fo=1, routed)           0.641     1.426    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/Q[2]
    SLICE_X15Y111        LUT3 (Prop_lut3_I0_O)        0.043     1.469 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.469    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s[1]_i_1_n_0
    SLICE_X15Y111        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.918     0.918    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/clk_out3
    SLICE_X15Y111        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/C
                         clock pessimism              0.047     0.965    
                         clock uncertainty            0.243     1.208    
    SLICE_X15Y111        FDRE (Hold_fdre_C_D)         0.107     1.315    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.185ns (22.324%)  route 0.644ns (77.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.644     0.644    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/CLK
    SLICE_X16Y111        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y111        FDCE (Prop_fdce_C_Q)         0.141     0.785 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/Q
                         net (fo=1, routed)           0.644     1.429    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/Q[6]
    SLICE_X15Y111        LUT3 (Prop_lut3_I0_O)        0.044     1.473 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000     1.473    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s[3]_i_1_n_0
    SLICE_X15Y111        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.918     0.918    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/clk_out3
    SLICE_X15Y111        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/C
                         clock pessimism              0.047     0.965    
                         clock uncertainty            0.243     1.208    
    SLICE_X15Y111        FDRE (Hold_fdre_C_D)         0.107     1.315    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.852%)  route 0.628ns (77.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.645     0.645    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/CLK
    SLICE_X19Y107        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDCE (Prop_fdce_C_Q)         0.141     0.786 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst1/data_out_reg[0]/Q
                         net (fo=1, routed)           0.628     1.414    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/Q[0]
    SLICE_X18Y109        LUT3 (Prop_lut3_I0_O)        0.045     1.459 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.459    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s[0]_i_1_n_0
    SLICE_X18Y109        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.918     0.918    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/clk_out3
    SLICE_X18Y109        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/C
                         clock pessimism              0.047     0.965    
                         clock uncertainty            0.243     1.208    
    SLICE_X18Y109        FDRE (Hold_fdre_C_D)         0.092     1.300    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.209ns (25.586%)  route 0.608ns (74.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.645     0.645    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X12Y107        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDCE (Prop_fdce_C_Q)         0.164     0.809 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[0]/Q
                         net (fo=1, routed)           0.608     1.417    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/Q[0]
    SLICE_X11Y110        LUT3 (Prop_lut3_I0_O)        0.045     1.462 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.462    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s[0]_i_1_n_0
    SLICE_X11Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.919     0.919    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/clk_out3
    SLICE_X11Y110        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/C
                         clock pessimism              0.047     0.966    
                         clock uncertainty            0.243     1.209    
    SLICE_X11Y110        FDRE (Hold_fdre_C_D)         0.092     1.301    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c1_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_gen  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out3_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_gen rise@0.000ns - c1_clk_gen rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.207ns (24.110%)  route 0.652ns (75.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    clk_gen_inst1/inst/c1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_gen_inst1/inst/clkout2_buf/O
                         net (fo=173, routed)         0.646     0.646    hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/CLK
    SLICE_X12Y106        FDCE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDCE (Prop_fdce_C_Q)         0.164     0.810 r  hdmi_ram_inst/hdmi_ctrl_inst/encode_inst3/data_out_reg[3]/Q
                         net (fo=1, routed)           0.652     1.462    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/Q[3]
    SLICE_X10Y108        LUT3 (Prop_lut3_I0_O)        0.043     1.505 r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.505    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s[1]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_gen_inst1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.375    -0.559 r  clk_gen_inst1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -0.029    clk_gen_inst1/inst/clk_out3_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_gen_inst1/inst/clkout3_buf/O
                         net (fo=54, routed)          0.920     0.920    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/clk_out3
    SLICE_X10Y108        FDRE                                         r  hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[1]/C
                         clock pessimism              0.047     0.967    
                         clock uncertainty            0.243     1.210    
    SLICE_X10Y108        FDRE (Hold_fdre_C_D)         0.131     1.341    hdmi_ram_inst/hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.163    





