{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678805652669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678805652670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 14:54:12 2023 " "Processing started: Tue Mar 14 14:54:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678805652670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805652670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task1 -c task1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off task1 -c task1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805652670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678805653148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678805653149 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "accel.qsys " "Elaborating Platform Designer system entity \"accel.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805661741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:25 Progress: Loading task1/accel.qsys " "2023.03.14.14:54:25 Progress: Loading task1/accel.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805665717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:26 Progress: Reading input file " "2023.03.14.14:54:26 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805666616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:26 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\] " "2023.03.14.14:54:26 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805666707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Parameterizing module accelerometer_spi " "2023.03.14.14:54:27 Progress: Parameterizing module accelerometer_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Adding clk \[clock_source 22.1\] " "2023.03.14.14:54:27 Progress: Adding clk \[clock_source 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Parameterizing module clk " "2023.03.14.14:54:27 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Adding cpu \[altera_nios2_gen2 22.1\] " "2023.03.14.14:54:27 Progress: Adding cpu \[altera_nios2_gen2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Parameterizing module cpu " "2023.03.14.14:54:27 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Adding hex_0 \[altera_avalon_pio 22.1\] " "2023.03.14.14:54:27 Progress: Adding hex_0 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Parameterizing module hex_0 " "2023.03.14.14:54:27 Progress: Parameterizing module hex_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667909 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Adding hex_1 \[altera_avalon_pio 22.1\] " "2023.03.14.14:54:27 Progress: Adding hex_1 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Parameterizing module hex_1 " "2023.03.14.14:54:27 Progress: Parameterizing module hex_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Adding hex_2 \[altera_avalon_pio 22.1\] " "2023.03.14.14:54:27 Progress: Adding hex_2 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Parameterizing module hex_2 " "2023.03.14.14:54:27 Progress: Parameterizing module hex_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Adding hex_3 \[altera_avalon_pio 22.1\] " "2023.03.14.14:54:27 Progress: Adding hex_3 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Parameterizing module hex_3 " "2023.03.14.14:54:27 Progress: Parameterizing module hex_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Adding hex_4 \[altera_avalon_pio 22.1\] " "2023.03.14.14:54:27 Progress: Adding hex_4 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Parameterizing module hex_4 " "2023.03.14.14:54:27 Progress: Parameterizing module hex_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Adding hex_5 \[altera_avalon_pio 22.1\] " "2023.03.14.14:54:27 Progress: Adding hex_5 \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Parameterizing module hex_5 " "2023.03.14.14:54:27 Progress: Parameterizing module hex_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 22.1\] " "2023.03.14.14:54:27 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Parameterizing module jtag_uart " "2023.03.14.14:54:27 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Adding led \[altera_avalon_pio 22.1\] " "2023.03.14.14:54:27 Progress: Adding led \[altera_avalon_pio 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Parameterizing module led " "2023.03.14.14:54:27 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667931 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 22.1\] " "2023.03.14.14:54:27 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Parameterizing module onchip_memory " "2023.03.14.14:54:27 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 22.1\] " "2023.03.14.14:54:27 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Parameterizing module sysid_qsys_0 " "2023.03.14.14:54:27 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:27 Progress: Adding timer \[altera_avalon_timer 22.1\] " "2023.03.14.14:54:27 Progress: Adding timer \[altera_avalon_timer 22.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805667961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:28 Progress: Parameterizing module timer " "2023.03.14.14:54:28 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805668008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:28 Progress: Building connections " "2023.03.14.14:54:28 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805668008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:28 Progress: Parameterizing connections " "2023.03.14.14:54:28 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805668070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:28 Progress: Validating " "2023.03.14.14:54:28 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805668071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.03.14.14:54:29 Progress: Done reading input file " "2023.03.14.14:54:29 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805669070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accel.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Accel.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805670455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accel.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Accel.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805670456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accel.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Accel.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805670456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accel: Generating accel \"accel\" for QUARTUS_SYNTH " "Accel: Generating accel \"accel\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805671233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode " "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805679410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: \"accel\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\" " "Accelerometer_spi: \"accel\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805679490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"accel\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"accel\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805680486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_0: Starting RTL generation for module 'accel_hex_0' " "Hex_0: Starting RTL generation for module 'accel_hex_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805680494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=accel_hex_0 --dir=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0003_hex_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0003_hex_0_gen//accel_hex_0_component_configuration.pl  --do_build_sim=0  \] " "Hex_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=accel_hex_0 --dir=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0003_hex_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0003_hex_0_gen//accel_hex_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805680494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_0: Done RTL generation for module 'accel_hex_0' " "Hex_0: Done RTL generation for module 'accel_hex_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805680731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_0: \"accel\" instantiated altera_avalon_pio \"hex_0\" " "Hex_0: \"accel\" instantiated altera_avalon_pio \"hex_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805680737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'accel_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'accel_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805680744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=accel_jtag_uart --dir=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0004_jtag_uart_gen//accel_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=accel_jtag_uart --dir=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0004_jtag_uart_gen//accel_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805680744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'accel_jtag_uart' " "Jtag_uart: Done RTL generation for module 'accel_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805681026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"accel\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"accel\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805681038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'accel_led' " "Led: Starting RTL generation for module 'accel_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805681046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=accel_led --dir=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0005_led_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0005_led_gen//accel_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=accel_led --dir=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0005_led_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0005_led_gen//accel_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805681047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'accel_led' " "Led: Done RTL generation for module 'accel_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805681255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"accel\" instantiated altera_avalon_pio \"led\" " "Led: \"accel\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805681259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'accel_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'accel_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805681264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=accel_onchip_memory --dir=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0006_onchip_memory_gen//accel_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=accel_onchip_memory --dir=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0006_onchip_memory_gen//accel_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805681264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'accel_onchip_memory' " "Onchip_memory: Done RTL generation for module 'accel_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805681500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"accel\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"accel\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805681505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"accel\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"accel\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805681513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'accel_timer' " "Timer: Starting RTL generation for module 'accel_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805681520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=accel_timer --dir=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0008_timer_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0008_timer_gen//accel_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=accel_timer --dir=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0008_timer_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0008_timer_gen//accel_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805681521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'accel_timer' " "Timer: Done RTL generation for module 'accel_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805681767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"accel\" instantiated altera_avalon_timer \"timer\" " "Timer: \"accel\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805681771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805690917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805691449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805691981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805692513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805693028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805693718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805694341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805694887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805695402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805695914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805696458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805696968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805697488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"accel\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"accel\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805704765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"accel\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"accel\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805704772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"accel\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"accel\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805704777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'accel_cpu_cpu' " "Cpu: Starting RTL generation for module 'accel_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805704800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=accel_cpu_cpu --dir=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0011_cpu_gen//accel_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/22.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/22.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=accel_cpu_cpu --dir=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/22.1std/quartus/bin64/ --verilog --config=C:/Users/james/AppData/Local/Temp/alt9430_5416421601981268054.dir/0011_cpu_gen//accel_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805704801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.14 14:55:05 (*) Starting Nios II generation " "Cpu: # 2023.03.14 14:55:05 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.14 14:55:05 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.03.14 14:55:05 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.14 14:55:05 (*)   Creating all objects for CPU " "Cpu: # 2023.03.14 14:55:05 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.14 14:55:06 (*)   Generating RTL from CPU objects " "Cpu: # 2023.03.14 14:55:06 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.14 14:55:06 (*)   Creating plain-text RTL " "Cpu: # 2023.03.14 14:55:06 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.03.14 14:55:06 (*) Done Nios II generation " "Cpu: # 2023.03.14 14:55:06 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'accel_cpu_cpu' " "Cpu: Done RTL generation for module 'accel_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805706945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805707933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805709057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805709064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805709069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accel: Done \"accel\" with 37 modules, 62 files " "Accel: Done \"accel\" with 37 modules, 62 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805709070 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "accel.qsys " "Finished elaborating Platform Designer system entity \"accel.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805710115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file task1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 task1_top " "Found entity 1: task1_top" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/accel.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/accel.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel " "Found entity 1: accel" {  } { { "db/ip/accel/accel.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/accel.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_accelerometer_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_accelerometer_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_accelerometer_spi " "Found entity 1: accel_accelerometer_spi" {  } { { "db/ip/accel/submodules/accel_accelerometer_spi.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_accelerometer_spi.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_cpu " "Found entity 1: accel_cpu" {  } { { "db/ip/accel/submodules/accel_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/accel/submodules/accel_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_cpu_cpu_register_bank_a_module " "Found entity 1: accel_cpu_cpu_register_bank_a_module" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_cpu_cpu_register_bank_b_module " "Found entity 2: accel_cpu_cpu_register_bank_b_module" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "3 accel_cpu_cpu_nios2_oci_debug " "Found entity 3: accel_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "4 accel_cpu_cpu_nios2_oci_break " "Found entity 4: accel_cpu_cpu_nios2_oci_break" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "5 accel_cpu_cpu_nios2_oci_xbrk " "Found entity 5: accel_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "6 accel_cpu_cpu_nios2_oci_dbrk " "Found entity 6: accel_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "7 accel_cpu_cpu_nios2_oci_itrace " "Found entity 7: accel_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "8 accel_cpu_cpu_nios2_oci_td_mode " "Found entity 8: accel_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "9 accel_cpu_cpu_nios2_oci_dtrace " "Found entity 9: accel_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "10 accel_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: accel_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "11 accel_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: accel_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "12 accel_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: accel_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "13 accel_cpu_cpu_nios2_oci_fifo " "Found entity 13: accel_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "14 accel_cpu_cpu_nios2_oci_pib " "Found entity 14: accel_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "15 accel_cpu_cpu_nios2_oci_im " "Found entity 15: accel_cpu_cpu_nios2_oci_im" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "16 accel_cpu_cpu_nios2_performance_monitors " "Found entity 16: accel_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "17 accel_cpu_cpu_nios2_avalon_reg " "Found entity 17: accel_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "18 accel_cpu_cpu_ociram_sp_ram_module " "Found entity 18: accel_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "19 accel_cpu_cpu_nios2_ocimem " "Found entity 19: accel_cpu_cpu_nios2_ocimem" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "20 accel_cpu_cpu_nios2_oci " "Found entity 20: accel_cpu_cpu_nios2_oci" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""} { "Info" "ISGN_ENTITY_NAME" "21 accel_cpu_cpu " "Found entity 21: accel_cpu_cpu" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_cpu_cpu_debug_slave_sysclk " "Found entity 1: accel_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/accel/submodules/accel_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_cpu_cpu_debug_slave_tck " "Found entity 1: accel_cpu_cpu_debug_slave_tck" {  } { { "db/ip/accel/submodules/accel_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_cpu_cpu_debug_slave_wrapper " "Found entity 1: accel_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/accel/submodules/accel_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_cpu_cpu_test_bench " "Found entity 1: accel_cpu_cpu_test_bench" {  } { { "db/ip/accel/submodules/accel_cpu_cpu_test_bench.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_hex_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_hex_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_hex_0 " "Found entity 1: accel_hex_0" {  } { { "db/ip/accel/submodules/accel_hex_0.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_hex_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_irq_mapper " "Found entity 1: accel_irq_mapper" {  } { { "db/ip/accel/submodules/accel_irq_mapper.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/accel/submodules/accel_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_jtag_uart_sim_scfifo_w " "Found entity 1: accel_jtag_uart_sim_scfifo_w" {  } { { "db/ip/accel/submodules/accel_jtag_uart.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710355 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_jtag_uart_scfifo_w " "Found entity 2: accel_jtag_uart_scfifo_w" {  } { { "db/ip/accel/submodules/accel_jtag_uart.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710355 ""} { "Info" "ISGN_ENTITY_NAME" "3 accel_jtag_uart_sim_scfifo_r " "Found entity 3: accel_jtag_uart_sim_scfifo_r" {  } { { "db/ip/accel/submodules/accel_jtag_uart.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710355 ""} { "Info" "ISGN_ENTITY_NAME" "4 accel_jtag_uart_scfifo_r " "Found entity 4: accel_jtag_uart_scfifo_r" {  } { { "db/ip/accel/submodules/accel_jtag_uart.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710355 ""} { "Info" "ISGN_ENTITY_NAME" "5 accel_jtag_uart " "Found entity 5: accel_jtag_uart" {  } { { "db/ip/accel/submodules/accel_jtag_uart.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_led " "Found entity 1: accel_led" {  } { { "db/ip/accel/submodules/accel_led.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_mm_interconnect_0 " "Found entity 1: accel_mm_interconnect_0" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_mm_interconnect_0_avalon_st_adapter " "Found entity 1: accel_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: accel_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: accel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: accel_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_mm_interconnect_0_cmd_demux " "Found entity 1: accel_mm_interconnect_0_cmd_demux" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_mm_interconnect_0_cmd_demux_001 " "Found entity 1: accel_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_mm_interconnect_0_cmd_mux " "Found entity 1: accel_mm_interconnect_0_cmd_mux" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_mm_interconnect_0_cmd_mux_002 " "Found entity 1: accel_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at accel_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678805710478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at accel_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678805710478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/accel/submodules/accel_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_mm_interconnect_0_router_default_decode " "Found entity 1: accel_mm_interconnect_0_router_default_decode" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710479 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_mm_interconnect_0_router " "Found entity 2: accel_mm_interconnect_0_router" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at accel_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678805710488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at accel_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678805710488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/accel/submodules/accel_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_mm_interconnect_0_router_001_default_decode " "Found entity 1: accel_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710489 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_mm_interconnect_0_router_001 " "Found entity 2: accel_mm_interconnect_0_router_001" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at accel_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678805710491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at accel_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678805710491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/accel/submodules/accel_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_mm_interconnect_0_router_002_default_decode " "Found entity 1: accel_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710492 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_mm_interconnect_0_router_002 " "Found entity 2: accel_mm_interconnect_0_router_002" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at accel_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678805710494 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at accel_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678805710494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/accel/submodules/accel_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_mm_interconnect_0_router_003_default_decode " "Found entity 1: accel_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710495 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_mm_interconnect_0_router_003 " "Found entity 2: accel_mm_interconnect_0_router_003" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710495 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel accel_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at accel_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678805710496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel accel_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at accel_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678805710496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/accel/submodules/accel_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_mm_interconnect_0_router_004_default_decode " "Found entity 1: accel_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710497 ""} { "Info" "ISGN_ENTITY_NAME" "2 accel_mm_interconnect_0_router_004 " "Found entity 2: accel_mm_interconnect_0_router_004" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_mm_interconnect_0_rsp_demux " "Found entity 1: accel_mm_interconnect_0_rsp_demux" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_mm_interconnect_0_rsp_demux_002 " "Found entity 1: accel_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_mm_interconnect_0_rsp_mux " "Found entity 1: accel_mm_interconnect_0_rsp_mux" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accel_mm_interconnect_0_rsp_mux_001 " "Found entity 1: accel_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_onchip_memory " "Found entity 1: accel_onchip_memory" {  } { { "db/ip/accel/submodules/accel_onchip_memory.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_sysid_qsys_0 " "Found entity 1: accel_sysid_qsys_0" {  } { { "db/ip/accel/submodules/accel_sysid_qsys_0.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/accel_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/accel_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_timer " "Found entity 1: accel_timer" {  } { { "db/ip/accel/submodules/accel_timer.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/accel/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/accel/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/accel/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/accel/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/accel/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/accel/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/accel/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/accel/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710601 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/accel/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/accel/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/accel/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/accel/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710622 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/accel/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710622 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/accel/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710622 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/accel/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710622 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/accel/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/accel/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678805710638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/accel/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/accel/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/accel/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/accel/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/accel/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/accel/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/accel/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/accel/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/accel/submodules/altera_reset_controller.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/accel/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "db/ip/accel/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710736 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "db/ip/accel/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805710744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "db/ip/accel/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "db/ip/accel/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "db/ip/accel/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/accel/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678805710770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/accel/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/accel/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/accel/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805710771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805710771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task1_top " "Elaborating entity \"task1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678805710898 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR task1_top.v(14) " "Output port \"DRAM_ADDR\" at task1_top.v(14) has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678805710899 "|task1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA task1_top.v(15) " "Output port \"DRAM_BA\" at task1_top.v(15) has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678805710899 "|task1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B task1_top.v(44) " "Output port \"VGA_B\" at task1_top.v(44) has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678805710899 "|task1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G task1_top.v(45) " "Output port \"VGA_G\" at task1_top.v(45) has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678805710899 "|task1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R task1_top.v(47) " "Output port \"VGA_R\" at task1_top.v(47) has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678805710899 "|task1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N task1_top.v(16) " "Output port \"DRAM_CAS_N\" at task1_top.v(16) has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678805710899 "|task1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE task1_top.v(17) " "Output port \"DRAM_CKE\" at task1_top.v(17) has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678805710899 "|task1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK task1_top.v(18) " "Output port \"DRAM_CLK\" at task1_top.v(18) has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678805710899 "|task1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N task1_top.v(19) " "Output port \"DRAM_CS_N\" at task1_top.v(19) has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678805710899 "|task1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM task1_top.v(21) " "Output port \"DRAM_LDQM\" at task1_top.v(21) has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678805710899 "|task1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N task1_top.v(22) " "Output port \"DRAM_RAS_N\" at task1_top.v(22) has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678805710900 "|task1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM task1_top.v(23) " "Output port \"DRAM_UDQM\" at task1_top.v(23) has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678805710900 "|task1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N task1_top.v(24) " "Output port \"DRAM_WE_N\" at task1_top.v(24) has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678805710900 "|task1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS task1_top.v(46) " "Output port \"VGA_HS\" at task1_top.v(46) has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678805710900 "|task1_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS task1_top.v(48) " "Output port \"VGA_VS\" at task1_top.v(48) has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1678805710900 "|task1_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel accel:u0 " "Elaborating entity \"accel\" for hierarchy \"accel:u0\"" {  } { { "task1_top.v" "u0" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805710907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_accelerometer_spi accel:u0\|accel_accelerometer_spi:accelerometer_spi " "Elaborating entity \"accel_accelerometer_spi\" for hierarchy \"accel:u0\|accel_accelerometer_spi:accelerometer_spi\"" {  } { { "db/ip/accel/accel.v" "accelerometer_spi" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/accel.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805710935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 accel_accelerometer_spi.v(226) " "Verilog HDL assignment warning at accel_accelerometer_spi.v(226): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/accel/submodules/accel_accelerometer_spi.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_accelerometer_spi.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678805710937 "|task1_top|accel:u0|accel_accelerometer_spi:accelerometer_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 accel_accelerometer_spi.v(241) " "Verilog HDL assignment warning at accel_accelerometer_spi.v(241): truncated value with size 8 to match size of target (6)" {  } { { "db/ip/accel/submodules/accel_accelerometer_spi.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_accelerometer_spi.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678805710937 "|task1_top|accel:u0|accel_accelerometer_spi:accelerometer_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init_ctrl accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller " "Elaborating entity \"altera_up_accelerometer_spi_auto_init_ctrl\" for hierarchy \"accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\"" {  } { { "db/ip/accel/submodules/accel_accelerometer_spi.v" "Auto_Init_Controller" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_accelerometer_spi.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805710948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_auto_init_ctrl.v(137) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/accel/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678805710948 "|task1_top|accel:u0|accel_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer " "Elaborating entity \"altera_up_accelerometer_spi_auto_init\" for hierarchy \"accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer\"" {  } { { "db/ip/accel/submodules/accel_accelerometer_spi.v" "Auto_Init_Accelerometer" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_accelerometer_spi.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805710955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_serial_bus_controller accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_accelerometer_spi_serial_bus_controller\" for hierarchy \"accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "db/ip/accel/submodules/accel_accelerometer_spi.v" "Serial_Bus_Controller" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_accelerometer_spi.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805710962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_accelerometer_spi_serial_bus_controller.v(215) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/accel/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678805710963 "|task1_top|accel:u0|accel_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_slow_clock_generator accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_accelerometer_spi_slow_clock_generator\" for hierarchy \"accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "db/ip/accel/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805710973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_slow_clock_generator.v(110) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/accel/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678805710973 "|task1_top|accel:u0|accel_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu accel:u0\|accel_cpu:cpu " "Elaborating entity \"accel_cpu\" for hierarchy \"accel:u0\|accel_cpu:cpu\"" {  } { { "db/ip/accel/accel.v" "cpu" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/accel.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805710980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu " "Elaborating entity \"accel_cpu_cpu\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\"" {  } { { "db/ip/accel/submodules/accel_cpu.v" "cpu" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805710989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_test_bench accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_test_bench:the_accel_cpu_cpu_test_bench " "Elaborating entity \"accel_cpu_cpu_test_bench\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_test_bench:the_accel_cpu_cpu_test_bench\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_accel_cpu_cpu_test_bench" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_register_bank_a_module accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_register_bank_a_module:accel_cpu_cpu_register_bank_a " "Elaborating entity \"accel_cpu_cpu_register_bank_a_module\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_register_bank_a_module:accel_cpu_cpu_register_bank_a\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "accel_cpu_cpu_register_bank_a" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_register_bank_a_module:accel_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_register_bank_a_module:accel_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_register_bank_a_module:accel_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_register_bank_a_module:accel_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_register_bank_a_module:accel_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_register_bank_a_module:accel_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711164 ""}  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678805711164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805711210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805711210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_register_bank_a_module:accel_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_register_bank_a_module:accel_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_register_bank_b_module accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_register_bank_b_module:accel_cpu_cpu_register_bank_b " "Elaborating entity \"accel_cpu_cpu_register_bank_b_module\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_register_bank_b_module:accel_cpu_cpu_register_bank_b\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "accel_cpu_cpu_register_bank_b" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_nios2_oci accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci " "Elaborating entity \"accel_cpu_cpu_nios2_oci\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_accel_cpu_cpu_nios2_oci" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_nios2_oci_debug accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_debug:the_accel_cpu_cpu_nios2_oci_debug " "Elaborating entity \"accel_cpu_cpu_nios2_oci_debug\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_debug:the_accel_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_accel_cpu_cpu_nios2_oci_debug" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_debug:the_accel_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_debug:the_accel_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_debug:the_accel_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_debug:the_accel_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_debug:the_accel_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_debug:the_accel_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711295 ""}  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678805711295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_nios2_oci_break accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_break:the_accel_cpu_cpu_nios2_oci_break " "Elaborating entity \"accel_cpu_cpu_nios2_oci_break\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_break:the_accel_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_accel_cpu_cpu_nios2_oci_break" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_nios2_oci_xbrk accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_xbrk:the_accel_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"accel_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_xbrk:the_accel_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_accel_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_nios2_oci_dbrk accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_dbrk:the_accel_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"accel_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_dbrk:the_accel_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_accel_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_nios2_oci_itrace accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_itrace:the_accel_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"accel_cpu_cpu_nios2_oci_itrace\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_itrace:the_accel_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_accel_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_nios2_oci_dtrace accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_dtrace:the_accel_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"accel_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_dtrace:the_accel_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_accel_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_nios2_oci_td_mode accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_dtrace:the_accel_cpu_cpu_nios2_oci_dtrace\|accel_cpu_cpu_nios2_oci_td_mode:accel_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"accel_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_dtrace:the_accel_cpu_cpu_nios2_oci_dtrace\|accel_cpu_cpu_nios2_oci_td_mode:accel_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "accel_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_nios2_oci_fifo accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_fifo:the_accel_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"accel_cpu_cpu_nios2_oci_fifo\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_fifo:the_accel_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_accel_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_nios2_oci_compute_input_tm_cnt accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_fifo:the_accel_cpu_cpu_nios2_oci_fifo\|accel_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_accel_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"accel_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_fifo:the_accel_cpu_cpu_nios2_oci_fifo\|accel_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_accel_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_accel_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_nios2_oci_fifo_wrptr_inc accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_fifo:the_accel_cpu_cpu_nios2_oci_fifo\|accel_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_accel_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"accel_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_fifo:the_accel_cpu_cpu_nios2_oci_fifo\|accel_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_accel_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_accel_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_nios2_oci_fifo_cnt_inc accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_fifo:the_accel_cpu_cpu_nios2_oci_fifo\|accel_cpu_cpu_nios2_oci_fifo_cnt_inc:the_accel_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"accel_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_fifo:the_accel_cpu_cpu_nios2_oci_fifo\|accel_cpu_cpu_nios2_oci_fifo_cnt_inc:the_accel_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_accel_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_nios2_oci_pib accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_pib:the_accel_cpu_cpu_nios2_oci_pib " "Elaborating entity \"accel_cpu_cpu_nios2_oci_pib\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_pib:the_accel_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_accel_cpu_cpu_nios2_oci_pib" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_nios2_oci_im accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_im:the_accel_cpu_cpu_nios2_oci_im " "Elaborating entity \"accel_cpu_cpu_nios2_oci_im\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_oci_im:the_accel_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_accel_cpu_cpu_nios2_oci_im" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_nios2_avalon_reg accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_avalon_reg:the_accel_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"accel_cpu_cpu_nios2_avalon_reg\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_avalon_reg:the_accel_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_accel_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_nios2_ocimem accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_ocimem:the_accel_cpu_cpu_nios2_ocimem " "Elaborating entity \"accel_cpu_cpu_nios2_ocimem\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_ocimem:the_accel_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_accel_cpu_cpu_nios2_ocimem" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_ociram_sp_ram_module accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_ocimem:the_accel_cpu_cpu_nios2_ocimem\|accel_cpu_cpu_ociram_sp_ram_module:accel_cpu_cpu_ociram_sp_ram " "Elaborating entity \"accel_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_ocimem:the_accel_cpu_cpu_nios2_ocimem\|accel_cpu_cpu_ociram_sp_ram_module:accel_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "accel_cpu_cpu_ociram_sp_ram" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_ocimem:the_accel_cpu_cpu_nios2_ocimem\|accel_cpu_cpu_ociram_sp_ram_module:accel_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_ocimem:the_accel_cpu_cpu_nios2_ocimem\|accel_cpu_cpu_ociram_sp_ram_module:accel_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_ocimem:the_accel_cpu_cpu_nios2_ocimem\|accel_cpu_cpu_ociram_sp_ram_module:accel_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_ocimem:the_accel_cpu_cpu_nios2_ocimem\|accel_cpu_cpu_ociram_sp_ram_module:accel_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_ocimem:the_accel_cpu_cpu_nios2_ocimem\|accel_cpu_cpu_ociram_sp_ram_module:accel_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_ocimem:the_accel_cpu_cpu_nios2_ocimem\|accel_cpu_cpu_ociram_sp_ram_module:accel_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711477 ""}  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678805711477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805711526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805711526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_ocimem:the_accel_cpu_cpu_nios2_ocimem\|accel_cpu_cpu_ociram_sp_ram_module:accel_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_nios2_ocimem:the_accel_cpu_cpu_nios2_ocimem\|accel_cpu_cpu_ociram_sp_ram_module:accel_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_debug_slave_wrapper accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"accel_cpu_cpu_debug_slave_wrapper\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu.v" "the_accel_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_debug_slave_tck accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|accel_cpu_cpu_debug_slave_tck:the_accel_cpu_cpu_debug_slave_tck " "Elaborating entity \"accel_cpu_cpu_debug_slave_tck\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|accel_cpu_cpu_debug_slave_tck:the_accel_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu_debug_slave_wrapper.v" "the_accel_cpu_cpu_debug_slave_tck" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_cpu_cpu_debug_slave_sysclk accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|accel_cpu_cpu_debug_slave_sysclk:the_accel_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"accel_cpu_cpu_debug_slave_sysclk\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|accel_cpu_cpu_debug_slave_sysclk:the_accel_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu_debug_slave_wrapper.v" "the_accel_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu_debug_slave_wrapper.v" "accel_cpu_cpu_debug_slave_phy" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/accel/submodules/accel_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805711659 ""}  } { { "db/ip/accel/submodules/accel_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678805711659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711662 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/accel/submodules/accel_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805711670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805712219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"accel:u0\|accel_cpu:cpu\|accel_cpu_cpu:cpu\|accel_cpu_cpu_nios2_oci:the_accel_cpu_cpu_nios2_oci\|accel_cpu_cpu_debug_slave_wrapper:the_accel_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:accel_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805712339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_hex_0 accel:u0\|accel_hex_0:hex_0 " "Elaborating entity \"accel_hex_0\" for hierarchy \"accel:u0\|accel_hex_0:hex_0\"" {  } { { "db/ip/accel/accel.v" "hex_0" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/accel.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805712376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_jtag_uart accel:u0\|accel_jtag_uart:jtag_uart " "Elaborating entity \"accel_jtag_uart\" for hierarchy \"accel:u0\|accel_jtag_uart:jtag_uart\"" {  } { { "db/ip/accel/accel.v" "jtag_uart" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/accel.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805712385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_jtag_uart_scfifo_w accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w " "Elaborating entity \"accel_jtag_uart_scfifo_w\" for hierarchy \"accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\"" {  } { { "db/ip/accel/submodules/accel_jtag_uart.v" "the_accel_jtag_uart_scfifo_w" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805712394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/accel/submodules/accel_jtag_uart.v" "wfifo" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805712592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/accel/submodules/accel_jtag_uart.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805712598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805712598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805712598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805712598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805712598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805712598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805712598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805712598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805712598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805712598 ""}  } { { "db/ip/accel/submodules/accel_jtag_uart.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678805712598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805712640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805712640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805712641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805712655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805712655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805712656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805712672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805712672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805712674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805712718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805712718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805712719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805712772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805712772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805712774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805712826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805712826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_w:the_accel_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805712828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_jtag_uart_scfifo_r accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_r:the_accel_jtag_uart_scfifo_r " "Elaborating entity \"accel_jtag_uart_scfifo_r\" for hierarchy \"accel:u0\|accel_jtag_uart:jtag_uart\|accel_jtag_uart_scfifo_r:the_accel_jtag_uart_scfifo_r\"" {  } { { "db/ip/accel/submodules/accel_jtag_uart.v" "the_accel_jtag_uart_scfifo_r" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805712836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic accel:u0\|accel_jtag_uart:jtag_uart\|alt_jtag_atlantic:accel_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"accel:u0\|accel_jtag_uart:jtag_uart\|alt_jtag_atlantic:accel_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/accel/submodules/accel_jtag_uart.v" "accel_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805713169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel:u0\|accel_jtag_uart:jtag_uart\|alt_jtag_atlantic:accel_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"accel:u0\|accel_jtag_uart:jtag_uart\|alt_jtag_atlantic:accel_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/accel/submodules/accel_jtag_uart.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805713185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel:u0\|accel_jtag_uart:jtag_uart\|alt_jtag_atlantic:accel_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"accel:u0\|accel_jtag_uart:jtag_uart\|alt_jtag_atlantic:accel_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805713185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805713185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805713185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805713185 ""}  } { { "db/ip/accel/submodules/accel_jtag_uart.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678805713185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter accel:u0\|accel_jtag_uart:jtag_uart\|alt_jtag_atlantic:accel_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"accel:u0\|accel_jtag_uart:jtag_uart\|alt_jtag_atlantic:accel_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805713217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl accel:u0\|accel_jtag_uart:jtag_uart\|alt_jtag_atlantic:accel_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"accel:u0\|accel_jtag_uart:jtag_uart\|alt_jtag_atlantic:accel_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805713228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_led accel:u0\|accel_led:led " "Elaborating entity \"accel_led\" for hierarchy \"accel:u0\|accel_led:led\"" {  } { { "db/ip/accel/accel.v" "led" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/accel.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805713237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_onchip_memory accel:u0\|accel_onchip_memory:onchip_memory " "Elaborating entity \"accel_onchip_memory\" for hierarchy \"accel:u0\|accel_onchip_memory:onchip_memory\"" {  } { { "db/ip/accel/accel.v" "onchip_memory" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/accel.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805713246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram accel:u0\|accel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"accel:u0\|accel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/accel/submodules/accel_onchip_memory.v" "the_altsyncram" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805713427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "accel:u0\|accel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"accel:u0\|accel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/accel/submodules/accel_onchip_memory.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805713437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "accel:u0\|accel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"accel:u0\|accel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805713437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805713437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805713437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 50000 " "Parameter \"maximum_depth\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805713437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 50000 " "Parameter \"numwords_a\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805713437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805713437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805713437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805713437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805713437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805713437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805713437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805713437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678805713437 ""}  } { { "db/ip/accel/submodules/accel_onchip_memory.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678805713437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_unc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_unc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_unc1 " "Found entity 1: altsyncram_unc1" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/altsyncram_unc1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805713512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805713512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_unc1 accel:u0\|accel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated " "Elaborating entity \"altsyncram_unc1\" for hierarchy \"accel:u0\|accel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805713514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g7a " "Found entity 1: decode_g7a" {  } { { "db/decode_g7a.tdf" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/decode_g7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805713625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805713625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g7a accel:u0\|accel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|decode_g7a:decode3 " "Elaborating entity \"decode_g7a\" for hierarchy \"accel:u0\|accel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|decode_g7a:decode3\"" {  } { { "db/altsyncram_unc1.tdf" "decode3" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/altsyncram_unc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805713626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_d3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_d3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d3b " "Found entity 1: mux_d3b" {  } { { "db/mux_d3b.tdf" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/mux_d3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805713675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805713675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_d3b accel:u0\|accel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|mux_d3b:mux2 " "Elaborating entity \"mux_d3b\" for hierarchy \"accel:u0\|accel_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|mux_d3b:mux2\"" {  } { { "db/altsyncram_unc1.tdf" "mux2" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/altsyncram_unc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805713676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_sysid_qsys_0 accel:u0\|accel_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"accel_sysid_qsys_0\" for hierarchy \"accel:u0\|accel_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/accel/accel.v" "sysid_qsys_0" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/accel.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805713690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_timer accel:u0\|accel_timer:timer " "Elaborating entity \"accel_timer\" for hierarchy \"accel:u0\|accel_timer:timer\"" {  } { { "db/ip/accel/accel.v" "timer" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/accel.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805713695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0 accel:u0\|accel_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"accel_mm_interconnect_0\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/accel/accel.v" "mm_interconnect_0" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/accel.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805713712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 1259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 1515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/accel/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 2186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 2270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/accel/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 2311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_router accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router:router " "Elaborating entity \"accel_mm_interconnect_0_router\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router:router\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "router" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 3702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_router_default_decode accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router:router\|accel_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"accel_mm_interconnect_0_router_default_decode\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router:router\|accel_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_router_001 accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"accel_mm_interconnect_0_router_001\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "router_001" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 3718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_router_001_default_decode accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router_001:router_001\|accel_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"accel_mm_interconnect_0_router_001_default_decode\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router_001:router_001\|accel_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_001.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_router_002 accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"accel_mm_interconnect_0_router_002\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "router_002" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 3734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_router_002_default_decode accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router_002:router_002\|accel_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"accel_mm_interconnect_0_router_002_default_decode\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router_002:router_002\|accel_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_router_003 accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"accel_mm_interconnect_0_router_003\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "router_003" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 3750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_router_003_default_decode accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router_003:router_003\|accel_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"accel_mm_interconnect_0_router_003_default_decode\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router_003:router_003\|accel_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_router_004 accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"accel_mm_interconnect_0_router_004\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "router_004" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 3766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_router_004_default_decode accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router_004:router_004\|accel_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"accel_mm_interconnect_0_router_004_default_decode\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_router_004:router_004\|accel_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 3976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/accel/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_cmd_demux accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"accel_mm_interconnect_0_cmd_demux\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 4065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_cmd_demux_001 accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"accel_mm_interconnect_0_cmd_demux_001\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_cmd_mux accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"accel_mm_interconnect_0_cmd_mux\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 4111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_cmd_mux_002 accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"accel_mm_interconnect_0_cmd_mux_002\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 4151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/accel/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_rsp_demux accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"accel_mm_interconnect_0_rsp_demux\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 4350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_rsp_demux_002 accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"accel_mm_interconnect_0_rsp_demux_002\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 4390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_rsp_mux accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"accel_mm_interconnect_0_rsp_mux\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 4661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/accel/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_rsp_mux_001 accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"accel_mm_interconnect_0_rsp_mux_001\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 4690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/accel/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 4756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714904 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/accel/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678805714920 "|task1_top|accel:u0|accel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/accel/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678805714922 "|task1_top|accel:u0|accel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/accel/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678805714922 "|task1_top|accel:u0|accel_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 4822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_avalon_st_adapter accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"accel_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 4851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_avalon_st_adapter_error_adapter_0 accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|accel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"accel_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|accel_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805714996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_avalon_st_adapter_001 accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"accel_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0.v" 4880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805715003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|accel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"accel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"accel:u0\|accel_mm_interconnect_0:mm_interconnect_0\|accel_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|accel_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805715009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_irq_mapper accel:u0\|accel_irq_mapper:irq_mapper " "Elaborating entity \"accel_irq_mapper\" for hierarchy \"accel:u0\|accel_irq_mapper:irq_mapper\"" {  } { { "db/ip/accel/accel.v" "irq_mapper" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/accel.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805715033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller accel:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"accel:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/accel/accel.v" "rst_controller" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/accel.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805715039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer accel:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"accel:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/accel/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805715049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer accel:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"accel:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/accel/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805715057 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1678805716800 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.03.14.14:55:21 Progress: Loading sldced48f37/alt_sld_fab_wrapper_hw.tcl " "2023.03.14.14:55:21 Progress: Loading sldced48f37/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805721620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805725170 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805725322 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805729197 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805729294 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805729394 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805729513 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805729518 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805729518 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1678805730208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldced48f37/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldced48f37/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldced48f37/alt_sld_fab.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/sldced48f37/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805730430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805730430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805730525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805730525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805730535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805730535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805730598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805730598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805730686 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805730686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805730686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/sldced48f37/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678805730756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805730756 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1678805734766 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1678805734875 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1678805734875 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/accel/submodules/accel_jtag_uart.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_jtag_uart.v" 352 -1 0 } } { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2899 -1 0 } } { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 3899 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/accel/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 3521 -1 0 } } { "db/ip/accel/submodules/accel_jtag_uart.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_jtag_uart.v" 398 -1 0 } } { "db/ip/accel/submodules/accel_cpu_cpu.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.v" 2120 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/accel/submodules/accel_timer.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_timer.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1678805734894 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1678805734894 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678805736027 "|task1_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678805736027 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805736229 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "170 " "170 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678805738836 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1678805738964 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1678805738964 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805739086 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/output_files/task1_top.map.smsg " "Generated suppressed messages file C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/output_files/task1_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805740036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678805741098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678805741098 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805741406 "|task1_top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805741406 "|task1_top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805741406 "|task1_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805741406 "|task1_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805741406 "|task1_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805741406 "|task1_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805741406 "|task1_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805741406 "|task1_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805741406 "|task1_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805741406 "|task1_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805741406 "|task1_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805741406 "|task1_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805741406 "|task1_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805741406 "|task1_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678805741406 "|task1_top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678805741406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3271 " "Implemented 3271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678805741407 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678805741407 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1678805741407 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2745 " "Implemented 2745 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678805741407 ""} { "Info" "ICUT_CUT_TM_RAMS" "336 " "Implemented 336 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1678805741407 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678805741407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 157 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4970 " "Peak virtual memory: 4970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678805741492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 14:55:41 2023 " "Processing ended: Tue Mar 14 14:55:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678805741492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:29 " "Elapsed time: 00:01:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678805741492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678805741492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678805741492 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1678805742790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678805742790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 14:55:42 2023 " "Processing started: Tue Mar 14 14:55:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678805742790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1678805742790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off task1 -c task1_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off task1 -c task1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1678805742790 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1678805742890 ""}
{ "Info" "0" "" "Project  = task1" {  } {  } 0 0 "Project  = task1" 0 0 "Fitter" 0 0 1678805742891 ""}
{ "Info" "0" "" "Revision = task1_top" {  } {  } 0 0 "Revision = task1_top" 0 0 "Fitter" 0 0 1678805742891 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1678805743024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1678805743024 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "task1_top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"task1_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678805743054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678805743086 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678805743086 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678805743299 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1678805743305 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678805743654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678805743654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678805743654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678805743654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678805743654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678805743654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678805743654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678805743654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678805743654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678805743654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678805743654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678805743654 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678805743654 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1678805743654 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 11818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678805743666 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 11820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678805743666 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 11822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678805743666 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 11824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678805743666 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1678805743666 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678805743666 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678805743666 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678805743666 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1678805743666 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678805743673 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1678805743930 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1678805745517 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1678805745517 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/james/desktop/imperial/informationprocessing/lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.sdc " "Reading SDC File: 'c:/users/james/desktop/imperial/informationprocessing/lab3/task1/db/ip/accel/submodules/accel_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1678805745556 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/james/desktop/imperial/informationprocessing/lab3/task1/db/ip/accel/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/james/desktop/imperial/informationprocessing/lab3/task1/db/ip/accel/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1678805745580 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en MAX10_CLK1_50 " "Register accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1678805745600 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1678805745600 "|task1_top|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1678805745600 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1678805745600 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678805745649 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678805745649 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1678805745649 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1678805745649 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1678805745649 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678805745649 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678805745649 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1678805745649 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1678805745649 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678805745986 ""}  } { { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 11808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678805745986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678805745986 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 11183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678805745986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "accel:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node accel:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678805745986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en " "Destination node accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en" {  } { { "db/ip/accel/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 2677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678805745986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|auto_init_complete " "Destination node accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|auto_init_complete" {  } { { "db/ip/accel/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 2721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678805745986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|transfer_complete " "Destination node accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|transfer_complete" {  } { { "db/ip/accel/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 2679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678805745986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_high_level " "Destination node accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_high_level" {  } { { "db/ip/accel/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 2629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678805745986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|transfer_data " "Destination node accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|transfer_data" {  } { { "db/ip/accel/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 2718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678805745986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_low_level " "Destination node accel:u0\|accel_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_low_level" {  } { { "db/ip/accel/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 2630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678805745986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel:u0\|accel_accelerometer_spi:accelerometer_spi\|external_read_transfer " "Destination node accel:u0\|accel_accelerometer_spi:accelerometer_spi\|external_read_transfer" {  } { { "db/ip/accel/submodules/accel_accelerometer_spi.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_accelerometer_spi.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 2759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678805745986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel:u0\|accel_accelerometer_spi:accelerometer_spi\|readdata\[0\] " "Destination node accel:u0\|accel_accelerometer_spi:accelerometer_spi\|readdata\[0\]" {  } { { "db/ip/accel/submodules/accel_accelerometer_spi.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_accelerometer_spi.v" 223 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 2727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678805745986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel:u0\|accel_accelerometer_spi:accelerometer_spi\|readdata\[1\] " "Destination node accel:u0\|accel_accelerometer_spi:accelerometer_spi\|readdata\[1\]" {  } { { "db/ip/accel/submodules/accel_accelerometer_spi.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_accelerometer_spi.v" 223 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 2747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678805745986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "accel:u0\|accel_accelerometer_spi:accelerometer_spi\|readdata\[2\] " "Destination node accel:u0\|accel_accelerometer_spi:accelerometer_spi\|readdata\[2\]" {  } { { "db/ip/accel/submodules/accel_accelerometer_spi.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/accel_accelerometer_spi.v" 223 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 2748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678805745986 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1678805745986 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1678805745986 ""}  } { { "db/ip/accel/submodules/altera_reset_controller.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/db/ip/accel/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678805745986 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678805746885 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678805746890 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678805746890 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678805746896 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678805746907 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678805746916 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678805746916 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678805746921 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678805747018 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1678805747023 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678805747023 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678805747627 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1678805747636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678805749517 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_RAM_PACKING_RESOURCE_OVERUSE" "" "Can't place all RAM cells in design" { { "Info" "IFITAPI_FITAPI_VPR_RAM_TRI_MEMORY_FAILURE_ADDITIONAL_RAMS_REQUIRED" "182 M9K 201 " "Selected device has 182 memory locations of type M9K. The current design requires 201 memory locations of type M9K to successfully fit." {  } {  } 0 170034 "Selected device has %1!d! memory locations of type %2!s!. The current design requires %3!d! memory locations of type %2!s! to successfully fit." 0 0 "Design Software" 0 -1 1678805750416 ""} { "Info" "IFITAPI_FITAPI_VPR_RAM_TRI_MEMORY_FAILURE_REQUIRED_MEMORY_USAGE_ON_DEVICE" "110% M9K memory block locations required " "Memory usage required for the design in the current device: 110% M9K memory block locations required" {  } {  } 0 170033 "Memory usage required for the design in the current device: %1!s!" 0 0 "Design Software" 0 -1 1678805750416 ""}  } { { "c:/intelfpga_lite/22.1std/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" "MEM" } }  } 0 170040 "Can't place all RAM cells in design" 0 0 "Fitter" 0 -1 1678805750416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678805750417 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1678805750417 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1678805753854 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "88 MAX 10 " "88 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1678805753898 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1678805753898 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "70 " "Following 70 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "task1_top.v" "" { Text "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/task1_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1678805753902 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1678805753902 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/output_files/task1_top.fit.smsg " "Generated suppressed messages file C:/Users/james/Desktop/Imperial/Informationprocessing/Lab3/task1/output_files/task1_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678805754167 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 10 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5477 " "Peak virtual memory: 5477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678805754297 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 14 14:55:54 2023 " "Processing ended: Tue Mar 14 14:55:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678805754297 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678805754297 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678805754297 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678805754297 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 167 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 167 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678805754996 ""}
