begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright 2010 Advanced Micro Devices, Inc.  *  * Permission is hereby granted, free of charge, to any person obtaining a  * copy of this software and associated documentation files (the "Software"),  * to deal in the Software without restriction, including without limitation  * the rights to use, copy, modify, merge, publish, distribute, sublicense,  * and/or sell copies of the Software, and to permit persons to whom the  * Software is furnished to do so, subject to the following conditions:  *  * The above copyright notice and this permission notice (including the next  * paragraph) shall be included in all copies or substantial portions of the  * Software.  *  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL  * THE COPYRIGHT HOLDER(S) AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER  * DEALINGS IN THE SOFTWARE.  *  * Authors:  *     Alex Deucher<alexander.deucher@amd.com>  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<dev/drm2/drmP.h>
end_include

begin_include
include|#
directive|include
file|<dev/drm2/radeon/radeon_drm.h>
end_include

begin_include
include|#
directive|include
file|"radeon.h"
end_include

begin_include
include|#
directive|include
file|"radeon_asic.h"
end_include

begin_include
include|#
directive|include
file|"evergreend.h"
end_include

begin_include
include|#
directive|include
file|"evergreen_blit_shaders.h"
end_include

begin_include
include|#
directive|include
file|"cayman_blit_shaders.h"
end_include

begin_include
include|#
directive|include
file|"radeon_blit_common.h"
end_include

begin_comment
comment|/* emits 17 */
end_comment

begin_function
specifier|static
name|void
name|set_render_target
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|,
name|int
name|format
parameter_list|,
name|int
name|w
parameter_list|,
name|int
name|h
parameter_list|,
name|u64
name|gpu_addr
parameter_list|)
block|{
name|struct
name|radeon_ring
modifier|*
name|ring
init|=
operator|&
name|rdev
operator|->
name|ring
index|[
name|RADEON_RING_TYPE_GFX_INDEX
index|]
decl_stmt|;
name|u32
name|cb_color_info
decl_stmt|;
name|int
name|pitch
decl_stmt|,
name|slice
decl_stmt|;
name|h
operator|=
name|roundup2
argument_list|(
name|h
argument_list|,
literal|8
argument_list|)
expr_stmt|;
if|if
condition|(
name|h
operator|<
literal|8
condition|)
name|h
operator|=
literal|8
expr_stmt|;
name|cb_color_info
operator|=
name|CB_FORMAT
argument_list|(
name|format
argument_list|)
operator||
name|CB_SOURCE_FORMAT
argument_list|(
name|CB_SF_EXPORT_NORM
argument_list|)
operator||
name|CB_ARRAY_MODE
argument_list|(
name|ARRAY_1D_TILED_THIN1
argument_list|)
expr_stmt|;
name|pitch
operator|=
operator|(
name|w
operator|/
literal|8
operator|)
operator|-
literal|1
expr_stmt|;
name|slice
operator|=
operator|(
operator|(
name|w
operator|*
name|h
operator|)
operator|/
literal|64
operator|)
operator|-
literal|1
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|15
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|CB_COLOR0_BASE
operator|-
name|PACKET3_SET_CONTEXT_REG_START
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|gpu_addr
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|pitch
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|slice
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|cb_color_info
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|w
operator|-
literal|1
operator|)
operator||
operator|(
operator|(
name|h
operator|-
literal|1
operator|)
operator|<<
literal|16
operator|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* emits 5dw */
end_comment

begin_function
specifier|static
name|void
name|cp_set_surface_sync
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|,
name|u32
name|sync_type
parameter_list|,
name|u32
name|size
parameter_list|,
name|u64
name|mc_addr
parameter_list|)
block|{
name|struct
name|radeon_ring
modifier|*
name|ring
init|=
operator|&
name|rdev
operator|->
name|ring
index|[
name|RADEON_RING_TYPE_GFX_INDEX
index|]
decl_stmt|;
name|u32
name|cp_coher_size
decl_stmt|;
if|if
condition|(
name|size
operator|==
literal|0xffffffff
condition|)
name|cp_coher_size
operator|=
literal|0xffffffff
expr_stmt|;
else|else
name|cp_coher_size
operator|=
operator|(
operator|(
name|size
operator|+
literal|255
operator|)
operator|>>
literal|8
operator|)
expr_stmt|;
if|if
condition|(
name|rdev
operator|->
name|family
operator|>=
name|CHIP_CAYMAN
condition|)
block|{
comment|/* CP_COHER_CNTL2 has to be set manually when submitting a surface_sync 		 * to the RB directly. For IBs, the CP programs this as part of the 		 * surface_sync packet. 		 */
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONFIG_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
literal|0x85e8
operator|-
name|PACKET3_SET_CONFIG_REG_START
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* CP_COHER_CNTL2 */
block|}
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SURFACE_SYNC
argument_list|,
literal|3
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sync_type
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|cp_coher_size
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|mc_addr
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|10
argument_list|)
expr_stmt|;
comment|/* poll interval */
block|}
end_function

begin_comment
comment|/* emits 11dw + 1 surface sync = 16dw */
end_comment

begin_function
specifier|static
name|void
name|set_shaders
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|)
block|{
name|struct
name|radeon_ring
modifier|*
name|ring
init|=
operator|&
name|rdev
operator|->
name|ring
index|[
name|RADEON_RING_TYPE_GFX_INDEX
index|]
decl_stmt|;
name|u64
name|gpu_addr
decl_stmt|;
comment|/* VS */
name|gpu_addr
operator|=
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_gpu_addr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|vs_offset
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|3
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|SQ_PGM_START_VS
operator|-
name|PACKET3_SET_CONTEXT_REG_START
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|gpu_addr
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* PS */
name|gpu_addr
operator|=
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_gpu_addr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|ps_offset
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|4
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|SQ_PGM_START_PS
operator|-
name|PACKET3_SET_CONTEXT_REG_START
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|gpu_addr
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|2
argument_list|)
expr_stmt|;
name|gpu_addr
operator|=
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_gpu_addr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|vs_offset
expr_stmt|;
name|cp_set_surface_sync
argument_list|(
name|rdev
argument_list|,
name|PACKET3_SH_ACTION_ENA
argument_list|,
literal|512
argument_list|,
name|gpu_addr
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* emits 10 + 1 sync (5) = 15 */
end_comment

begin_function
specifier|static
name|void
name|set_vtx_resource
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|,
name|u64
name|gpu_addr
parameter_list|)
block|{
name|struct
name|radeon_ring
modifier|*
name|ring
init|=
operator|&
name|rdev
operator|->
name|ring
index|[
name|RADEON_RING_TYPE_GFX_INDEX
index|]
decl_stmt|;
name|u32
name|sq_vtx_constant_word2
decl_stmt|,
name|sq_vtx_constant_word3
decl_stmt|;
comment|/* high addr, stride */
name|sq_vtx_constant_word2
operator|=
name|SQ_VTXC_BASE_ADDR_HI
argument_list|(
name|upper_32_bits
argument_list|(
name|gpu_addr
argument_list|)
operator|&
literal|0xff
argument_list|)
operator||
name|SQ_VTXC_STRIDE
argument_list|(
literal|16
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|__BIG_ENDIAN
name|sq_vtx_constant_word2
operator||=
name|SQ_VTXC_ENDIAN_SWAP
argument_list|(
name|SQ_ENDIAN_8IN32
argument_list|)
expr_stmt|;
endif|#
directive|endif
comment|/* xyzw swizzles */
name|sq_vtx_constant_word3
operator|=
name|SQ_VTCX_SEL_X
argument_list|(
name|SQ_SEL_X
argument_list|)
operator||
name|SQ_VTCX_SEL_Y
argument_list|(
name|SQ_SEL_Y
argument_list|)
operator||
name|SQ_VTCX_SEL_Z
argument_list|(
name|SQ_SEL_Z
argument_list|)
operator||
name|SQ_VTCX_SEL_W
argument_list|(
name|SQ_SEL_W
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_RESOURCE
argument_list|,
literal|8
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0x580
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|gpu_addr
operator|&
literal|0xffffffff
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|48
operator|-
literal|1
argument_list|)
expr_stmt|;
comment|/* size */
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_vtx_constant_word2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_vtx_constant_word3
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|S__SQ_CONSTANT_TYPE
argument_list|(
name|SQ_TEX_VTX_VALID_BUFFER
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_CEDAR
operator|)
operator|||
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_PALM
operator|)
operator|||
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_SUMO
operator|)
operator|||
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_SUMO2
operator|)
operator|||
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_CAICOS
operator|)
condition|)
name|cp_set_surface_sync
argument_list|(
name|rdev
argument_list|,
name|PACKET3_TC_ACTION_ENA
argument_list|,
literal|48
argument_list|,
name|gpu_addr
argument_list|)
expr_stmt|;
else|else
name|cp_set_surface_sync
argument_list|(
name|rdev
argument_list|,
name|PACKET3_VC_ACTION_ENA
argument_list|,
literal|48
argument_list|,
name|gpu_addr
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* emits 10 */
end_comment

begin_function
specifier|static
name|void
name|set_tex_resource
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|,
name|int
name|format
parameter_list|,
name|int
name|w
parameter_list|,
name|int
name|h
parameter_list|,
name|int
name|pitch
parameter_list|,
name|u64
name|gpu_addr
parameter_list|,
name|u32
name|size
parameter_list|)
block|{
name|struct
name|radeon_ring
modifier|*
name|ring
init|=
operator|&
name|rdev
operator|->
name|ring
index|[
name|RADEON_RING_TYPE_GFX_INDEX
index|]
decl_stmt|;
name|u32
name|sq_tex_resource_word0
decl_stmt|,
name|sq_tex_resource_word1
decl_stmt|;
name|u32
name|sq_tex_resource_word4
decl_stmt|,
name|sq_tex_resource_word7
decl_stmt|;
if|if
condition|(
name|h
operator|<
literal|1
condition|)
name|h
operator|=
literal|1
expr_stmt|;
name|sq_tex_resource_word0
operator|=
name|TEX_DIM
argument_list|(
name|SQ_TEX_DIM_2D
argument_list|)
expr_stmt|;
name|sq_tex_resource_word0
operator||=
operator|(
operator|(
operator|(
operator|(
name|pitch
operator|>>
literal|3
operator|)
operator|-
literal|1
operator|)
operator|<<
literal|6
operator|)
operator||
operator|(
operator|(
name|w
operator|-
literal|1
operator|)
operator|<<
literal|18
operator|)
operator|)
expr_stmt|;
name|sq_tex_resource_word1
operator|=
operator|(
operator|(
name|h
operator|-
literal|1
operator|)
operator|<<
literal|0
operator|)
operator||
name|TEX_ARRAY_MODE
argument_list|(
name|ARRAY_1D_TILED_THIN1
argument_list|)
expr_stmt|;
comment|/* xyzw swizzles */
name|sq_tex_resource_word4
operator|=
name|TEX_DST_SEL_X
argument_list|(
name|SQ_SEL_X
argument_list|)
operator||
name|TEX_DST_SEL_Y
argument_list|(
name|SQ_SEL_Y
argument_list|)
operator||
name|TEX_DST_SEL_Z
argument_list|(
name|SQ_SEL_Z
argument_list|)
operator||
name|TEX_DST_SEL_W
argument_list|(
name|SQ_SEL_W
argument_list|)
expr_stmt|;
name|sq_tex_resource_word7
operator|=
name|format
operator||
name|S__SQ_CONSTANT_TYPE
argument_list|(
name|SQ_TEX_VTX_VALID_TEXTURE
argument_list|)
expr_stmt|;
name|cp_set_surface_sync
argument_list|(
name|rdev
argument_list|,
name|PACKET3_TC_ACTION_ENA
argument_list|,
name|size
argument_list|,
name|gpu_addr
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_RESOURCE
argument_list|,
literal|8
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_tex_resource_word0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_tex_resource_word1
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|gpu_addr
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|gpu_addr
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_tex_resource_word4
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_tex_resource_word7
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* emits 12 */
end_comment

begin_function
specifier|static
name|void
name|set_scissors
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|,
name|int
name|x1
parameter_list|,
name|int
name|y1
parameter_list|,
name|int
name|x2
parameter_list|,
name|int
name|y2
parameter_list|)
block|{
name|struct
name|radeon_ring
modifier|*
name|ring
init|=
operator|&
name|rdev
operator|->
name|ring
index|[
name|RADEON_RING_TYPE_GFX_INDEX
index|]
decl_stmt|;
comment|/* workaround some hw bugs */
if|if
condition|(
name|x2
operator|==
literal|0
condition|)
name|x1
operator|=
literal|1
expr_stmt|;
if|if
condition|(
name|y2
operator|==
literal|0
condition|)
name|y1
operator|=
literal|1
expr_stmt|;
if|if
condition|(
name|rdev
operator|->
name|family
operator|>=
name|CHIP_CAYMAN
condition|)
block|{
if|if
condition|(
operator|(
name|x2
operator|==
literal|1
operator|)
operator|&&
operator|(
name|y2
operator|==
literal|1
operator|)
condition|)
name|x2
operator|=
literal|2
expr_stmt|;
block|}
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|2
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|PA_SC_SCREEN_SCISSOR_TL
operator|-
name|PACKET3_SET_CONTEXT_REG_START
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|x1
operator|<<
literal|0
operator|)
operator||
operator|(
name|y1
operator|<<
literal|16
operator|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|x2
operator|<<
literal|0
operator|)
operator||
operator|(
name|y2
operator|<<
literal|16
operator|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|2
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|PA_SC_GENERIC_SCISSOR_TL
operator|-
name|PACKET3_SET_CONTEXT_REG_START
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|x1
operator|<<
literal|0
operator|)
operator||
operator|(
name|y1
operator|<<
literal|16
operator|)
operator||
operator|(
literal|1U
operator|<<
literal|31
operator|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|x2
operator|<<
literal|0
operator|)
operator||
operator|(
name|y2
operator|<<
literal|16
operator|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|2
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|PA_SC_WINDOW_SCISSOR_TL
operator|-
name|PACKET3_SET_CONTEXT_REG_START
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|x1
operator|<<
literal|0
operator|)
operator||
operator|(
name|y1
operator|<<
literal|16
operator|)
operator||
operator|(
literal|1U
operator|<<
literal|31
operator|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|x2
operator|<<
literal|0
operator|)
operator||
operator|(
name|y2
operator|<<
literal|16
operator|)
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* emits 10 */
end_comment

begin_function
specifier|static
name|void
name|draw_auto
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|)
block|{
name|struct
name|radeon_ring
modifier|*
name|ring
init|=
operator|&
name|rdev
operator|->
name|ring
index|[
name|RADEON_RING_TYPE_GFX_INDEX
index|]
decl_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONFIG_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|VGT_PRIMITIVE_TYPE
operator|-
name|PACKET3_SET_CONFIG_REG_START
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|DI_PT_RECTLIST
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_INDEX_TYPE
argument_list|,
literal|0
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
ifdef|#
directive|ifdef
name|__BIG_ENDIAN
operator|(
literal|2
operator|<<
literal|2
operator|)
operator||
endif|#
directive|endif
name|DI_INDEX_SIZE_16_BIT
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_NUM_INSTANCES
argument_list|,
literal|0
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_DRAW_INDEX_AUTO
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|3
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|DI_SRC_SEL_AUTO_INDEX
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* emits 39 */
end_comment

begin_function
specifier|static
name|void
name|set_default_state
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|)
block|{
name|struct
name|radeon_ring
modifier|*
name|ring
init|=
operator|&
name|rdev
operator|->
name|ring
index|[
name|RADEON_RING_TYPE_GFX_INDEX
index|]
decl_stmt|;
name|u32
name|sq_config
decl_stmt|,
name|sq_gpr_resource_mgmt_1
decl_stmt|,
name|sq_gpr_resource_mgmt_2
decl_stmt|,
name|sq_gpr_resource_mgmt_3
decl_stmt|;
name|u32
name|sq_thread_resource_mgmt
decl_stmt|,
name|sq_thread_resource_mgmt_2
decl_stmt|;
name|u32
name|sq_stack_resource_mgmt_1
decl_stmt|,
name|sq_stack_resource_mgmt_2
decl_stmt|,
name|sq_stack_resource_mgmt_3
decl_stmt|;
name|int
name|num_ps_gprs
decl_stmt|,
name|num_vs_gprs
decl_stmt|,
name|num_temp_gprs
decl_stmt|;
name|int
name|num_gs_gprs
decl_stmt|,
name|num_es_gprs
decl_stmt|,
name|num_hs_gprs
decl_stmt|,
name|num_ls_gprs
decl_stmt|;
name|int
name|num_ps_threads
decl_stmt|,
name|num_vs_threads
decl_stmt|,
name|num_gs_threads
decl_stmt|,
name|num_es_threads
decl_stmt|;
name|int
name|num_hs_threads
decl_stmt|,
name|num_ls_threads
decl_stmt|;
name|int
name|num_ps_stack_entries
decl_stmt|,
name|num_vs_stack_entries
decl_stmt|,
name|num_gs_stack_entries
decl_stmt|,
name|num_es_stack_entries
decl_stmt|;
name|int
name|num_hs_stack_entries
decl_stmt|,
name|num_ls_stack_entries
decl_stmt|;
name|u64
name|gpu_addr
decl_stmt|;
name|int
name|dwords
decl_stmt|;
comment|/* set clear context state */
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_CLEAR_STATE
argument_list|,
literal|0
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
if|if
condition|(
name|rdev
operator|->
name|family
operator|<
name|CHIP_CAYMAN
condition|)
block|{
switch|switch
condition|(
name|rdev
operator|->
name|family
condition|)
block|{
case|case
name|CHIP_CEDAR
case|:
default|default:
name|num_ps_gprs
operator|=
literal|93
expr_stmt|;
name|num_vs_gprs
operator|=
literal|46
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|31
expr_stmt|;
name|num_es_gprs
operator|=
literal|31
expr_stmt|;
name|num_hs_gprs
operator|=
literal|23
expr_stmt|;
name|num_ls_gprs
operator|=
literal|23
expr_stmt|;
name|num_ps_threads
operator|=
literal|96
expr_stmt|;
name|num_vs_threads
operator|=
literal|16
expr_stmt|;
name|num_gs_threads
operator|=
literal|16
expr_stmt|;
name|num_es_threads
operator|=
literal|16
expr_stmt|;
name|num_hs_threads
operator|=
literal|16
expr_stmt|;
name|num_ls_threads
operator|=
literal|16
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_hs_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_ls_stack_entries
operator|=
literal|42
expr_stmt|;
break|break;
case|case
name|CHIP_REDWOOD
case|:
name|num_ps_gprs
operator|=
literal|93
expr_stmt|;
name|num_vs_gprs
operator|=
literal|46
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|31
expr_stmt|;
name|num_es_gprs
operator|=
literal|31
expr_stmt|;
name|num_hs_gprs
operator|=
literal|23
expr_stmt|;
name|num_ls_gprs
operator|=
literal|23
expr_stmt|;
name|num_ps_threads
operator|=
literal|128
expr_stmt|;
name|num_vs_threads
operator|=
literal|20
expr_stmt|;
name|num_gs_threads
operator|=
literal|20
expr_stmt|;
name|num_es_threads
operator|=
literal|20
expr_stmt|;
name|num_hs_threads
operator|=
literal|20
expr_stmt|;
name|num_ls_threads
operator|=
literal|20
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_hs_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_ls_stack_entries
operator|=
literal|42
expr_stmt|;
break|break;
case|case
name|CHIP_JUNIPER
case|:
name|num_ps_gprs
operator|=
literal|93
expr_stmt|;
name|num_vs_gprs
operator|=
literal|46
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|31
expr_stmt|;
name|num_es_gprs
operator|=
literal|31
expr_stmt|;
name|num_hs_gprs
operator|=
literal|23
expr_stmt|;
name|num_ls_gprs
operator|=
literal|23
expr_stmt|;
name|num_ps_threads
operator|=
literal|128
expr_stmt|;
name|num_vs_threads
operator|=
literal|20
expr_stmt|;
name|num_gs_threads
operator|=
literal|20
expr_stmt|;
name|num_es_threads
operator|=
literal|20
expr_stmt|;
name|num_hs_threads
operator|=
literal|20
expr_stmt|;
name|num_ls_threads
operator|=
literal|20
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_hs_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_ls_stack_entries
operator|=
literal|85
expr_stmt|;
break|break;
case|case
name|CHIP_CYPRESS
case|:
case|case
name|CHIP_HEMLOCK
case|:
name|num_ps_gprs
operator|=
literal|93
expr_stmt|;
name|num_vs_gprs
operator|=
literal|46
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|31
expr_stmt|;
name|num_es_gprs
operator|=
literal|31
expr_stmt|;
name|num_hs_gprs
operator|=
literal|23
expr_stmt|;
name|num_ls_gprs
operator|=
literal|23
expr_stmt|;
name|num_ps_threads
operator|=
literal|128
expr_stmt|;
name|num_vs_threads
operator|=
literal|20
expr_stmt|;
name|num_gs_threads
operator|=
literal|20
expr_stmt|;
name|num_es_threads
operator|=
literal|20
expr_stmt|;
name|num_hs_threads
operator|=
literal|20
expr_stmt|;
name|num_ls_threads
operator|=
literal|20
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_hs_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_ls_stack_entries
operator|=
literal|85
expr_stmt|;
break|break;
case|case
name|CHIP_PALM
case|:
name|num_ps_gprs
operator|=
literal|93
expr_stmt|;
name|num_vs_gprs
operator|=
literal|46
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|31
expr_stmt|;
name|num_es_gprs
operator|=
literal|31
expr_stmt|;
name|num_hs_gprs
operator|=
literal|23
expr_stmt|;
name|num_ls_gprs
operator|=
literal|23
expr_stmt|;
name|num_ps_threads
operator|=
literal|96
expr_stmt|;
name|num_vs_threads
operator|=
literal|16
expr_stmt|;
name|num_gs_threads
operator|=
literal|16
expr_stmt|;
name|num_es_threads
operator|=
literal|16
expr_stmt|;
name|num_hs_threads
operator|=
literal|16
expr_stmt|;
name|num_ls_threads
operator|=
literal|16
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_hs_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_ls_stack_entries
operator|=
literal|42
expr_stmt|;
break|break;
case|case
name|CHIP_SUMO
case|:
name|num_ps_gprs
operator|=
literal|93
expr_stmt|;
name|num_vs_gprs
operator|=
literal|46
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|31
expr_stmt|;
name|num_es_gprs
operator|=
literal|31
expr_stmt|;
name|num_hs_gprs
operator|=
literal|23
expr_stmt|;
name|num_ls_gprs
operator|=
literal|23
expr_stmt|;
name|num_ps_threads
operator|=
literal|96
expr_stmt|;
name|num_vs_threads
operator|=
literal|25
expr_stmt|;
name|num_gs_threads
operator|=
literal|25
expr_stmt|;
name|num_es_threads
operator|=
literal|25
expr_stmt|;
name|num_hs_threads
operator|=
literal|25
expr_stmt|;
name|num_ls_threads
operator|=
literal|25
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_hs_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_ls_stack_entries
operator|=
literal|42
expr_stmt|;
break|break;
case|case
name|CHIP_SUMO2
case|:
name|num_ps_gprs
operator|=
literal|93
expr_stmt|;
name|num_vs_gprs
operator|=
literal|46
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|31
expr_stmt|;
name|num_es_gprs
operator|=
literal|31
expr_stmt|;
name|num_hs_gprs
operator|=
literal|23
expr_stmt|;
name|num_ls_gprs
operator|=
literal|23
expr_stmt|;
name|num_ps_threads
operator|=
literal|96
expr_stmt|;
name|num_vs_threads
operator|=
literal|25
expr_stmt|;
name|num_gs_threads
operator|=
literal|25
expr_stmt|;
name|num_es_threads
operator|=
literal|25
expr_stmt|;
name|num_hs_threads
operator|=
literal|25
expr_stmt|;
name|num_ls_threads
operator|=
literal|25
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_hs_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_ls_stack_entries
operator|=
literal|85
expr_stmt|;
break|break;
case|case
name|CHIP_BARTS
case|:
name|num_ps_gprs
operator|=
literal|93
expr_stmt|;
name|num_vs_gprs
operator|=
literal|46
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|31
expr_stmt|;
name|num_es_gprs
operator|=
literal|31
expr_stmt|;
name|num_hs_gprs
operator|=
literal|23
expr_stmt|;
name|num_ls_gprs
operator|=
literal|23
expr_stmt|;
name|num_ps_threads
operator|=
literal|128
expr_stmt|;
name|num_vs_threads
operator|=
literal|20
expr_stmt|;
name|num_gs_threads
operator|=
literal|20
expr_stmt|;
name|num_es_threads
operator|=
literal|20
expr_stmt|;
name|num_hs_threads
operator|=
literal|20
expr_stmt|;
name|num_ls_threads
operator|=
literal|20
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_hs_stack_entries
operator|=
literal|85
expr_stmt|;
name|num_ls_stack_entries
operator|=
literal|85
expr_stmt|;
break|break;
case|case
name|CHIP_TURKS
case|:
name|num_ps_gprs
operator|=
literal|93
expr_stmt|;
name|num_vs_gprs
operator|=
literal|46
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|31
expr_stmt|;
name|num_es_gprs
operator|=
literal|31
expr_stmt|;
name|num_hs_gprs
operator|=
literal|23
expr_stmt|;
name|num_ls_gprs
operator|=
literal|23
expr_stmt|;
name|num_ps_threads
operator|=
literal|128
expr_stmt|;
name|num_vs_threads
operator|=
literal|20
expr_stmt|;
name|num_gs_threads
operator|=
literal|20
expr_stmt|;
name|num_es_threads
operator|=
literal|20
expr_stmt|;
name|num_hs_threads
operator|=
literal|20
expr_stmt|;
name|num_ls_threads
operator|=
literal|20
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_hs_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_ls_stack_entries
operator|=
literal|42
expr_stmt|;
break|break;
case|case
name|CHIP_CAICOS
case|:
name|num_ps_gprs
operator|=
literal|93
expr_stmt|;
name|num_vs_gprs
operator|=
literal|46
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|31
expr_stmt|;
name|num_es_gprs
operator|=
literal|31
expr_stmt|;
name|num_hs_gprs
operator|=
literal|23
expr_stmt|;
name|num_ls_gprs
operator|=
literal|23
expr_stmt|;
name|num_ps_threads
operator|=
literal|128
expr_stmt|;
name|num_vs_threads
operator|=
literal|10
expr_stmt|;
name|num_gs_threads
operator|=
literal|10
expr_stmt|;
name|num_es_threads
operator|=
literal|10
expr_stmt|;
name|num_hs_threads
operator|=
literal|10
expr_stmt|;
name|num_ls_threads
operator|=
literal|10
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_hs_stack_entries
operator|=
literal|42
expr_stmt|;
name|num_ls_stack_entries
operator|=
literal|42
expr_stmt|;
break|break;
block|}
if|if
condition|(
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_CEDAR
operator|)
operator|||
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_PALM
operator|)
operator|||
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_SUMO
operator|)
operator|||
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_SUMO2
operator|)
operator|||
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_CAICOS
operator|)
condition|)
name|sq_config
operator|=
literal|0
expr_stmt|;
else|else
name|sq_config
operator|=
name|VC_ENABLE
expr_stmt|;
name|sq_config
operator||=
operator|(
name|EXPORT_SRC_C
operator||
name|CS_PRIO
argument_list|(
literal|0
argument_list|)
operator||
name|LS_PRIO
argument_list|(
literal|0
argument_list|)
operator||
name|HS_PRIO
argument_list|(
literal|0
argument_list|)
operator||
name|PS_PRIO
argument_list|(
literal|0
argument_list|)
operator||
name|VS_PRIO
argument_list|(
literal|1
argument_list|)
operator||
name|GS_PRIO
argument_list|(
literal|2
argument_list|)
operator||
name|ES_PRIO
argument_list|(
literal|3
argument_list|)
operator|)
expr_stmt|;
name|sq_gpr_resource_mgmt_1
operator|=
operator|(
name|NUM_PS_GPRS
argument_list|(
name|num_ps_gprs
argument_list|)
operator||
name|NUM_VS_GPRS
argument_list|(
name|num_vs_gprs
argument_list|)
operator||
name|NUM_CLAUSE_TEMP_GPRS
argument_list|(
name|num_temp_gprs
argument_list|)
operator|)
expr_stmt|;
name|sq_gpr_resource_mgmt_2
operator|=
operator|(
name|NUM_GS_GPRS
argument_list|(
name|num_gs_gprs
argument_list|)
operator||
name|NUM_ES_GPRS
argument_list|(
name|num_es_gprs
argument_list|)
operator|)
expr_stmt|;
name|sq_gpr_resource_mgmt_3
operator|=
operator|(
name|NUM_HS_GPRS
argument_list|(
name|num_hs_gprs
argument_list|)
operator||
name|NUM_LS_GPRS
argument_list|(
name|num_ls_gprs
argument_list|)
operator|)
expr_stmt|;
name|sq_thread_resource_mgmt
operator|=
operator|(
name|NUM_PS_THREADS
argument_list|(
name|num_ps_threads
argument_list|)
operator||
name|NUM_VS_THREADS
argument_list|(
name|num_vs_threads
argument_list|)
operator||
name|NUM_GS_THREADS
argument_list|(
name|num_gs_threads
argument_list|)
operator||
name|NUM_ES_THREADS
argument_list|(
name|num_es_threads
argument_list|)
operator|)
expr_stmt|;
name|sq_thread_resource_mgmt_2
operator|=
operator|(
name|NUM_HS_THREADS
argument_list|(
name|num_hs_threads
argument_list|)
operator||
name|NUM_LS_THREADS
argument_list|(
name|num_ls_threads
argument_list|)
operator|)
expr_stmt|;
name|sq_stack_resource_mgmt_1
operator|=
operator|(
name|NUM_PS_STACK_ENTRIES
argument_list|(
name|num_ps_stack_entries
argument_list|)
operator||
name|NUM_VS_STACK_ENTRIES
argument_list|(
name|num_vs_stack_entries
argument_list|)
operator|)
expr_stmt|;
name|sq_stack_resource_mgmt_2
operator|=
operator|(
name|NUM_GS_STACK_ENTRIES
argument_list|(
name|num_gs_stack_entries
argument_list|)
operator||
name|NUM_ES_STACK_ENTRIES
argument_list|(
name|num_es_stack_entries
argument_list|)
operator|)
expr_stmt|;
name|sq_stack_resource_mgmt_3
operator|=
operator|(
name|NUM_HS_STACK_ENTRIES
argument_list|(
name|num_hs_stack_entries
argument_list|)
operator||
name|NUM_LS_STACK_ENTRIES
argument_list|(
name|num_ls_stack_entries
argument_list|)
operator|)
expr_stmt|;
comment|/* disable dyn gprs */
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONFIG_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|SQ_DYN_GPR_CNTL_PS_FLUSH_REQ
operator|-
name|PACKET3_SET_CONFIG_REG_START
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* setup LDS */
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONFIG_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|SQ_LDS_RESOURCE_MGMT
operator|-
name|PACKET3_SET_CONFIG_REG_START
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0x10001000
argument_list|)
expr_stmt|;
comment|/* SQ config */
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONFIG_REG
argument_list|,
literal|11
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|SQ_CONFIG
operator|-
name|PACKET3_SET_CONFIG_REG_START
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_config
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_gpr_resource_mgmt_1
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_gpr_resource_mgmt_2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_gpr_resource_mgmt_3
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_thread_resource_mgmt
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_thread_resource_mgmt_2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_stack_resource_mgmt_1
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_stack_resource_mgmt_2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_stack_resource_mgmt_3
argument_list|)
expr_stmt|;
block|}
comment|/* CONTEXT_CONTROL */
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0xc0012800
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0x80000000
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0x80000000
argument_list|)
expr_stmt|;
comment|/* SQ_VTX_BASE_VTX_LOC */
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0xc0026f00
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0x00000000
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0x00000000
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0x00000000
argument_list|)
expr_stmt|;
comment|/* SET_SAMPLER */
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0xc0036e00
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0x00000000
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0x00000012
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0x00000000
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0x00000000
argument_list|)
expr_stmt|;
comment|/* set to DX10/11 mode */
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_MODE_CONTROL
argument_list|,
literal|0
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|/* emit an IB pointing at default state */
name|dwords
operator|=
name|roundup2
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|state_len
argument_list|,
literal|0x10
argument_list|)
expr_stmt|;
name|gpu_addr
operator|=
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_gpu_addr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|state_offset
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_INDIRECT_BUFFER
argument_list|,
literal|2
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|gpu_addr
operator|&
literal|0xFFFFFFFC
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|upper_32_bits
argument_list|(
name|gpu_addr
argument_list|)
operator|&
literal|0xFF
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|dwords
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|int
name|evergreen_blit_init
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|)
block|{
name|u32
name|obj_size
decl_stmt|;
name|int
name|i
decl_stmt|,
name|r
decl_stmt|,
name|dwords
decl_stmt|;
name|void
modifier|*
name|ptr
decl_stmt|;
name|u32
name|packet2s
index|[
literal|16
index|]
decl_stmt|;
name|int
name|num_packet2s
init|=
literal|0
decl_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|set_render_target
operator|=
name|set_render_target
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|cp_set_surface_sync
operator|=
name|cp_set_surface_sync
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|set_shaders
operator|=
name|set_shaders
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|set_vtx_resource
operator|=
name|set_vtx_resource
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|set_tex_resource
operator|=
name|set_tex_resource
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|set_scissors
operator|=
name|set_scissors
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|draw_auto
operator|=
name|draw_auto
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|set_default_state
operator|=
name|set_default_state
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|ring_size_common
operator|=
literal|8
expr_stmt|;
comment|/* sync semaphore */
name|rdev
operator|->
name|r600_blit
operator|.
name|ring_size_common
operator|+=
literal|55
expr_stmt|;
comment|/* shaders + def state */
name|rdev
operator|->
name|r600_blit
operator|.
name|ring_size_common
operator|+=
literal|16
expr_stmt|;
comment|/* fence emit for VB IB */
name|rdev
operator|->
name|r600_blit
operator|.
name|ring_size_common
operator|+=
literal|5
expr_stmt|;
comment|/* done copy */
name|rdev
operator|->
name|r600_blit
operator|.
name|ring_size_common
operator|+=
literal|16
expr_stmt|;
comment|/* fence emit for done copy */
name|rdev
operator|->
name|r600_blit
operator|.
name|ring_size_per_loop
operator|=
literal|74
expr_stmt|;
if|if
condition|(
name|rdev
operator|->
name|family
operator|>=
name|CHIP_CAYMAN
condition|)
name|rdev
operator|->
name|r600_blit
operator|.
name|ring_size_per_loop
operator|+=
literal|9
expr_stmt|;
comment|/* additional DWs for surface sync */
name|rdev
operator|->
name|r600_blit
operator|.
name|max_dim
operator|=
literal|16384
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|state_offset
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|rdev
operator|->
name|family
operator|<
name|CHIP_CAYMAN
condition|)
name|rdev
operator|->
name|r600_blit
operator|.
name|state_len
operator|=
name|evergreen_default_size
expr_stmt|;
else|else
name|rdev
operator|->
name|r600_blit
operator|.
name|state_len
operator|=
name|cayman_default_size
expr_stmt|;
name|dwords
operator|=
name|rdev
operator|->
name|r600_blit
operator|.
name|state_len
expr_stmt|;
while|while
condition|(
name|dwords
operator|&
literal|0xf
condition|)
block|{
name|packet2s
index|[
name|num_packet2s
operator|++
index|]
operator|=
name|cpu_to_le32
argument_list|(
name|PACKET2
argument_list|(
literal|0
argument_list|)
argument_list|)
expr_stmt|;
name|dwords
operator|++
expr_stmt|;
block|}
name|obj_size
operator|=
name|dwords
operator|*
literal|4
expr_stmt|;
name|obj_size
operator|=
name|roundup2
argument_list|(
name|obj_size
argument_list|,
literal|256
argument_list|)
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|vs_offset
operator|=
name|obj_size
expr_stmt|;
if|if
condition|(
name|rdev
operator|->
name|family
operator|<
name|CHIP_CAYMAN
condition|)
name|obj_size
operator|+=
name|evergreen_vs_size
operator|*
literal|4
expr_stmt|;
else|else
name|obj_size
operator|+=
name|cayman_vs_size
operator|*
literal|4
expr_stmt|;
name|obj_size
operator|=
name|roundup2
argument_list|(
name|obj_size
argument_list|,
literal|256
argument_list|)
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|ps_offset
operator|=
name|obj_size
expr_stmt|;
if|if
condition|(
name|rdev
operator|->
name|family
operator|<
name|CHIP_CAYMAN
condition|)
name|obj_size
operator|+=
name|evergreen_ps_size
operator|*
literal|4
expr_stmt|;
else|else
name|obj_size
operator|+=
name|cayman_ps_size
operator|*
literal|4
expr_stmt|;
name|obj_size
operator|=
name|roundup2
argument_list|(
name|obj_size
argument_list|,
literal|256
argument_list|)
expr_stmt|;
comment|/* pin copy shader into vram if not already initialized */
if|if
condition|(
operator|!
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
condition|)
block|{
name|r
operator|=
name|radeon_bo_create
argument_list|(
name|rdev
argument_list|,
name|obj_size
argument_list|,
name|PAGE_SIZE
argument_list|,
name|true
argument_list|,
name|RADEON_GEM_DOMAIN_VRAM
argument_list|,
name|NULL
argument_list|,
operator|&
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|)
expr_stmt|;
if|if
condition|(
name|r
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"evergreen failed to allocate shader\n"
argument_list|)
expr_stmt|;
return|return
name|r
return|;
block|}
name|r
operator|=
name|radeon_bo_reserve
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|,
name|false
argument_list|)
expr_stmt|;
if|if
condition|(
name|unlikely
argument_list|(
name|r
operator|!=
literal|0
argument_list|)
condition|)
return|return
name|r
return|;
name|r
operator|=
name|radeon_bo_pin
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|,
name|RADEON_GEM_DOMAIN_VRAM
argument_list|,
operator|&
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_gpu_addr
argument_list|)
expr_stmt|;
name|radeon_bo_unreserve
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|)
expr_stmt|;
if|if
condition|(
name|r
condition|)
block|{
name|dev_err
argument_list|(
name|rdev
operator|->
name|dev
argument_list|,
literal|"(%d) pin blit object failed\n"
argument_list|,
name|r
argument_list|)
expr_stmt|;
return|return
name|r
return|;
block|}
block|}
name|DRM_DEBUG
argument_list|(
literal|"evergreen blit allocated bo %08x vs %08x ps %08x\n"
argument_list|,
name|obj_size
argument_list|,
name|rdev
operator|->
name|r600_blit
operator|.
name|vs_offset
argument_list|,
name|rdev
operator|->
name|r600_blit
operator|.
name|ps_offset
argument_list|)
expr_stmt|;
name|r
operator|=
name|radeon_bo_reserve
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|,
name|false
argument_list|)
expr_stmt|;
if|if
condition|(
name|unlikely
argument_list|(
name|r
operator|!=
literal|0
argument_list|)
condition|)
return|return
name|r
return|;
name|r
operator|=
name|radeon_bo_kmap
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|,
operator|&
name|ptr
argument_list|)
expr_stmt|;
if|if
condition|(
name|r
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"failed to map blit object %d\n"
argument_list|,
name|r
argument_list|)
expr_stmt|;
return|return
name|r
return|;
block|}
if|if
condition|(
name|rdev
operator|->
name|family
operator|<
name|CHIP_CAYMAN
condition|)
block|{
name|memcpy_toio
argument_list|(
operator|(
name|char
operator|*
operator|)
name|ptr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|state_offset
argument_list|,
name|evergreen_default_state
argument_list|,
name|rdev
operator|->
name|r600_blit
operator|.
name|state_len
operator|*
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
name|num_packet2s
condition|)
name|memcpy_toio
argument_list|(
operator|(
name|char
operator|*
operator|)
name|ptr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|state_offset
operator|+
operator|(
name|rdev
operator|->
name|r600_blit
operator|.
name|state_len
operator|*
literal|4
operator|)
argument_list|,
name|packet2s
argument_list|,
name|num_packet2s
operator|*
literal|4
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|evergreen_vs_size
condition|;
name|i
operator|++
control|)
operator|*
operator|(
name|u32
operator|*
operator|)
operator|(
operator|(
name|unsigned
name|long
operator|)
name|ptr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|vs_offset
operator|+
name|i
operator|*
literal|4
operator|)
operator|=
name|cpu_to_le32
argument_list|(
name|evergreen_vs
index|[
name|i
index|]
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|evergreen_ps_size
condition|;
name|i
operator|++
control|)
operator|*
operator|(
name|u32
operator|*
operator|)
operator|(
operator|(
name|unsigned
name|long
operator|)
name|ptr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|ps_offset
operator|+
name|i
operator|*
literal|4
operator|)
operator|=
name|cpu_to_le32
argument_list|(
name|evergreen_ps
index|[
name|i
index|]
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|memcpy_toio
argument_list|(
operator|(
name|char
operator|*
operator|)
name|ptr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|state_offset
argument_list|,
name|cayman_default_state
argument_list|,
name|rdev
operator|->
name|r600_blit
operator|.
name|state_len
operator|*
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
name|num_packet2s
condition|)
name|memcpy_toio
argument_list|(
operator|(
name|char
operator|*
operator|)
name|ptr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|state_offset
operator|+
operator|(
name|rdev
operator|->
name|r600_blit
operator|.
name|state_len
operator|*
literal|4
operator|)
argument_list|,
name|packet2s
argument_list|,
name|num_packet2s
operator|*
literal|4
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cayman_vs_size
condition|;
name|i
operator|++
control|)
operator|*
operator|(
name|u32
operator|*
operator|)
operator|(
operator|(
name|unsigned
name|long
operator|)
name|ptr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|vs_offset
operator|+
name|i
operator|*
literal|4
operator|)
operator|=
name|cpu_to_le32
argument_list|(
name|cayman_vs
index|[
name|i
index|]
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cayman_ps_size
condition|;
name|i
operator|++
control|)
operator|*
operator|(
name|u32
operator|*
operator|)
operator|(
operator|(
name|unsigned
name|long
operator|)
name|ptr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|ps_offset
operator|+
name|i
operator|*
literal|4
operator|)
operator|=
name|cpu_to_le32
argument_list|(
name|cayman_ps
index|[
name|i
index|]
argument_list|)
expr_stmt|;
block|}
name|radeon_bo_kunmap
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|)
expr_stmt|;
name|radeon_bo_unreserve
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|)
expr_stmt|;
name|radeon_ttm_set_active_vram_size
argument_list|(
name|rdev
argument_list|,
name|rdev
operator|->
name|mc
operator|.
name|real_vram_size
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

end_unit

