TimeQuest Timing Analyzer report for lcd_test
Tue Nov 28 20:00:36 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clk'
 28. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'clk'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'clk'
 42. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Hold: 'clk'
 44. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Signal Integrity Metrics (Slow 1200mv 0c Model)
 56. Signal Integrity Metrics (Slow 1200mv 85c Model)
 57. Signal Integrity Metrics (Fast 1200mv 0c Model)
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; lcd_test                                                           ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE6F17C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clk                                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk }                                              ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 111.111 ; 9.0 MHz   ; 0.000 ; 55.555 ; 50.00      ; 50        ; 9           ;       ;        ;           ;            ; false    ; clk    ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 126.28 MHz ; 126.28 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; clk                                              ; -0.182  ; -0.182        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 103.192 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; clk                                              ; 0.762 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; 9.664  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 55.273 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                    ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                    ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.182 ; lcd_control_module:inst10|char_n_0[0] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.516      ; 4.889      ;
; 0.003  ; lcd_control_module:inst10|char_n_0[3] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.516      ; 4.704      ;
; 0.035  ; lcd_control_module:inst10|char_n_0[2] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.516      ; 4.672      ;
; 0.063  ; lcd_control_module:inst10|char_n_0[1] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.516      ; 4.644      ;
; 0.163  ; lcd_control_module:inst10|char_n_0[4] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.516      ; 4.544      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 103.192 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.819      ;
; 103.192 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.819      ;
; 103.192 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.819      ;
; 103.192 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.819      ;
; 103.192 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.819      ;
; 103.197 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.828      ;
; 103.197 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.828      ;
; 103.197 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.828      ;
; 103.341 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.670      ;
; 103.341 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.670      ;
; 103.341 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.670      ;
; 103.341 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.670      ;
; 103.341 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.670      ;
; 103.346 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.679      ;
; 103.346 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.679      ;
; 103.346 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.679      ;
; 103.371 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.640      ;
; 103.371 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.640      ;
; 103.371 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.640      ;
; 103.371 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.640      ;
; 103.371 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.640      ;
; 103.376 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.649      ;
; 103.376 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.649      ;
; 103.376 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.649      ;
; 103.448 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.563      ;
; 103.448 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.563      ;
; 103.448 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.563      ;
; 103.448 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.563      ;
; 103.448 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.563      ;
; 103.453 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.572      ;
; 103.453 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.572      ;
; 103.453 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.572      ;
; 103.482 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.529      ;
; 103.482 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.529      ;
; 103.482 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.529      ;
; 103.482 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.529      ;
; 103.482 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.529      ;
; 103.487 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.538      ;
; 103.487 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.538      ;
; 103.487 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.538      ;
; 103.567 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.444      ;
; 103.567 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.444      ;
; 103.567 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.444      ;
; 103.567 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.444      ;
; 103.567 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 7.444      ;
; 103.572 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.453      ;
; 103.572 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.453      ;
; 103.572 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 7.453      ;
; 104.153 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.858      ;
; 104.153 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.858      ;
; 104.153 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.858      ;
; 104.153 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.858      ;
; 104.153 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.858      ;
; 104.158 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 6.867      ;
; 104.158 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 6.867      ;
; 104.158 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 6.867      ;
; 104.258 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.753      ;
; 104.258 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.753      ;
; 104.258 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.753      ;
; 104.258 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.753      ;
; 104.258 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.753      ;
; 104.263 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 6.762      ;
; 104.263 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 6.762      ;
; 104.263 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 6.762      ;
; 104.762 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.249      ;
; 104.762 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.249      ;
; 104.762 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.249      ;
; 104.762 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.249      ;
; 104.762 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.249      ;
; 104.767 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 6.258      ;
; 104.767 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 6.258      ;
; 104.767 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 6.258      ;
; 104.844 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.167      ;
; 104.844 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.167      ;
; 104.844 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.167      ;
; 104.844 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.167      ;
; 104.844 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.167      ;
; 104.849 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 6.176      ;
; 104.849 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 6.176      ;
; 104.849 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 6.176      ;
; 104.922 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.089      ;
; 104.922 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.089      ;
; 104.922 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.089      ;
; 104.922 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.089      ;
; 104.922 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 6.089      ;
; 104.927 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 6.098      ;
; 104.927 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 6.098      ;
; 104.927 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 6.098      ;
; 105.026 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 5.985      ;
; 105.026 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 5.985      ;
; 105.026 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 5.985      ;
; 105.026 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 5.985      ;
; 105.026 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 5.985      ;
; 105.031 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 5.994      ;
; 105.031 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 5.994      ;
; 105.031 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.087     ; 5.994      ;
; 105.067 ; sync_module:inst1|count_h[9] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 5.944      ;
; 105.067 ; sync_module:inst1|count_h[9] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 5.944      ;
; 105.067 ; sync_module:inst1|count_h[9] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 5.944      ;
; 105.067 ; sync_module:inst1|count_h[9] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.101     ; 5.944      ;
+---------+------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+-------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.453 ; sync_module:inst1|count_v[0]  ; sync_module:inst1|count_v[0]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[1]  ; sync_module:inst1|count_v[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[3]  ; sync_module:inst1|count_v[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[4]  ; sync_module:inst1|count_v[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[5]  ; sync_module:inst1|count_v[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[6]  ; sync_module:inst1|count_v[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[7]  ; sync_module:inst1|count_v[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[8]  ; sync_module:inst1|count_v[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[9]  ; sync_module:inst1|count_v[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[10] ; sync_module:inst1|count_v[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[2]  ; sync_module:inst1|count_v[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.547 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|isReady             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.840      ;
; 0.769 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.780 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.780 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.781 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.788 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.792 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.085      ;
; 0.810 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[0]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.103      ;
; 0.973 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.266      ;
; 0.975 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.268      ;
; 0.978 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.271      ;
; 0.981 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.274      ;
; 1.067 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|isReady             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.360      ;
; 1.124 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.134 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.141 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.149 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.442      ;
; 1.150 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.443      ;
; 1.151 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.444      ;
; 1.158 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.451      ;
; 1.211 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.504      ;
; 1.212 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.505      ;
; 1.213 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.506      ;
; 1.214 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.507      ;
; 1.255 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.264 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.274 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.283 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.570      ;
; 1.289 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.582      ;
; 1.290 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.583      ;
; 1.297 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.590      ;
; 1.298 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.591      ;
; 1.312 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.599      ;
; 1.319 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.606      ;
; 1.342 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.635      ;
; 1.369 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.662      ;
; 1.370 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.663      ;
; 1.371 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.664      ;
; 1.371 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.664      ;
; 1.378 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_v[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.671      ;
; 1.389 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|isReady             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.682      ;
; 1.398 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.404 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.697      ;
; 1.428 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.721      ;
; 1.434 ; sync_module:inst1|count_v[0]  ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.718      ;
; 1.437 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.730      ;
; 1.438 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.731      ;
; 1.440 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.733      ;
; 1.442 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.735      ;
; 1.471 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.764      ;
; 1.472 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.765      ;
; 1.473 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.766      ;
; 1.474 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.767      ;
; 1.482 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.775      ;
; 1.488 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|isReady             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.781      ;
; 1.511 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.804      ;
; 1.513 ; sync_module:inst1|count_v[6]  ; sync_module:inst1|count_v[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.806      ;
; 1.546 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.839      ;
; 1.568 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.861      ;
; 1.569 ; sync_module:inst1|count_v[1]  ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.853      ;
; 1.572 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.865      ;
; 1.572 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.865      ;
; 1.573 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.866      ;
; 1.577 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.870      ;
; 1.580 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.873      ;
; 1.582 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.875      ;
; 1.611 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.904      ;
; 1.614 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.907      ;
; 1.615 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.902      ;
; 1.617 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.910      ;
; 1.618 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.911      ;
; 1.620 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.913      ;
; 1.621 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.914      ;
; 1.622 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.915      ;
; 1.628 ; sync_module:inst1|count_v[5]  ; sync_module:inst1|count_v[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.921      ;
; 1.637 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.930      ;
; 1.639 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.932      ;
; 1.640 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.933      ;
; 1.644 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.937      ;
; 1.651 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.944      ;
; 1.656 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_v[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.949      ;
; 1.686 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.979      ;
; 1.688 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.975      ;
; 1.698 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.985      ;
; 1.708 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.001      ;
; 1.716 ; sync_module:inst1|isReady     ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.000      ;
; 1.717 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.010      ;
; 1.719 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.012      ;
; 1.719 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.012      ;
+-------+-------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                    ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                    ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.762 ; lcd_control_module:inst10|char_n_0[1] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.034      ; 4.121      ;
; 0.805 ; lcd_control_module:inst10|char_n_0[2] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.034      ; 4.164      ;
; 0.893 ; lcd_control_module:inst10|char_n_0[3] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.034      ; 4.252      ;
; 1.006 ; lcd_control_module:inst10|char_n_0[0] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.034      ; 4.365      ;
; 1.009 ; lcd_control_module:inst10|char_n_0[4] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.034      ; 4.368      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; 9.664  ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.848  ; 10.083       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]                                                           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout                                                 ;
; 9.945  ; 9.945        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altsyncram_component|auto_generated|ram_block1a0|clk0                                                ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                  ;
; 9.967  ; 9.967        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]                                                         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]                                                         ;
; 10.032 ; 10.032       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                  ;
; 10.032 ; 10.032       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                    ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                ;
; 10.055 ; 10.055       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|altsyncram_component|auto_generated|ram_block1a0|clk0                                                ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]                                                           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout                                                 ;
; 15.799 ; 20.000       ; 4.201          ; Min Period       ; clk   ; Rise       ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[0]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[10]                                          ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[1]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[2]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[3]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[4]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[5]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[6]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[7]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[8]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[9]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[0]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[10]                                          ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[1]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[2]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[3]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[4]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[5]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[6]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[7]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[8]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[9]                                           ;
; 55.273 ; 55.493       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|isReady                                              ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_m_0[0]                                  ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_m_0[1]                                  ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_m_0[2]                                  ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[0]                                  ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[1]                                  ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[2]                                  ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[3]                                  ;
; 55.279 ; 55.499       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[4]                                  ;
; 55.423 ; 55.611       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[0]                                  ;
; 55.423 ; 55.611       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[1]                                  ;
; 55.423 ; 55.611       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[2]                                  ;
; 55.423 ; 55.611       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[3]                                  ;
; 55.423 ; 55.611       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[4]                                  ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_m_0[0]                                  ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_m_0[1]                                  ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_m_0[2]                                  ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[0]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[10]                                          ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[1]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[2]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[3]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[4]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[5]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[6]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[7]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[8]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[9]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[0]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[10]                                          ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[1]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[2]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[3]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[4]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[5]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[6]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[7]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[8]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[9]                                           ;
; 55.428 ; 55.616       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|isReady                                              ;
; 55.522 ; 55.522       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.522 ; 55.522       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[0]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[10]|clk                                                  ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[1]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[2]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[3]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[4]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[5]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[6]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[7]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[8]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[9]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[0]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[10]|clk                                                  ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[1]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[2]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[3]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[4]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[5]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[6]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[7]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[8]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[9]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|isReady|clk                                                      ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_m_0[0]|clk                                                 ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_m_0[1]|clk                                                 ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_m_0[2]|clk                                                 ;
; 55.548 ; 55.548       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[0]|clk                                                 ;
; 55.548 ; 55.548       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[1]|clk                                                 ;
; 55.548 ; 55.548       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[2]|clk                                                 ;
; 55.548 ; 55.548       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[3]|clk                                                 ;
; 55.548 ; 55.548       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[4]|clk                                                 ;
; 55.563 ; 55.563       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[0]|clk                                                 ;
; 55.563 ; 55.563       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[1]|clk                                                 ;
; 55.563 ; 55.563       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[2]|clk                                                 ;
; 55.563 ; 55.563       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[3]|clk                                                 ;
; 55.563 ; 55.563       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[4]|clk                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 17.525 ; 17.143 ; Rise       ; clk                                              ;
;  lcd_b[0] ; clk        ; 17.184 ; 16.861 ; Rise       ; clk                                              ;
;  lcd_b[1] ; clk        ; 16.823 ; 16.532 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 17.525 ; 17.143 ; Rise       ; clk                                              ;
;  lcd_b[3] ; clk        ; 17.501 ; 17.120 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 17.386 ; 17.136 ; Rise       ; clk                                              ;
;  lcd_b[5] ; clk        ; 17.525 ; 17.143 ; Rise       ; clk                                              ;
;  lcd_b[6] ; clk        ; 16.988 ; 16.773 ; Rise       ; clk                                              ;
;  lcd_b[7] ; clk        ; 17.376 ; 17.126 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 16.811 ; 16.498 ; Rise       ; clk                                              ;
;  lcd_r[0] ; clk        ; 16.708 ; 16.402 ; Rise       ; clk                                              ;
;  lcd_r[1] ; clk        ; 16.778 ; 16.488 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 16.791 ; 16.478 ; Rise       ; clk                                              ;
;  lcd_r[3] ; clk        ; 16.218 ; 15.993 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 16.188 ; 15.963 ; Rise       ; clk                                              ;
;  lcd_r[5] ; clk        ; 16.811 ; 16.498 ; Rise       ; clk                                              ;
;  lcd_r[6] ; clk        ; 16.208 ; 15.983 ; Rise       ; clk                                              ;
;  lcd_r[7] ; clk        ; 16.198 ; 15.973 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 14.902 ; 14.319 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[0] ; clk        ; 14.561 ; 14.037 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[1] ; clk        ; 14.200 ; 13.708 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 14.902 ; 14.319 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[3] ; clk        ; 14.878 ; 14.296 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 14.763 ; 14.312 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[5] ; clk        ; 14.902 ; 14.319 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[6] ; clk        ; 14.365 ; 13.949 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[7] ; clk        ; 14.753 ; 14.302 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;        ; 3.273  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 7.142  ; 6.893  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 7.883  ; 7.780  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 14.188 ; 13.674 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[0] ; clk        ; 14.085 ; 13.578 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[1] ; clk        ; 14.155 ; 13.664 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 14.168 ; 13.654 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[3] ; clk        ; 13.595 ; 13.169 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 13.565 ; 13.139 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[5] ; clk        ; 14.188 ; 13.674 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[6] ; clk        ; 13.585 ; 13.159 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[7] ; clk        ; 13.575 ; 13.149 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 10.649 ; 10.438 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 3.165  ;        ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 13.699 ; 13.370 ; Rise       ; clk                                              ;
;  lcd_b[0] ; clk        ; 14.045 ; 13.686 ; Rise       ; clk                                              ;
;  lcd_b[1] ; clk        ; 13.699 ; 13.370 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 14.373 ; 13.957 ; Rise       ; clk                                              ;
;  lcd_b[3] ; clk        ; 14.350 ; 13.935 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 14.239 ; 13.950 ; Rise       ; clk                                              ;
;  lcd_b[5] ; clk        ; 14.373 ; 13.957 ; Rise       ; clk                                              ;
;  lcd_b[6] ; clk        ; 13.857 ; 13.602 ; Rise       ; clk                                              ;
;  lcd_b[7] ; clk        ; 14.229 ; 13.940 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 13.089 ; 12.824 ; Rise       ; clk                                              ;
;  lcd_r[0] ; clk        ; 13.583 ; 13.241 ; Rise       ; clk                                              ;
;  lcd_r[1] ; clk        ; 13.653 ; 13.327 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 13.668 ; 13.319 ; Rise       ; clk                                              ;
;  lcd_r[3] ; clk        ; 13.119 ; 12.854 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 13.089 ; 12.824 ; Rise       ; clk                                              ;
;  lcd_r[5] ; clk        ; 13.688 ; 13.339 ; Rise       ; clk                                              ;
;  lcd_r[6] ; clk        ; 13.109 ; 12.844 ; Rise       ; clk                                              ;
;  lcd_r[7] ; clk        ; 13.099 ; 12.834 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 7.730  ; 7.503  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[0] ; clk        ; 8.076  ; 7.819  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[1] ; clk        ; 7.730  ; 7.503  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 8.404  ; 8.090  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[3] ; clk        ; 8.381  ; 8.068  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 8.270  ; 8.083  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[5] ; clk        ; 8.404  ; 8.090  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[6] ; clk        ; 7.888  ; 7.735  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[7] ; clk        ; 8.260  ; 8.073  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;        ; 2.775  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 6.477  ; 6.236  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 5.492  ; 5.331  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 7.120  ; 6.957  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[0] ; clk        ; 7.614  ; 7.374  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[1] ; clk        ; 7.684  ; 7.460  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 7.699  ; 7.452  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[3] ; clk        ; 7.150  ; 6.987  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 7.120  ; 6.957  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[5] ; clk        ; 7.719  ; 7.472  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[6] ; clk        ; 7.140  ; 6.977  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[7] ; clk        ; 7.130  ; 6.967  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 8.335  ; 8.235  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 2.670  ;        ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 133.4 MHz ; 133.4 MHz       ; inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; clk                                              ; -0.353  ; -0.353        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 103.615 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; clk                                              ; 0.773 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; 9.669  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 55.272 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                     ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                    ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.353 ; lcd_control_module:inst10|char_n_0[0] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.188      ; 4.723      ;
; -0.167 ; lcd_control_module:inst10|char_n_0[3] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.188      ; 4.537      ;
; -0.124 ; lcd_control_module:inst10|char_n_0[2] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.188      ; 4.494      ;
; -0.108 ; lcd_control_module:inst10|char_n_0[1] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.188      ; 4.478      ;
; 0.008  ; lcd_control_module:inst10|char_n_0[4] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.188      ; 4.362      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 103.615 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 7.408      ;
; 103.615 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 7.408      ;
; 103.615 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 7.408      ;
; 103.615 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 7.408      ;
; 103.615 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 7.408      ;
; 103.618 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 7.418      ;
; 103.618 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 7.418      ;
; 103.618 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 7.418      ;
; 103.740 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.284      ;
; 103.740 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.284      ;
; 103.740 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.284      ;
; 103.740 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.284      ;
; 103.740 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.284      ;
; 103.743 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.294      ;
; 103.743 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.294      ;
; 103.743 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.294      ;
; 103.774 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.250      ;
; 103.774 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.250      ;
; 103.774 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.250      ;
; 103.774 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.250      ;
; 103.774 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.250      ;
; 103.777 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.260      ;
; 103.777 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.260      ;
; 103.777 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.260      ;
; 103.827 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 7.196      ;
; 103.827 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 7.196      ;
; 103.827 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 7.196      ;
; 103.827 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 7.196      ;
; 103.827 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 7.196      ;
; 103.830 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 7.206      ;
; 103.830 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 7.206      ;
; 103.830 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 7.206      ;
; 103.858 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.166      ;
; 103.858 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.166      ;
; 103.858 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.166      ;
; 103.858 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.166      ;
; 103.858 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.166      ;
; 103.861 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.176      ;
; 103.861 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.176      ;
; 103.861 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.176      ;
; 103.996 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.028      ;
; 103.996 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.028      ;
; 103.996 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.028      ;
; 103.996 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.028      ;
; 103.996 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 7.028      ;
; 103.999 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.038      ;
; 103.999 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.038      ;
; 103.999 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 7.038      ;
; 104.511 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 6.512      ;
; 104.511 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 6.512      ;
; 104.511 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 6.512      ;
; 104.511 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 6.512      ;
; 104.511 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 6.512      ;
; 104.514 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 6.522      ;
; 104.514 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 6.522      ;
; 104.514 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 6.522      ;
; 104.669 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 6.355      ;
; 104.669 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 6.355      ;
; 104.669 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 6.355      ;
; 104.669 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 6.355      ;
; 104.669 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 6.355      ;
; 104.672 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 6.365      ;
; 104.672 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 6.365      ;
; 104.672 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 6.365      ;
; 105.187 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 5.837      ;
; 105.187 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 5.837      ;
; 105.187 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 5.837      ;
; 105.187 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 5.837      ;
; 105.187 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 5.837      ;
; 105.190 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 5.847      ;
; 105.190 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 5.847      ;
; 105.190 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.076     ; 5.847      ;
; 105.191 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 5.832      ;
; 105.191 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 5.832      ;
; 105.191 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 5.832      ;
; 105.191 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 5.832      ;
; 105.191 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 5.832      ;
; 105.194 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 5.842      ;
; 105.194 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 5.842      ;
; 105.194 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 5.842      ;
; 105.242 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 5.781      ;
; 105.242 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 5.781      ;
; 105.242 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 5.781      ;
; 105.242 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 5.781      ;
; 105.242 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 5.781      ;
; 105.245 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 5.791      ;
; 105.245 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 5.791      ;
; 105.245 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 5.791      ;
; 105.381 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 5.642      ;
; 105.381 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 5.642      ;
; 105.381 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 5.642      ;
; 105.381 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 5.642      ;
; 105.381 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.090     ; 5.642      ;
; 105.384 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 5.652      ;
; 105.384 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 5.652      ;
; 105.384 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.077     ; 5.652      ;
; 105.581 ; sync_module:inst1|count_h[9] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 5.443      ;
; 105.581 ; sync_module:inst1|count_h[9] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 5.443      ;
; 105.581 ; sync_module:inst1|count_h[9] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 5.443      ;
; 105.581 ; sync_module:inst1|count_h[9] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.089     ; 5.443      ;
+---------+------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+-------+-------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.401 ; sync_module:inst1|count_v[5]  ; sync_module:inst1|count_v[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_module:inst1|count_v[6]  ; sync_module:inst1|count_v[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_module:inst1|count_v[7]  ; sync_module:inst1|count_v[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_module:inst1|count_v[10] ; sync_module:inst1|count_v[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[0]  ; sync_module:inst1|count_v[0]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[1]  ; sync_module:inst1|count_v[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[3]  ; sync_module:inst1|count_v[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[4]  ; sync_module:inst1|count_v[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[8]  ; sync_module:inst1|count_v[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[9]  ; sync_module:inst1|count_v[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[2]  ; sync_module:inst1|count_v[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.505 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|isReady             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.772      ;
; 0.711 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.723 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.991      ;
; 0.724 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.992      ;
; 0.728 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.732 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.000      ;
; 0.736 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.004      ;
; 0.755 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[0]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.023      ;
; 0.903 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.170      ;
; 0.904 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.171      ;
; 0.909 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.176      ;
; 0.912 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.179      ;
; 0.977 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|isReady             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.244      ;
; 1.033 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.301      ;
; 1.042 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.310      ;
; 1.048 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.316      ;
; 1.050 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.318      ;
; 1.057 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.325      ;
; 1.062 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.330      ;
; 1.066 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.334      ;
; 1.129 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.397      ;
; 1.139 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.406      ;
; 1.140 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.407      ;
; 1.141 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.408      ;
; 1.142 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.406      ;
; 1.142 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.409      ;
; 1.155 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.423      ;
; 1.170 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.434      ;
; 1.170 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.438      ;
; 1.171 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.435      ;
; 1.172 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.440      ;
; 1.179 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.447      ;
; 1.187 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.455      ;
; 1.188 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.456      ;
; 1.251 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.519      ;
; 1.255 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.522      ;
; 1.256 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.523      ;
; 1.256 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.523      ;
; 1.269 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.537      ;
; 1.277 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|isReady             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.544      ;
; 1.277 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.545      ;
; 1.280 ; sync_module:inst1|count_v[0]  ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.540      ;
; 1.282 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.550      ;
; 1.283 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_v[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.550      ;
; 1.284 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.552      ;
; 1.290 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.558      ;
; 1.292 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.560      ;
; 1.309 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.577      ;
; 1.310 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.578      ;
; 1.336 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.603      ;
; 1.337 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.604      ;
; 1.337 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.604      ;
; 1.361 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.629      ;
; 1.368 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|isReady             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.635      ;
; 1.373 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.641      ;
; 1.376 ; sync_module:inst1|count_v[6]  ; sync_module:inst1|count_v[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.644      ;
; 1.378 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.646      ;
; 1.391 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.659      ;
; 1.404 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.672      ;
; 1.406 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.674      ;
; 1.414 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.682      ;
; 1.418 ; sync_module:inst1|count_v[1]  ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.678      ;
; 1.425 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.692      ;
; 1.426 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.693      ;
; 1.426 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.693      ;
; 1.431 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.699      ;
; 1.433 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.700      ;
; 1.443 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.707      ;
; 1.473 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.740      ;
; 1.474 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.741      ;
; 1.476 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.743      ;
; 1.477 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.744      ;
; 1.477 ; sync_module:inst1|count_v[5]  ; sync_module:inst1|count_v[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.745      ;
; 1.483 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.751      ;
; 1.490 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.757      ;
; 1.492 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.759      ;
; 1.493 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.760      ;
; 1.495 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.763      ;
; 1.500 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.768      ;
; 1.505 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_v[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.772      ;
; 1.513 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.781      ;
; 1.514 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.781      ;
; 1.536 ; sync_module:inst1|isReady     ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.796      ;
; 1.543 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.807      ;
; 1.550 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.817      ;
; 1.550 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.814      ;
; 1.553 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.821      ;
; 1.558 ; sync_module:inst1|isReady     ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.818      ;
; 1.561 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.828      ;
+-------+-------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                     ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                    ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.773 ; lcd_control_module:inst10|char_n_0[1] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.643      ; 3.717      ;
; 0.808 ; lcd_control_module:inst10|char_n_0[2] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.643      ; 3.752      ;
; 0.875 ; lcd_control_module:inst10|char_n_0[3] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.643      ; 3.819      ;
; 0.983 ; lcd_control_module:inst10|char_n_0[0] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.643      ; 3.927      ;
; 0.989 ; lcd_control_module:inst10|char_n_0[4] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.643      ; 3.933      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; 9.669  ; 9.899        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.857  ; 10.087       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]                                                           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout                                                 ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altsyncram_component|auto_generated|ram_block1a0|clk0                                                ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                  ;
; 9.979  ; 9.979        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                    ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]                                                         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]                                                         ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                  ;
; 10.021 ; 10.021       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                    ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                ;
; 10.044 ; 10.044       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|altsyncram_component|auto_generated|ram_block1a0|clk0                                                ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]                                                           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout                                                 ;
; 15.799 ; 20.000       ; 4.201          ; Min Period       ; clk   ; Rise       ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_m_0[0]                                  ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_m_0[1]                                  ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_m_0[2]                                  ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[0]                                           ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[10]                                          ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[4]                                           ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[5]                                           ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[6]                                           ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[7]                                           ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[8]                                           ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[10]                                          ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[5]                                           ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[6]                                           ;
; 55.272 ; 55.488       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[7]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[1]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[2]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[3]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[9]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[0]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[1]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[2]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[3]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[4]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[8]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[9]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|isReady                                              ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[0]                                  ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[1]                                  ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[2]                                  ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[3]                                  ;
; 55.275 ; 55.491       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[4]                                  ;
; 55.432 ; 55.616       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[0]                                  ;
; 55.432 ; 55.616       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[1]                                  ;
; 55.432 ; 55.616       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[2]                                  ;
; 55.432 ; 55.616       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[3]                                  ;
; 55.432 ; 55.616       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[4]                                  ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_m_0[0]                                  ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_m_0[1]                                  ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_m_0[2]                                  ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[0]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[10]                                          ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[1]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[2]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[3]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[4]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[5]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[6]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[7]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[8]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[9]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[0]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[10]                                          ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[1]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[2]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[3]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[4]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[5]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[6]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[7]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[8]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[9]                                           ;
; 55.434 ; 55.618       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|isReady                                              ;
; 55.520 ; 55.520       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.520 ; 55.520       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_m_0[0]|clk                                                 ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_m_0[1]|clk                                                 ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_m_0[2]|clk                                                 ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[0]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[10]|clk                                                  ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[4]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[5]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[6]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[7]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[8]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[10]|clk                                                  ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[5]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[6]|clk                                                   ;
; 55.542 ; 55.542       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[7]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[1]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[2]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[3]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[9]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[0]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[1]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[2]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[3]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[4]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[8]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[9]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|isReady|clk                                                      ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[0]|clk                                                 ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[1]|clk                                                 ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[2]|clk                                                 ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[3]|clk                                                 ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[4]|clk                                                 ;
; 55.565 ; 55.565       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[0]|clk                                                 ;
; 55.565 ; 55.565       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[1]|clk                                                 ;
; 55.565 ; 55.565       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[2]|clk                                                 ;
; 55.565 ; 55.565       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[3]|clk                                                 ;
; 55.565 ; 55.565       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[4]|clk                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 16.310 ; 15.613 ; Rise       ; clk                                              ;
;  lcd_b[0] ; clk        ; 15.978 ; 15.359 ; Rise       ; clk                                              ;
;  lcd_b[1] ; clk        ; 15.632 ; 15.062 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 16.310 ; 15.613 ; Rise       ; clk                                              ;
;  lcd_b[3] ; clk        ; 16.284 ; 15.590 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 16.177 ; 15.597 ; Rise       ; clk                                              ;
;  lcd_b[5] ; clk        ; 16.310 ; 15.613 ; Rise       ; clk                                              ;
;  lcd_b[6] ; clk        ; 15.803 ; 15.266 ; Rise       ; clk                                              ;
;  lcd_b[7] ; clk        ; 16.167 ; 15.587 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 15.646 ; 15.030 ; Rise       ; clk                                              ;
;  lcd_r[0] ; clk        ; 15.555 ; 14.940 ; Rise       ; clk                                              ;
;  lcd_r[1] ; clk        ; 15.638 ; 15.006 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 15.626 ; 15.010 ; Rise       ; clk                                              ;
;  lcd_r[3] ; clk        ; 15.055 ; 14.584 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 15.025 ; 14.554 ; Rise       ; clk                                              ;
;  lcd_r[5] ; clk        ; 15.646 ; 15.030 ; Rise       ; clk                                              ;
;  lcd_r[6] ; clk        ; 15.045 ; 14.574 ; Rise       ; clk                                              ;
;  lcd_r[7] ; clk        ; 15.035 ; 14.564 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 14.125 ; 12.989 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[0] ; clk        ; 13.793 ; 12.735 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[1] ; clk        ; 13.447 ; 12.438 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 14.125 ; 12.989 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[3] ; clk        ; 14.099 ; 12.966 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 13.992 ; 12.973 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[5] ; clk        ; 14.125 ; 12.989 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[6] ; clk        ; 13.618 ; 12.642 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[7] ; clk        ; 13.982 ; 12.963 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;        ; 3.047  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 6.748  ; 6.277  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 7.311  ; 7.169  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 13.461 ; 12.406 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[0] ; clk        ; 13.370 ; 12.316 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[1] ; clk        ; 13.453 ; 12.382 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 13.441 ; 12.386 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[3] ; clk        ; 12.870 ; 11.960 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 12.840 ; 11.930 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[5] ; clk        ; 13.461 ; 12.406 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[6] ; clk        ; 12.860 ; 11.950 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[7] ; clk        ; 12.850 ; 11.940 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 9.980  ; 9.367  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 2.918  ;        ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 12.651 ; 12.014 ; Rise       ; clk                                              ;
;  lcd_b[0] ; clk        ; 12.983 ; 12.300 ; Rise       ; clk                                              ;
;  lcd_b[1] ; clk        ; 12.651 ; 12.014 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 13.302 ; 12.544 ; Rise       ; clk                                              ;
;  lcd_b[3] ; clk        ; 13.276 ; 12.522 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 13.174 ; 12.529 ; Rise       ; clk                                              ;
;  lcd_b[5] ; clk        ; 13.302 ; 12.544 ; Rise       ; clk                                              ;
;  lcd_b[6] ; clk        ; 12.816 ; 12.211 ; Rise       ; clk                                              ;
;  lcd_b[7] ; clk        ; 13.164 ; 12.519 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 12.068 ; 11.527 ; Rise       ; clk                                              ;
;  lcd_r[0] ; clk        ; 12.574 ; 11.896 ; Rise       ; clk                                              ;
;  lcd_r[1] ; clk        ; 12.657 ; 11.962 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 12.645 ; 11.965 ; Rise       ; clk                                              ;
;  lcd_r[3] ; clk        ; 12.098 ; 11.557 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 12.068 ; 11.527 ; Rise       ; clk                                              ;
;  lcd_r[5] ; clk        ; 12.665 ; 11.985 ; Rise       ; clk                                              ;
;  lcd_r[6] ; clk        ; 12.088 ; 11.547 ; Rise       ; clk                                              ;
;  lcd_r[7] ; clk        ; 12.078 ; 11.537 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 7.312  ; 6.804  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[0] ; clk        ; 7.644  ; 7.090  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[1] ; clk        ; 7.312  ; 6.804  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 7.963  ; 7.334  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[3] ; clk        ; 7.937  ; 7.312  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 7.835  ; 7.319  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[5] ; clk        ; 7.963  ; 7.334  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[6] ; clk        ; 7.477  ; 7.001  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[7] ; clk        ; 7.825  ; 7.309  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;        ; 2.586  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 6.129  ; 5.676  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 5.145  ; 4.875  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 6.729  ; 6.317  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[0] ; clk        ; 7.235  ; 6.686  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[1] ; clk        ; 7.318  ; 6.752  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 7.306  ; 6.755  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[3] ; clk        ; 6.759  ; 6.347  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 6.729  ; 6.317  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[5] ; clk        ; 7.326  ; 6.775  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[6] ; clk        ; 6.749  ; 6.337  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[7] ; clk        ; 6.739  ; 6.327  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 7.751  ; 7.400  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 2.461  ;        ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; clk                                              ; 1.112   ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 107.673 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; clk                                              ; 0.164 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; 9.372  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 55.353 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                    ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                    ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 1.112 ; lcd_control_module:inst10|char_n_0[4] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.248      ; 2.288      ;
; 1.135 ; lcd_control_module:inst10|char_n_0[0] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.248      ; 2.265      ;
; 1.202 ; lcd_control_module:inst10|char_n_0[3] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.248      ; 2.198      ;
; 1.217 ; lcd_control_module:inst10|char_n_0[2] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.248      ; 2.183      ;
; 1.244 ; lcd_control_module:inst10|char_n_0[1] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.248      ; 2.156      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 107.673 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.378      ;
; 107.673 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.378      ;
; 107.673 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.378      ;
; 107.673 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.378      ;
; 107.673 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.378      ;
; 107.692 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.366      ;
; 107.692 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.366      ;
; 107.692 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.366      ;
; 107.720 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.331      ;
; 107.720 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.331      ;
; 107.720 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.331      ;
; 107.720 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.331      ;
; 107.720 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.331      ;
; 107.738 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.313      ;
; 107.738 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.313      ;
; 107.738 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.313      ;
; 107.738 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.313      ;
; 107.738 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.313      ;
; 107.739 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.319      ;
; 107.739 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.319      ;
; 107.739 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.319      ;
; 107.757 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.301      ;
; 107.757 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.301      ;
; 107.757 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.301      ;
; 107.799 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.252      ;
; 107.799 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.252      ;
; 107.799 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.252      ;
; 107.799 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.252      ;
; 107.799 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.252      ;
; 107.818 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.240      ;
; 107.818 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.240      ;
; 107.818 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.240      ;
; 107.844 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.207      ;
; 107.844 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.207      ;
; 107.844 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.207      ;
; 107.844 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.207      ;
; 107.844 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.207      ;
; 107.863 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.195      ;
; 107.863 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.195      ;
; 107.863 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.195      ;
; 107.924 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.127      ;
; 107.924 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.127      ;
; 107.924 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.127      ;
; 107.924 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.127      ;
; 107.924 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 3.127      ;
; 107.943 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.115      ;
; 107.943 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.115      ;
; 107.943 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 3.115      ;
; 108.068 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.983      ;
; 108.068 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.983      ;
; 108.068 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.983      ;
; 108.068 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.983      ;
; 108.068 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.983      ;
; 108.087 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 2.971      ;
; 108.087 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 2.971      ;
; 108.087 ; sync_module:inst1|count_h[5] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 2.971      ;
; 108.141 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.910      ;
; 108.141 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.910      ;
; 108.141 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.910      ;
; 108.141 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.910      ;
; 108.141 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.910      ;
; 108.160 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 2.898      ;
; 108.160 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 2.898      ;
; 108.160 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 2.898      ;
; 108.335 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.716      ;
; 108.335 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.716      ;
; 108.335 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.716      ;
; 108.335 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.716      ;
; 108.335 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.716      ;
; 108.354 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 2.704      ;
; 108.354 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 2.704      ;
; 108.354 ; sync_module:inst1|count_h[7] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 2.704      ;
; 108.390 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.661      ;
; 108.390 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.661      ;
; 108.390 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.661      ;
; 108.390 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.661      ;
; 108.390 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.661      ;
; 108.406 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.645      ;
; 108.406 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.645      ;
; 108.406 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.645      ;
; 108.406 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.645      ;
; 108.406 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.645      ;
; 108.409 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 2.649      ;
; 108.409 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 2.649      ;
; 108.409 ; sync_module:inst1|isReady    ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 2.649      ;
; 108.425 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 2.633      ;
; 108.425 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 2.633      ;
; 108.425 ; sync_module:inst1|count_h[6] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 2.633      ;
; 108.466 ; sync_module:inst1|count_h[9] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.585      ;
; 108.466 ; sync_module:inst1|count_h[9] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.585      ;
; 108.466 ; sync_module:inst1|count_h[9] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.585      ;
; 108.466 ; sync_module:inst1|count_h[9] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.585      ;
; 108.466 ; sync_module:inst1|count_h[9] ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.585      ;
; 108.485 ; sync_module:inst1|count_h[9] ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 2.573      ;
; 108.485 ; sync_module:inst1|count_h[9] ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 2.573      ;
; 108.485 ; sync_module:inst1|count_h[9] ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.040     ; 2.573      ;
; 108.531 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.520      ;
; 108.531 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.520      ;
; 108.531 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.520      ;
; 108.531 ; sync_module:inst1|count_h[8] ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.047     ; 2.520      ;
+---------+------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                     ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                    ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.164 ; lcd_control_module:inst10|char_n_0[1] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.505      ; 1.844      ;
; 0.185 ; lcd_control_module:inst10|char_n_0[2] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.505      ; 1.865      ;
; 0.187 ; lcd_control_module:inst10|char_n_0[3] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.505      ; 1.867      ;
; 0.211 ; lcd_control_module:inst10|char_n_0[4] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.505      ; 1.891      ;
; 0.241 ; lcd_control_module:inst10|char_n_0[0] ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.505      ; 1.921      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+-------+-------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; sync_module:inst1|count_v[0]  ; sync_module:inst1|count_v[0]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_module:inst1|count_v[1]  ; sync_module:inst1|count_v[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_module:inst1|count_v[3]  ; sync_module:inst1|count_v[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_module:inst1|count_v[4]  ; sync_module:inst1|count_v[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_module:inst1|count_v[8]  ; sync_module:inst1|count_v[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_module:inst1|count_v[9]  ; sync_module:inst1|count_v[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sync_module:inst1|count_v[2]  ; sync_module:inst1|count_v[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[5]  ; sync_module:inst1|count_v[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[6]  ; sync_module:inst1|count_v[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[7]  ; sync_module:inst1|count_v[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[10] ; sync_module:inst1|count_v[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.226 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|isReady             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.347      ;
; 0.309 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.315 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.319 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.328 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[0]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.448      ;
; 0.387 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.507      ;
; 0.388 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.508      ;
; 0.392 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.512      ;
; 0.396 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.516      ;
; 0.446 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|isReady             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.458 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.464 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.473 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.476 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.477 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.477 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.480 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.486 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.607      ;
; 0.486 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.607      ;
; 0.488 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.609      ;
; 0.489 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.610      ;
; 0.515 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.632      ;
; 0.521 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.524 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.530 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.533 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.650      ;
; 0.537 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.658      ;
; 0.539 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.540 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst10|char_m_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.656      ;
; 0.542 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.662      ;
; 0.543 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.544 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.664      ;
; 0.546 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.666      ;
; 0.551 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.672      ;
; 0.567 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_v[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.687      ;
; 0.568 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.688      ;
; 0.570 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.690      ;
; 0.571 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.691      ;
; 0.583 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|isReady             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.590 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.592 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.713      ;
; 0.597 ; sync_module:inst1|count_v[0]  ; lcd_control_module:inst10|char_n_0[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.715      ;
; 0.600 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.721      ;
; 0.602 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.723      ;
; 0.603 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.724      ;
; 0.604 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.724      ;
; 0.605 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.726      ;
; 0.606 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.726      ;
; 0.607 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|isReady             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.607 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.607 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.610 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.730      ;
; 0.612 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.732      ;
; 0.623 ; sync_module:inst1|count_v[6]  ; sync_module:inst1|count_v[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.743      ;
; 0.633 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.754      ;
; 0.634 ; sync_module:inst1|count_v[1]  ; lcd_control_module:inst10|char_n_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.752      ;
; 0.655 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.776      ;
; 0.657 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_v[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.778      ;
; 0.658 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.779      ;
; 0.666 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.787      ;
; 0.668 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.788      ;
; 0.668 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.788      ;
; 0.668 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.789      ;
; 0.669 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.790      ;
; 0.670 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.790      ;
; 0.671 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.792      ;
; 0.672 ; sync_module:inst1|count_v[5]  ; sync_module:inst1|count_v[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.792      ;
; 0.673 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.793      ;
; 0.676 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.796      ;
; 0.682 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.799      ;
; 0.687 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst10|char_m_0[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.803      ;
; 0.689 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.809      ;
; 0.689 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.810      ;
; 0.690 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.811      ;
; 0.690 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst10|char_m_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.806      ;
; 0.692 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.813      ;
; 0.693 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.814      ;
; 0.698 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.819      ;
; 0.700 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.821      ;
; 0.701 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.822      ;
; 0.702 ; sync_module:inst1|isReady     ; lcd_control_module:inst10|char_n_0[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.820      ;
; 0.702 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|isReady             ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.822      ;
; 0.705 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.825      ;
; 0.710 ; sync_module:inst1|isReady     ; lcd_control_module:inst10|char_n_0[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.828      ;
; 0.714 ; sync_module:inst1|isReady     ; lcd_control_module:inst10|char_n_0[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.832      ;
; 0.714 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.835      ;
+-------+-------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; 9.372  ; 9.602        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]                                                           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout                                                 ;
; 9.614  ; 9.614        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst2|altsyncram_component|auto_generated|ram_block1a0|clk0                                                ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                                ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]                                                         ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                  ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                                ;
; 10.166 ; 10.396       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 10.361 ; 10.361       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                  ;
; 10.361 ; 10.361       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                    ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]                                                         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                                ;
; 10.384 ; 10.384       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst2|altsyncram_component|auto_generated|ram_block1a0|clk0                                                ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]                                                           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout                                                 ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; rom_3:inst2|altsyncram:altsyncram_component|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_m_0[0]                                  ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_m_0[1]                                  ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_m_0[2]                                  ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[0]                                  ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[1]                                  ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[2]                                  ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[3]                                  ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[4]                                  ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[0]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[10]                                          ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[1]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[2]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[3]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[4]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[5]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[6]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[7]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[8]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[9]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[0]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[10]                                          ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[1]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[2]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[3]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[4]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[5]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[6]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[7]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[8]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[9]                                           ;
; 55.353 ; 55.537       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|isReady                                              ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_m_0[0]                                  ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_m_0[1]                                  ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_m_0[2]                                  ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[0]                                  ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[1]                                  ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[2]                                  ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[3]                                  ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst10|char_n_0[4]                                  ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[0]                                           ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[10]                                          ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[4]                                           ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[5]                                           ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[6]                                           ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[7]                                           ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[8]                                           ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[10]                                          ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[5]                                           ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[6]                                           ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[7]                                           ;
; 55.356 ; 55.572       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[1]                                           ;
; 55.356 ; 55.572       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[2]                                           ;
; 55.356 ; 55.572       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[3]                                           ;
; 55.356 ; 55.572       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[9]                                           ;
; 55.356 ; 55.572       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[0]                                           ;
; 55.356 ; 55.572       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[1]                                           ;
; 55.356 ; 55.572       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[2]                                           ;
; 55.356 ; 55.572       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[3]                                           ;
; 55.356 ; 55.572       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[4]                                           ;
; 55.356 ; 55.572       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[8]                                           ;
; 55.356 ; 55.572       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[9]                                           ;
; 55.356 ; 55.572       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|isReady                                              ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_m_0[0]|clk                                                 ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_m_0[1]|clk                                                 ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_m_0[2]|clk                                                 ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[0]|clk                                                 ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[1]|clk                                                 ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[2]|clk                                                 ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[3]|clk                                                 ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_n_0[4]|clk                                                 ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[0]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[10]|clk                                                  ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[1]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[2]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[3]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[4]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[5]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[6]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[7]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[8]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[9]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[0]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[10]|clk                                                  ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[1]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[2]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[3]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[4]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[5]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[6]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[7]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[8]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[9]|clk                                                   ;
; 55.533 ; 55.533       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|isReady|clk                                                      ;
; 55.554 ; 55.554       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.554 ; 55.554       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.557 ; 55.557       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.557 ; 55.557       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.577 ; 55.577       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_m_0[0]|clk                                                 ;
; 55.577 ; 55.577       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_m_0[1]|clk                                                 ;
; 55.577 ; 55.577       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst10|char_m_0[2]|clk                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 7.549 ; 7.823 ; Rise       ; clk                                              ;
;  lcd_b[0] ; clk        ; 7.417 ; 7.678 ; Rise       ; clk                                              ;
;  lcd_b[1] ; clk        ; 7.262 ; 7.504 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 7.549 ; 7.823 ; Rise       ; clk                                              ;
;  lcd_b[3] ; clk        ; 7.533 ; 7.806 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 7.526 ; 7.823 ; Rise       ; clk                                              ;
;  lcd_b[5] ; clk        ; 7.549 ; 7.823 ; Rise       ; clk                                              ;
;  lcd_b[6] ; clk        ; 7.350 ; 7.621 ; Rise       ; clk                                              ;
;  lcd_b[7] ; clk        ; 7.516 ; 7.813 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 7.247 ; 7.489 ; Rise       ; clk                                              ;
;  lcd_r[0] ; clk        ; 7.182 ; 7.428 ; Rise       ; clk                                              ;
;  lcd_r[1] ; clk        ; 7.216 ; 7.482 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 7.227 ; 7.469 ; Rise       ; clk                                              ;
;  lcd_r[3] ; clk        ; 7.026 ; 7.245 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 6.996 ; 7.215 ; Rise       ; clk                                              ;
;  lcd_r[5] ; clk        ; 7.247 ; 7.489 ; Rise       ; clk                                              ;
;  lcd_r[6] ; clk        ; 7.016 ; 7.235 ; Rise       ; clk                                              ;
;  lcd_r[7] ; clk        ; 7.006 ; 7.225 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 6.288 ; 6.754 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[0] ; clk        ; 6.156 ; 6.609 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[1] ; clk        ; 6.001 ; 6.435 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 6.288 ; 6.754 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[3] ; clk        ; 6.272 ; 6.737 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 6.265 ; 6.754 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[5] ; clk        ; 6.288 ; 6.754 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[6] ; clk        ; 6.089 ; 6.552 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[7] ; clk        ; 6.255 ; 6.744 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;       ; 1.505 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 3.137 ; 3.340 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 3.490 ; 3.563 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 5.986 ; 6.420 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[0] ; clk        ; 5.921 ; 6.359 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[1] ; clk        ; 5.955 ; 6.413 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 5.966 ; 6.400 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[3] ; clk        ; 5.765 ; 6.176 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 5.735 ; 6.146 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[5] ; clk        ; 5.986 ; 6.420 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[6] ; clk        ; 5.755 ; 6.166 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[7] ; clk        ; 5.745 ; 6.156 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 4.873 ; 5.233 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 1.552 ;       ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 5.828 ; 6.066 ; Rise       ; clk                                              ;
;  lcd_b[0] ; clk        ; 5.976 ; 6.233 ; Rise       ; clk                                              ;
;  lcd_b[1] ; clk        ; 5.828 ; 6.066 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 6.102 ; 6.372 ; Rise       ; clk                                              ;
;  lcd_b[3] ; clk        ; 6.088 ; 6.357 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 6.081 ; 6.373 ; Rise       ; clk                                              ;
;  lcd_b[5] ; clk        ; 6.102 ; 6.372 ; Rise       ; clk                                              ;
;  lcd_b[6] ; clk        ; 5.912 ; 6.179 ; Rise       ; clk                                              ;
;  lcd_b[7] ; clk        ; 6.071 ; 6.363 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 5.572 ; 5.789 ; Rise       ; clk                                              ;
;  lcd_r[0] ; clk        ; 5.753 ; 5.995 ; Rise       ; clk                                              ;
;  lcd_r[1] ; clk        ; 5.787 ; 6.049 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 5.794 ; 6.033 ; Rise       ; clk                                              ;
;  lcd_r[3] ; clk        ; 5.602 ; 5.819 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 5.572 ; 5.789 ; Rise       ; clk                                              ;
;  lcd_r[5] ; clk        ; 5.814 ; 6.053 ; Rise       ; clk                                              ;
;  lcd_r[6] ; clk        ; 5.592 ; 5.809 ; Rise       ; clk                                              ;
;  lcd_r[7] ; clk        ; 5.582 ; 5.799 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 3.356 ; 3.580 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[0] ; clk        ; 3.504 ; 3.747 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[1] ; clk        ; 3.356 ; 3.580 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 3.630 ; 3.886 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[3] ; clk        ; 3.616 ; 3.871 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 3.609 ; 3.887 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[5] ; clk        ; 3.630 ; 3.886 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[6] ; clk        ; 3.440 ; 3.693 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[7] ; clk        ; 3.599 ; 3.877 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;       ; 1.271 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 2.830 ; 3.025 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 2.431 ; 2.548 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 3.100 ; 3.303 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[0] ; clk        ; 3.281 ; 3.509 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[1] ; clk        ; 3.315 ; 3.563 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 3.322 ; 3.547 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[3] ; clk        ; 3.130 ; 3.333 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 3.100 ; 3.303 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[5] ; clk        ; 3.342 ; 3.567 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[6] ; clk        ; 3.120 ; 3.323 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[7] ; clk        ; 3.110 ; 3.313 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 3.940 ; 4.197 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 1.316 ;       ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                             ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -0.353  ; 0.164 ; N/A      ; N/A     ; 9.372               ;
;  clk                                              ; -0.353  ; 0.164 ; N/A      ; N/A     ; 9.372               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 103.192 ; 0.186 ; N/A      ; N/A     ; 55.272              ;
; Design-wide TNS                                   ; -0.353  ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                              ; -0.353  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 17.525 ; 17.143 ; Rise       ; clk                                              ;
;  lcd_b[0] ; clk        ; 17.184 ; 16.861 ; Rise       ; clk                                              ;
;  lcd_b[1] ; clk        ; 16.823 ; 16.532 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 17.525 ; 17.143 ; Rise       ; clk                                              ;
;  lcd_b[3] ; clk        ; 17.501 ; 17.120 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 17.386 ; 17.136 ; Rise       ; clk                                              ;
;  lcd_b[5] ; clk        ; 17.525 ; 17.143 ; Rise       ; clk                                              ;
;  lcd_b[6] ; clk        ; 16.988 ; 16.773 ; Rise       ; clk                                              ;
;  lcd_b[7] ; clk        ; 17.376 ; 17.126 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 16.811 ; 16.498 ; Rise       ; clk                                              ;
;  lcd_r[0] ; clk        ; 16.708 ; 16.402 ; Rise       ; clk                                              ;
;  lcd_r[1] ; clk        ; 16.778 ; 16.488 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 16.791 ; 16.478 ; Rise       ; clk                                              ;
;  lcd_r[3] ; clk        ; 16.218 ; 15.993 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 16.188 ; 15.963 ; Rise       ; clk                                              ;
;  lcd_r[5] ; clk        ; 16.811 ; 16.498 ; Rise       ; clk                                              ;
;  lcd_r[6] ; clk        ; 16.208 ; 15.983 ; Rise       ; clk                                              ;
;  lcd_r[7] ; clk        ; 16.198 ; 15.973 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 14.902 ; 14.319 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[0] ; clk        ; 14.561 ; 14.037 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[1] ; clk        ; 14.200 ; 13.708 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 14.902 ; 14.319 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[3] ; clk        ; 14.878 ; 14.296 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 14.763 ; 14.312 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[5] ; clk        ; 14.902 ; 14.319 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[6] ; clk        ; 14.365 ; 13.949 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[7] ; clk        ; 14.753 ; 14.302 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;        ; 3.273  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 7.142  ; 6.893  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 7.883  ; 7.780  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 14.188 ; 13.674 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[0] ; clk        ; 14.085 ; 13.578 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[1] ; clk        ; 14.155 ; 13.664 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 14.168 ; 13.654 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[3] ; clk        ; 13.595 ; 13.169 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 13.565 ; 13.139 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[5] ; clk        ; 14.188 ; 13.674 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[6] ; clk        ; 13.585 ; 13.159 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[7] ; clk        ; 13.575 ; 13.149 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 10.649 ; 10.438 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 3.165  ;        ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 5.828 ; 6.066 ; Rise       ; clk                                              ;
;  lcd_b[0] ; clk        ; 5.976 ; 6.233 ; Rise       ; clk                                              ;
;  lcd_b[1] ; clk        ; 5.828 ; 6.066 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 6.102 ; 6.372 ; Rise       ; clk                                              ;
;  lcd_b[3] ; clk        ; 6.088 ; 6.357 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 6.081 ; 6.373 ; Rise       ; clk                                              ;
;  lcd_b[5] ; clk        ; 6.102 ; 6.372 ; Rise       ; clk                                              ;
;  lcd_b[6] ; clk        ; 5.912 ; 6.179 ; Rise       ; clk                                              ;
;  lcd_b[7] ; clk        ; 6.071 ; 6.363 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 5.572 ; 5.789 ; Rise       ; clk                                              ;
;  lcd_r[0] ; clk        ; 5.753 ; 5.995 ; Rise       ; clk                                              ;
;  lcd_r[1] ; clk        ; 5.787 ; 6.049 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 5.794 ; 6.033 ; Rise       ; clk                                              ;
;  lcd_r[3] ; clk        ; 5.602 ; 5.819 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 5.572 ; 5.789 ; Rise       ; clk                                              ;
;  lcd_r[5] ; clk        ; 5.814 ; 6.053 ; Rise       ; clk                                              ;
;  lcd_r[6] ; clk        ; 5.592 ; 5.809 ; Rise       ; clk                                              ;
;  lcd_r[7] ; clk        ; 5.582 ; 5.799 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 3.356 ; 3.580 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[0] ; clk        ; 3.504 ; 3.747 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[1] ; clk        ; 3.356 ; 3.580 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 3.630 ; 3.886 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[3] ; clk        ; 3.616 ; 3.871 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 3.609 ; 3.887 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[5] ; clk        ; 3.630 ; 3.886 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[6] ; clk        ; 3.440 ; 3.693 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[7] ; clk        ; 3.599 ; 3.877 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;       ; 1.271 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 2.830 ; 3.025 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 2.431 ; 2.548 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 3.100 ; 3.303 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[0] ; clk        ; 3.281 ; 3.509 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[1] ; clk        ; 3.315 ; 3.563 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 3.322 ; 3.547 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[3] ; clk        ; 3.130 ; 3.333 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 3.100 ; 3.303 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[5] ; clk        ; 3.342 ; 3.567 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[6] ; clk        ; 3.120 ; 3.323 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[7] ; clk        ; 3.110 ; 3.313 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 3.940 ; 4.197 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 1.316 ;       ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; lcd_de        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_dclk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hsync     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vsync     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rstn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hsync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vsync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; lcd_b[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hsync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vsync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; lcd_b[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hsync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vsync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; lcd_b[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_r[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; clk                                              ; 5        ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1581     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; clk                                              ; 5        ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1581     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 31    ; 31   ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 423   ; 423  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Nov 28 20:00:34 2017
Info: Command: quartus_sta lcd_test -c lcd_test
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lcd_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.182
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.182        -0.182 clk 
    Info (332119):   103.192         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.453         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.762         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.664
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.664         0.000 clk 
    Info (332119):    55.273         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.353
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.353        -0.353 clk 
    Info (332119):   103.615         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.401         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.773         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.669
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.669         0.000 clk 
    Info (332119):    55.272         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.112
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.112         0.000 clk 
    Info (332119):   107.673         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.164
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.164         0.000 clk 
    Info (332119):     0.186         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.372
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.372         0.000 clk 
    Info (332119):    55.353         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 537 megabytes
    Info: Processing ended: Tue Nov 28 20:00:36 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


