$date
  Wed Oct 20 14:37:09 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module env $end
$upscope $end
$scope module sequencedetector_tb $end
$var reg 1 ! clk_tb $end
$var reg 1 " reset_tb $end
$var reg 1 # seq_in_tb $end
$var reg 1 $ detector_out_tb $end
$scope module detector $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 1 ' seq_in $end
$var reg 1 ( detector_out $end
$comment state_current is not handled $end
$comment state_next is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
#20000000
1!
1%
#40000000
0!
0%
#60000000
1!
1#
1%
1'
#80000000
0!
0%
#100000000
1!
1%
#120000000
0!
0%
#140000000
1!
0#
1%
0'
#160000000
0!
0%
#180000000
1!
1#
1%
1'
#200000000
0!
0%
#220000000
1!
1$
1%
1(
#240000000
0!
0%
#260000000
1!
0#
0$
1%
0'
0(
#280000000
0!
0%
#300000000
1!
1#
1%
1'
#320000000
0!
0%
#340000000
1!
1$
1%
1(
#360000000
0!
0%
#380000000
1!
0$
1%
0(
#400000000
0!
0%
#420000000
1!
0#
1%
0'
#440000000
0!
0%
#460000000
1!
1#
1%
1'
#480000000
0!
0%
#500000000
1!
1$
1%
1(
#520000000
0!
0%
#540000000
1!
0#
0$
1%
0'
0(
#560000000
0!
0%
#580000000
1!
1%
#600000000
0!
0%
#620000000
1!
1%
#640000000
0!
0%
#660000000
1!
1#
1%
1'
#680000000
0!
0%
#700000000
1!
1%
#720000000
0!
0%
#740000000
1!
0#
1%
0'
#760000000
0!
0%
#780000000
1!
1#
1%
1'
#800000000
0!
0%
#820000000
1!
0#
1%
0'
#840000000
0!
0%
#860000000
1!
1#
1%
1'
#880000000
0!
0%
#900000000
1!
1%
#920000000
0!
0%
