{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1640097630214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1640097630214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 18:40:30 2021 " "Processing started: Tue Dec 21 18:40:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1640097630214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1640097630214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Scheme -c Scheme " "Command: quartus_map --read_settings_files=on --write_settings_files=off Scheme -c Scheme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1640097630214 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1640097630444 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "T.v(3) " "Verilog HDL information at T.v(3): always construct contains both blocking and non-blocking assignments" {  } { { "T.v" "" { Text "D:/Korvet/pk8020/Scheme/T.v" 3 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1640097630473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t.v 1 1 " "Found 1 design units, including 1 entities, in source file t.v" { { "Info" "ISGN_ENTITY_NAME" "1 T " "Found entity 1: T" {  } { { "T.v" "" { Text "D:/Korvet/pk8020/Scheme/T.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097630474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097630474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MX " "Found entity 1: MX" {  } { { "MX.bdf" "" { Schematic "D:/Korvet/pk8020/Scheme/MX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097630474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097630474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scheme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scheme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Scheme " "Found entity 1: Scheme" {  } { { "Scheme.bdf" "" { Schematic "D:/Korvet/pk8020/Scheme/Scheme.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097630475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097630475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "170ap4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 170ap4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 170AP4 " "Found entity 1: 170AP4" {  } { { "170AP4.bdf" "" { Schematic "D:/Korvet/pk8020/Scheme/170AP4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097630476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097630476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/Korvet/pk8020/Scheme/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097630477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097630477 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CT2.v(10) " "Verilog HDL information at CT2.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "CT2.v" "" { Text "D:/Korvet/pk8020/Scheme/CT2.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1640097630478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct2.v 1 1 " "Found 1 design units, including 1 entities, in source file ct2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CT2 " "Found entity 1: CT2" {  } { { "CT2.v" "" { Text "D:/Korvet/pk8020/Scheme/CT2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097630478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097630478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plm.v 1 1 " "Found 1 design units, including 1 entities, in source file plm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLM " "Found entity 1: PLM" {  } { { "PLM.v" "" { Text "D:/Korvet/pk8020/Scheme/PLM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097630479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097630479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Scheme " "Elaborating entity \"Scheme\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1640097630496 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "NOR2 inst " "Logic function of type NOR2 and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "Scheme.bdf" "" { Schematic "D:/Korvet/pk8020/Scheme/Scheme.bdf" { { 656 1720 1784 704 "inst" "" } { 944 520 568 976 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Quartus II" 0 -1 1640097630501 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1640097630501 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Korvet/pk8020/Scheme/output_files/Scheme.map.smsg " "Generated suppressed messages file D:/Korvet/pk8020/Scheme/output_files/Scheme.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1640097630519 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1640097630551 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 21 18:40:30 2021 " "Processing ended: Tue Dec 21 18:40:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1640097630551 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1640097630551 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1640097630551 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1640097630551 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1640097631108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1640097630214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1640097630214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 18:40:30 2021 " "Processing started: Tue Dec 21 18:40:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1640097630214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1640097630214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Scheme -c Scheme " "Command: quartus_map --read_settings_files=on --write_settings_files=off Scheme -c Scheme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1640097630214 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1640097630444 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "T.v(3) " "Verilog HDL information at T.v(3): always construct contains both blocking and non-blocking assignments" {  } { { "T.v" "" { Text "D:/Korvet/pk8020/Scheme/T.v" 3 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1640097630473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t.v 1 1 " "Found 1 design units, including 1 entities, in source file t.v" { { "Info" "ISGN_ENTITY_NAME" "1 T " "Found entity 1: T" {  } { { "T.v" "" { Text "D:/Korvet/pk8020/Scheme/T.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097630474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097630474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MX " "Found entity 1: MX" {  } { { "MX.bdf" "" { Schematic "D:/Korvet/pk8020/Scheme/MX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097630474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097630474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scheme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scheme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Scheme " "Found entity 1: Scheme" {  } { { "Scheme.bdf" "" { Schematic "D:/Korvet/pk8020/Scheme/Scheme.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097630475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097630475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "170ap4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 170ap4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 170AP4 " "Found entity 1: 170AP4" {  } { { "170AP4.bdf" "" { Schematic "D:/Korvet/pk8020/Scheme/170AP4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097630476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097630476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/Korvet/pk8020/Scheme/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097630477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097630477 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CT2.v(10) " "Verilog HDL information at CT2.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "CT2.v" "" { Text "D:/Korvet/pk8020/Scheme/CT2.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1640097630478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct2.v 1 1 " "Found 1 design units, including 1 entities, in source file ct2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CT2 " "Found entity 1: CT2" {  } { { "CT2.v" "" { Text "D:/Korvet/pk8020/Scheme/CT2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097630478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097630478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plm.v 1 1 " "Found 1 design units, including 1 entities, in source file plm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLM " "Found entity 1: PLM" {  } { { "PLM.v" "" { Text "D:/Korvet/pk8020/Scheme/PLM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640097630479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640097630479 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Scheme " "Elaborating entity \"Scheme\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1640097630496 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "NOR2 inst " "Logic function of type NOR2 and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "Scheme.bdf" "" { Schematic "D:/Korvet/pk8020/Scheme/Scheme.bdf" { { 656 1720 1784 704 "inst" "" } { 944 520 568 976 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Quartus II" 0 -1 1640097630501 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1640097630501 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Korvet/pk8020/Scheme/output_files/Scheme.map.smsg " "Generated suppressed messages file D:/Korvet/pk8020/Scheme/output_files/Scheme.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1640097630519 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1640097630551 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 21 18:40:30 2021 " "Processing ended: Tue Dec 21 18:40:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1640097630551 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1640097630551 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1640097630551 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1640097630551 ""}
