.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010011110000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000001100
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.logic_tile 1 1
000000000000000000000000010000000000000000100100000000
000000000000000000000010110000001110000000000010000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000000000000000000001000000000000000000000000
000001000000000000000000000000100000000001000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000010000000000110100101000000000000001000000000
000000000000000000000100000000000000000000000000001000
111000000000000000000000000000000001000000001000000000
000000000000000000000011100000001100000000000000000000
000000000000000111100010000101101000001100111000000000
000000000000011111000000000000000000110011000010000000
000000000000000000000000000111101000001100111000000000
000000000000000001000000000000100000110011000000000000
000000000000000000010110000000001000001100111000000000
000000000000000000000000000000001010110011000010000000
000000000000000101000000000101001000001100111000000000
000000000000000000100000000000100000110011000010000000
000000000000000000000000000001001000001100110000000000
000000000000000000000000000000100000110011000010000000
110000000000000111100110000000011000000000100100000000
110000000000000000100000000000011101000000000000000010

.ramb_tile 3 1
000001000100000000000011101000000001000000
000000000000000000000000000001001110000000
001000000000001000000000000000000001000000
000000000000000111000000000101001101000000
110000100000001111000010000000000000000000
110000000010001111100000000011000000000000
000000000000000111000000000101000000000010
000000000000000000100000001001000000000010
000000000000001101000000000000000000000000
000000000000000111100000001101000000000000
000000000000000000000010101000000000000000
000000000001001101000100001111000000000000
000000000000000000000010001000000000000000
000000000000000000000000000011000000000000
010000000000000101000000000000000000000000
110000000000000000100010110011000000000000

.logic_tile 4 1
000000000000000000000011100001000000000000001000000000
000000000000000000000100000000100000000000000000001000
001000000000000001100000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
010011100000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000100000
000000000000001000000000010000001000001100111100000001
000000001110000001000010000000001101110011000000100000
000000000000000000000110000101101000001100111100000010
000000000000000000000000000000000000110011000010000000
000000000000010000000000000000001001001100111100000000
000000000000100000000000000000001000110011000010000000
000000000000000000000000000101101000001100111100000001
000000000000000000000010000000100000110011000000000010
110000000000000000000110000111101000001100111100000001
000000000000000000000000000000100000110011000000000100

.logic_tile 5 1
000000000000000111100000000001000001000000000101000000
000000000000000000000000000000001011000001000000000000
111000000000001000000000000111111010000000000100000000
000000000000001111000000000000110000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000011100000100000100000000
000010100000000000000000001101000000000000000001000000
010000000000000000000111100000000000000000000000000000
010000000001010000000100000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000101100000000000001000000000
000000000000001101000000000000000000000000000000001000
000001000000000101000000000101100000000000001000000000
000010100000000000100000000000101110000000000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000010110000101111110011000000000000
000000000000000000000011100111001001001100111000000000
000000000000001101000110110000101011110011000000000000
000000000100000000000000000111001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000000001001110110011000000000001
000000000000001000000111000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
001000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000111001000001100111100000001
000000000000010000000000000000100000110011000000000001
000000000000001001100000000111001000001100111100000001
000000000000000001000010000000100000110011000001000000
000001000000000000000000000101101000001100111100000001
000000000000000000000000000000000000110011000010000000
000000000000000000000110010101101000001100111100000001
000000000000001001010010000000000000110011000010000000
000000000000000000000110010000001001001100111100000100
000000000000000000000010000000001101110011000010000010
010001000000000000000000000000001001001100111100000000
100010100000000000000000000000001101110011000010000011

.logic_tile 9 1
000000000000001000000011100000000000000000001000000000
000000000000000111000011110000001001000000000000001000
111000000000001000000000010000000000000000001000000000
000000000000000111000011100000001001000000000000000000
000000000000000000000000000101001000001100111000000000
000000000000001111000000000000000000110011000010000000
000000000000001000000010110000001001001100111000000000
000000000000001111000111110000001011110011000010000000
000010100000000011100000000000001001001100111001000000
000000000010000000100000000000001001110011000000000000
000010100000000000000110000001001000001100111000000000
000001000000000000000000000000000000110011000010000000
000000000000000000000010000101101000001100110001000000
000000000000000000000000000000000000110011000000000000
010000000000000000000000000101101111011000110110000001
010000000000000000000000000011111101010100110000000010

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000001100000001111000001000000110100000001
000000000000000000000000001001101010000001110001000000
111000000000000001100000000101000001001100110000000000
000000001000000000000010110000101000110011000000000000
010001000000000111100011100111100000000010000000000000
110010000000000011000100000000101010000000000001000000
000000000000001101000000001001111010001100000100000001
000000000000001101100000000101100000001110000001000000
000000000000000000000000001000000001000000000110000000
000000000000000000000000000011001001000010000000000000
000000000000000000000000000001111010001100000110000000
000001000000001111000011110001100000001110000000000000
000001000000000000000000010000001011000100000100000000
000010000000000000000011100000001001000000000001000010
000000000000000000000000000001111100000100000100000000
000000000000000000000011100000110000000000000001000010

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000010000000000000000000000000010000000000000
000000000010100000000000000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000010000000000000000000001000000000
000000000000000000000100000000001101000000000000001000
111000000000001000000000000111000000000000001000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000000000111001001001100111000000000
110000000000000000000000000000001101110011000000000001
000000000000000001100000000011001000001100111000000000
000000000000000000000000000000001110110011000000000100
000000000000000000000000001001001000001100110010000000
000000000000000001000010001111100000110011000000000000
000000000000000000000000000101100000000010000100000000
000000000000000000000010011111000000000000000010000000
000000000000000001000110110000000000000000000000000000
000000000000000001100011110000000000000000000000000000
010000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000001000000111100000001010000100000100000000
000000000000011111000011110000000000000000000000000000
001000000000000000000111101000000001000000100000000000
000000000000000000000000001011001010000000000000000000
010000000000001000000000001000000000000000000100000000
010000000000000111000000001101000000000010000000000000
000000000000001000000010000000011100010100100000000000
000000000000000111000000000011011001010110100000000000
000000000000000111100000000011111000000100000000000000
000000000000000000000011100000110000000000000000000000
000000001010000000000110001000000000000000100000000000
000000000000000000000010011011001111000000000000000000
000000000000000011100000000000000000000010000000000000
000000000100100000100011110111001101000010100000000000
000000000000000000000000000001001100000010000000000000
000000000000000000000000000000010000001001000000000000

.ramt_tile 3 2
000000010010101000000000000000000001000000
000000010001000111000011010101001001000000
001000010000000000000000001000000001000000
000000010000000000000011101011001110000000
010000000000000111000011101000000000000000
110000000000000000100010011011000000000000
000000000000000011100000000001000000000000
000000000000000000100000001101000000000010
000010100000000000000000000000000000000000
000001001000011001000000000011000000000000
000000000000000111000011100000000000000000
000000000000000000000011100111000000000000
000000000000001000000000000000000000000000
000000000000001011000000001001000000000000
010000000000001000000000001000000000000000
110000000000000011000000000011000000000000

.logic_tile 4 2
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000000000110011000000010001
001000100000100000000110000000001000001100111100000000
000001000000010000000000000000001000110011000001000000
010000000000000000000000000111001000001100111110000000
000000000000000000000000000000100000110011000000000100
000000000000000000000000010111001000001100111110000000
000000000000000000000010000000100000110011000000000001
000010000000000000000000000000001001001100111100000001
000000000000000000000000000000001100110011000000000000
000000000000001001100000000000001001001100111100000000
000000000000000001000000000000001100110011000000000001
000000000000001000000110010101101000001100111100000100
000000000000000001000010000000100000110011000000000000
110011000000010000000000000000001001001100111100100010
000010000100000000000000000000001001110011000000000000

.logic_tile 5 2
000000000110000111000000000000000000000000001000000000
000000000000000101100000000000001111000000000000001000
000000000110000000000000000000000000000000001000000000
000000001011000000000000000000001000000000000000000000
000000000000000101000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000011000001000000001000000000
000000000001000000000010100000101100000000000000000000
000000000000000000000000000101100001000000001000000000
000000000100000000010011110000101101000000000000000000
000000000001010001000000000101000000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000000000000000011101000111100001000000001
000100000000000001000000000000100000111100000001100100

.logic_tile 6 2
000000000000000001100010101000011101000110100100000000
000000000000000000000010111101001010000100000000000001
001000000000000000000010100101011100000010000000000000
000000001010001111000111111101010000001011000000000000
110000000100000111000110000001011001000110100110000000
000000000000001101000010100000011001000000010000000100
000000000001010101010110000011001010000110000000000000
000000000000100101100010111001000000001010000000000000
000001000000001000000010100101100001000010100110000100
000000000000000001010100001001101001000010010010000001
000100000000100001000000010001111000000100000100000000
000000000001010000000010000000011010001001010010000100
000000000000000000000000001011000000000010000110000000
000000001100000000000000001001101011000011100000000000
000000000000000001100000000111101011000110100000000000
000000000000100000000000000000001010001000000000000000

.logic_tile 7 2
000000000000000000000000010101000000000000000100000001
000000000000000000000010010000100000000001000000000000
001000000001001000000000010001100000000000000100000000
000000000000001001000010100000100000000001000000000000
110000000000001000000110010000000000000000000000000000
100000000000000101000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000001100000001111101100110011000000000000
000000000000000000000000000001101011000000000010000000
000000001100000000000000000001000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000010000000
010000000001010000000000010000000000000010000000000000
100000000000100000000010000000001100000000000010000000

.logic_tile 8 2
000000000000101000000110000000001000001100111110000001
000000100000000001000000000000001000110011000000010000
001000000000000000000000010000001000001100111100000001
000000000000000000000010000000001100110011000000000100
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000010000000
000000000001001000000000000000001000001100111100000010
000000000000000001000000000000001001110011000010000000
000000000000000001100000010101101000001100111100000000
000000000000000000000010000000000000110011000010000000
000001000000010001100000000000001001001100111100000100
000000100000100000000000000000001100110011000010000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000010000010
010000100000100000000110000111101000001100111100000000
100000001110000000000000000000100000110011000010000010

.logic_tile 9 2
000001000000100000000000000000000000000000001000000000
000000100001010000000011100000001001000000000000001000
000000000000100000000000000001100000000000001000000000
000000000001010000000011110000100000000000000000000000
000000001110001000000000010011000000000000001000000000
000000000000001111000011110000100000000000000000000000
000000000000001000000000010111000000000000001000000000
000000000000001111000011100000101011000000000000000000
000000000000100000000011100101100000000000001000000000
000001000001010000000000000000101111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000001001111100001010000010
000001000000000001000000000000001110111100000001000011

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000

.logic_tile 11 2
000000000000101111100010101111001010000000000000000000
000000000000000001000111101001101011100000000000000000
111000000000000101000010100000000000000010000000000000
000000000000000101000010100000001100000000000000000000
010000000000000000000010101001111001000000000000000000
010000000000000101000011110001011011000000010000000000
000000000000001001100110010000000001000010000000000000
000001000000001111000010000000001010000000000000000000
000000000000000001000000010000000000000010000000000000
000000000000000000100011001011000000000000000000000000
000000100000000000000000000001000000000001000000000000
000000000000100000000000001101000000000000000000000000
000001000000000000000011110001001000101011010000000000
000010000000000000000010000001011111100111010000000000
000000000001000000000000001101111011111100000110000000
000000000000000000000000000001101011111111000000000000

.logic_tile 12 2
000000000000000101100110100001000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001000000000000011100001000000001000000000
000000000010001011000000000000101011000000000000000000
000000000000000101000000000101000001000000001000000000
000000000000000000000011100000101111000000000000000000
000000100001001000000000000111000000000000001000000000
000010000000010101000011100000101100000000000000000000
000010000000000111100000000001000001000000001000000000
000001000000000000100000000000101100000000000000000000
000000000010001111100000010111000001000000001000000000
000000000010001011100010110000001111000000000000000000
000000000000000101000111100101100001000000001000000000
000000000000000000100000000000001110000000000000000000
000000100001000111100111110101000001000000001000000000
000010000000000000000011010000001100000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000011111011111001111110100000000
000000000000000000000010001111011101001001010000000000
111000000000001001100000001001011101010100000000000000
000000000000000001000000000001101011100100000000000000
110000000000000000000000011011011110010110110100000000
110000000000000000000010011111111001010001110000000000
000000000000001111100110010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000000000000000000000010101111101011000111010100000000
000000000000000000000000000001111111010111100000000000
000000000000000000000010101111111111001011100100000000
000000000000000001000010101111011101101011010000000000
000000000000001000000110111111011011101000010000000000
000000000000000001000010100101101100011101100000000000
000000000000000001100110111111111011011110100100000000
000000000000000101000010100111111111101110000000000000

.logic_tile 2 3
000000000000000000000000000111111000010010100100000000
000000000000000101000010110001111100110011110000000000
111000000000000101100110011111001011001111110100000000
000000000000000000100011011001001111001001010000000000
110000000000001101000010000111111000010010100100000000
110000000000100001100000001001111101110011110000000000
000000000000000111100000000001100000000010000000000000
000000000000000000100011100000100000000000000000000000
000000000000001000000000011111001010100000010010000000
000000000000000001000010001011001110111110100000000000
000000000000000000000000000101000001000010100000000000
000000000000000000000010000000101011000001000000000000
000000000000000001100110001000011001000110100000000000
000000000010000001000000001001001010000000000000000000
000000000000000000000000010101111001000000000000000000
000000000000000000000010000000011000000000010000000000

.ramb_tile 3 3
010000100000000000000000001101011100000010
001000000000000001000011111101100000000000
001000000000010000000000000001011110000001
000000000000101111000011111111100000000000
010000000000000001000111110111011100000000
111001000000000000000111100101000000010000
000000000000001111100010001001111110000010
001000001100000111100000001111100000000000
000000100000000001000000000011111100001000
001000000000000000000000000001100000000000
000000000000001101000110101011111110000000
001000000000001101100110010101100000010000
000000000000000000000000001111111100000010
001000000000100111000011100101000000000000
010000000000001101000000010011111110000000
011000000000000011100011000011000000100000

.logic_tile 4 3
000001000000000001100000010000001000001100111100000010
000010100110000000000010000000001100110011000000010010
001000000000001000000000000000001000001100111100000100
000000000000000001000000000000001000110011000001000000
010000000000000000000110000000001000001100111101000000
000000000000000000000000000000001001110011000000000100
000000000000000000000110000101001000001100111100000010
000000000000000000000000000000100000110011000000000001
000000000000101001000000000000001001001100111100000000
000000000110000001000000000000001000110011000000000001
000000000000000000000000000000001000001100111000000010
000000000000000000000000000000001100110011000000000000
001000100000000011000000000000001000001100111000000010
000001000000000000000000000000001110110011000000000000
110000000000000000000000000101101000001100111100000010
000000000000000000000000000000100000110011000000000000

.logic_tile 5 3
000000000000000000000000011111001001111110100000000000
000000000000000000000011111001001000011101010010010000
001000000000000111100010111011011010000010000000000010
000000000100001101000011100001001100000000000000000000
000000000010000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000011100110001001001011000110100000000000
000000000000000000000010110111101011001111110000000000
000001000000001001100010101000000000000000000100000000
000000000000001001100000000111000000000010000010000000
000000000000000000000000000101111001110110100000000000
000000000010010000000000001011101001111001100000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001011100000000111000000001100110000000000
000000000000000011000000000101100000110011000000000000

.logic_tile 6 3
000010000001000111100011110011111010000111010000000000
000010001010100000000111100101111111010111110000000000
001100001111001001100010100000011100000100000100000010
000000000000000111100100000000000000000000000000000100
010000100000001111100110000101001100000100000000000000
100011000100000011100010111001100000001100000000000000
000000100000100101010000010000000001001100110000000000
000000000001000101100011100101001010110011000000000000
000001000000100101100000000000000000000000100100000000
000000000000000000000010000000001101000000000000000100
000001000000101000000011100001101111010111100000000000
000000000001000001000100001001001001000111010000000000
000000000100000111000010100001000001000010000000000000
000010000001010000100100001101001111000011010000000000
010000000000000000000111001101101110010111100000000000
100000000000000000000000000001001001001011100000000000

.logic_tile 7 3
000010000100000000000000010000000000000000000000000000
000010000000001011000011110000000000000000000000000000
111000001100100000000000001001011000010111110000000000
000000000000011111000000000111001111001011100000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000110010000000110000111101100000110000101000000
000000101110100000000000000000001110101001000001000100
000001000000101000000110000000001010010000000000000000
000010000000000111000000000000001001000000000000000000
000001001110000011100000000000000001000010000000000001
000010000000000000100010001011001100000000000010000101
000000000000000000000000000000000001000010000000000000
000000000110001111000010010000001011000000000000100000
000000000110001001100000000000011101010000000100000000
000000000000000111000000001011011100000110000000000000

.logic_tile 8 3
000000000000001000000110000000001000001100111100000001
000000000000000001000000000000001000110011000000010000
001000001100000001100000000111001000001100111100000010
000000000000000000000000000000000000110011000010000000
000000001100100000000000000000001000001100111110000001
000000000000000000000000000000001101110011000000000000
000000000000001000000110000000001000001100111100000000
000000000000000001000000000000001001110011000010000000
000000000000000000000000010101101000001100111100000010
000000000000000000000010000000000000110011000000000100
000000001110000000000000010000001001001100111100000010
000000000000000000000010000000001000110011000010000000
000000000000100001100000000000001001001100111100000000
000010000000010000000000000000001101110011000000100000
010000000000000000000000000101101000001100111100000010
100000000000000000000000000000100000110011000000000100

.logic_tile 9 3
000000000000000000000011100001001001100000000000000000
000000000001010000000000001111101011000000000000110011
001000100100000000000000010101000000000010000010000000
000000000000000000000010000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000011000000000011100111000011000001000010100000000001
000001000000000000100110110000001111000001000000000000
000001001010100101000111000011001100000000000000000100
000010100001011111000100000000100000001000000000000000
000000001010000000000000010011100000000000000000000001
000000000000000000000010100000101101000000010000000000
000000101110001111000111100000000001001100110110000000
000000000000001001100100000111001001110011000010100010
010000000000000000000000000101101011100010000000000000
100000000000010000000011110111001011001000100010000000

.ramb_tile 10 3
010000001100001000000011101101101110001000
001000000000000111000110000111000000000000
001000000000001111100111101011111000000000
000000000000001011000000001001100000000000
010001000000000000000000000101001110000000
011010000000000000000010000111100000100000
000010101100000001000000000101111000000000
001100000000000001000000000011000000010000
000010000000000011100010100011101110100000
001000000001001001000000001111000000000000
000000000110001001000000010111111000000000
001000000000000111000011111001100000000000
000000100000000001000111100011001110000000
001001000000001101100000000001100000000000
110000100000000111000010001011011000000000
011000000110100000100100000001000000100000

.logic_tile 11 3
000000000001000000000011100000001000000010000100000000
000010000000100000000010110000010000000000000000000000
111110100001001000000000000000001000000010000000000000
000001000000000111000010100000010000000000000000000000
000000000001010000000000010000001110000100000100000000
000000001010000101000011100000000000000000000000000011
000001000000000000000110000001111010001011000100000000
000010100000001101000000001101010000000001000010100001
000000000000000000000110010111000000000010000000000000
000000001110000000000010000000100000000000000000000000
000000001110000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000010
000000000100001000000000000101000000000000000010000100
000000000000000001000010000000001101000000010000000000
000000000000100000000000000011011000001100000000000000
000000000001010000000000001011110000000100000000000000

.logic_tile 12 3
000000000000000000000011100011100001000000001000000000
000000001100000000000000000000101000000000000000010000
000010100000001000000000000011000001000000001000000000
000001000000100101000000000000101010000000000000000000
000001000000000000000011100011000001000000001000000000
000000000000000000000100000000001100000000000000000000
000000000000011000000000000101000000000000001000000000
000000000000001011000000000000101001000000000000000000
000000000000000111000011010111100000000000001000000000
000010101100001101000111110000001100000000000000000000
000010000001000000000111110011100000000000001000000000
000001000010000111000111010000101101000000000000000000
000000000000000000000111100111100000000000001000000000
000000000000001011000100000000101111000000000000000000
000000000001001111100000000111100000000000001000000000
000001000000001011100011010000001110000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000101100011100000000001000000001000000000
001000000000000101100000000000001010000000000000001000
001000000000000101100110100000000001000000001000000000
000000000000000000100110100000001001000000000000000000
000000000000000101000000000001001000001100110000000000
001001000000000000000000000000000000110011000000000000
000000000000001101100010100000000000000000000000000000
001000000000000001100000000000000000000000000000000000
000000000000000000000000000000001000000100000100000100
001000000000000000000000000000010000000000000010000101
000000000000000000000110001000000000000000000001000000
001000000000000000000000000101000000000010000000000000
000000000000000000000000000011111001010100110000000000
001000000000000000000000000101101001000000110010000000
000000000000000000000000000001011011000010000000000000
001000000000000000000000000001011001000111000000000000

.logic_tile 2 4
010000000000000111100011100101011011100010110000000000
001000001000000000000010111101111010010111110010000000
001000000000000000000111000000000000000000000100000000
000000000000000000000111111001000000000010000000000000
010000000000000001000111110000000000000000100100000000
011001000000000001000110100000001010000000000000000000
000000000000000111000111110000000000000000000100000000
001000000000000000100011100001000000000010000000000000
000000000010010000000000000001100000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000000000000000000001100000000010100000000000
001000000000000000000000000000101110000001000000000000
000010000001000000000000000000000001000000100100000000
001000000000000001000000000000001011000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001010000000000000000000

.ramt_tile 3 4
000000100000001111100111100001011100000000
000000001000000111100010001111100000100000
001000000000000000000000001001111110100000
000000000000001111000011111011100000000000
010000000000000000000111110101011100000001
110001000100100001000111101011100000000000
000000000000000111100000011111011110000010
000000000000000000100011111111000000000000
000000000000010000000000010101011100001000
000000000000000101000011010011000000000000
000000000000000001100111000001111110000000
000000000000000000100000000001000000000010
000001000000000111100111100101111100000100
000000000000000000000000001001100000000000
010000000000000001100000001001011110000000
110000000000001001100010100111000000000001

.logic_tile 4 4
010000000001010000000000000111001000001100111100000010
001001000000000000000000000000000000110011000000010000
001000000000011000000000000000001000001100111100000100
000000000000100001000000000000001100110011000000000000
010000001100000000000110000000001000001100111100000010
001010000000000000000000000000001101110011000000000000
000000000000000000000000000101001000001100111100000010
001000000000000000000000000000100000110011000000000001
000000000001010001100000010000001001001100111100000000
001000000000000000000010000000001000110011000000000001
000000000000000000000110010111101000001100111100000101
001000000000000000000010000000000000110011000000000000
000000001100001000000000001000001000001100110100000010
001010100000000001000000001011000000110011000000000001
110100000000000001100000001000000000000010000100100010
001000000000000000000000001011000000000000000000100000

.logic_tile 5 4
010000000110000001100000010001100001000000000110000001
001000000000000000000011100011001001000010000010000000
111000100000001111000111100101111110001000010110000000
000001000011011011100110110111001000010000100010000000
010000000000000000000000011011100001000010100000000000
011001000000000000000010000111101010000001100000000000
000000000001010001000000010000011001000010100000000010
001010100000100111100011011111001011010010100010000000
000000000000000000000110101000001100000000000000000000
001000000000000111000000000011011110010000000001000000
000001100000001001000110000011000001000000000110000001
001001000000000101100010001101001000000001000000000001
000000000000100101100000001101111000001110000000000100
001000000000010111000011101011010000000110000001000000
000010100000100001100000000111100001001100110000000000
001100100001000000000000000000001100110011000000000000

.logic_tile 6 4
010000000000100000000110000000000000000010000000000000
001000100001001111000010010000001011000000000000000001
111000000010011000000111010001011100000100000111000000
000000001100000001000011010000010000000000000000000010
010000000001110000000110001000011111000010100000000000
011010000000000000000100000011001001010010100001000000
000001001110000000000000001011100000000000000101000000
001010100000000000000010110011100000000001000000000000
000000000000000000000000001001101001001000010100100000
001000000000000000000000001011111000010000100001100000
000001000000100001100111011111111000001110000010000000
001000001000011111100110001011110000000110000000000100
000000000110000000000000000101100000000000000000000000
001000000000000001000000000000101011000001000000000000
000000000000101101000110100001111110001011000000000001
001000000000011011000000000111100000000011000010000000

.logic_tile 7 4
010000000011000000000111100000000000000000000000000000
001000000001100000000110110000000000000000000000000000
001000000001000000000010010000001010000010000000000000
000000000100000101000111010000010000000000000001000000
110000000100001000000111111001101011100100010000000000
001000000000000111000011001001111111010100100000000000
000001001111000001100000000111100000000001000000000000
001000000000001101000000000111000000000000000000000000
000000001110000001000000010011100000000000010100000000
001000000110000001000010000011001101000010110010000001
000001000100000011100000000111111101101101010000000000
001000100001011101100000000011101001000100000000000000
000001000101000000000000000011101011010100000100000000
001000100000100111000000000000001010100000010010000000
000000101110100111000110100001011001000000000000000000
001001000000000000000100001001101010000000100000000000

.logic_tile 8 4
010000000000000000000000000101001000001100111110000011
001010000000000000000000000000000000110011000000010000
001000000000001001100000000101001000001100111100000100
000000100100000001000000000000000000110011000000000001
000010100000001001100000000111001000001100111100000010
001011100001000001000000000000100000110011000010000000
000000000000000000000000000000001000001100111100000000
001000000000000000000000000000001101110011000000100100
000000001111000000000110000000001001001100111100000000
001000000000100000000000000000001000110011000010000100
000000000000000000000110000000001001001100111100000010
001000000000000000000000000000001000110011000000000100
000000000010000000000000010111101000001100111100000010
001000000001010000000010000000100000110011000000000011
010000000000000000000000011000001000001100110100000001
101000000100000000000010001011000000110011000010000010

.logic_tile 9 4
010000000000110001000111100000001110000110100000000000
001000000001111001000000000000001000000000000000000010
001000000000000001100000000000000001000000000000000000
000001001000000000100010101011001011000000100000000010
110000001100000001100000000001000000000000000110000000
101000000000000000100000000000000000000001000000000000
000000000001110000000111100000001011010000000000000000
001000000000100000000111100000001011000000000000000000
000010100000000000000110101001000000000011000000000000
001001000000000000000000001001100000000010000000000001
000010100000000000000011011000000001000000000000000000
001000000010000000000110101011001000000000100000000000
000001000000000000000000001000000000000000000100000000
001000000001000001000000001101000000000010000010000000
010001000001000000000000001000011100000000000000000100
101000101110100000000000001101010000000100000000000000

.ramt_tile 10 4
000000000000001000000011110111101010000010
000000000000001011000111011011010000000000
001000000000001000000000000001001000000000
000000000000001111000011101011010000000000
110000000000101001000011110011001010001000
110000100000010111100011010101010000000000
000010000000001000000000001001101000000000
000000000000001011000000000101010000000000
000001000001100111100111111111001010001000
000010100000100000100011001001010000000000
000001000000100000000000000111101000000001
000010100001000000000010011001110000000000
000000001000000000000111000101001010000000
000010100000001111000110011101010000000000
110000000000001011100111100011101000000000
110000000000000111100100001111110000010000

.logic_tile 11 4
010010000000001001100111100000000001000010000000000000
001000000000001111000110110000001110000000000000000000
001001000000001000000111100000000001000000100100100000
000010100010101011000100000000001010000000000000000000
110101000000000001000000000000000000000000000100000000
101000000000000000100000000001000000000010000000000000
000000000000001011100000001000001001010000100000000010
001000000000001111100000001001011010010100000000100000
000000101000000000000000000111100000000000000100000010
001000000000000000000000000000100000000001000000000000
000000000001001001100000000000011010000100000100000000
001000000000001111000010000000000000000000000000000000
000000000000000000000000011001001111110011000000000000
001000000000000000000010000011111101000000000010000000
010000000000100001100000000001101011110011000000000000
101001000010000000000010000001001100000000000000000001

.logic_tile 12 4
010001000000000000000000000011000001000000001000000000
001000001010000000000000000000001100000000000000010000
000000000000000000000000010011000001000000001000000000
000000000010000000000011100000101100000000000000000000
000000000000000000000110110111000001000000001000000000
001000000000000111000111100000101111000000000000000000
000000000000000000000111000111000001000000001000000000
001000001000100111000100000000001111000000000000000000
000000000000000111100011000101000001000000001000000000
001000001110000000100011100000001001000000000000000000
000010100001000101100000000111000000000000001000000000
001001000000000011100000000000101101000000000000000000
000010000110000011000011110101000000000000001000000000
001001000000000000100011010000101011000000000000000000
000000000001000000000111100101100001000000001000000000
001100000000000000000011100000101010000000000000000000

.io_tile 13 4
000000000100100010
000100000100000000
000000000100000000
000001110100000001
000000000100000010
000000000100110000
001000000100000000
000000000100000000
000000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 5
001000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000001100000000000000100000000
001000000000000000000000000000100000000001000000000000
001000000000000000000110000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
110000000000000001100000001000000000000000000100000000
111000000000000000000000000101000000000010000000000100
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001110000000000000000000
000000000000001000000111110000000000000000000000000000
001000000000000001000111010000000000000000000000000000
000000000000000000000000000000001010000100000100000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000011110000100000110000000
001000000000100000000000000000000000000000000000100100
001000000000001011100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
010010000000000111100011101001101101000000010010000000
111000001010000000000100000001011100000000000000100000
000000000000001001000011100000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000000100000000000000010101000011010000100000000000100
001000000110000000000100001101000000000010000000100000
000001000000000000000000000000000000000000000000000000
001000100000001011000000000000000000000000000000000000
000000000000000000000000001000000001000010100000000001
001010000000010000000000000001001010000010000000000000
010000000000001000000110101101011110001101000100000000
101000000000001011000110001111010000001100000010000100

.ramb_tile 3 5
010100000000000000000000010111011100000000
001100001010001001000011100001000000010000
001000000000000000000011110011011000000000
000000000000001111000110100011110000010000
010000000001000000000111111101011100010000
111001000010000111000110110111000000000000
000000000000000111100000001001011000100000
001000000000000000000010011111110000000000
000000100001001101000110110011011100000000
001000000000100101000111000011100000100000
000010000000001011100000000011111000000000
001001000000000011000010001101110000010000
000000000001000000000000001001111100000100
001000000110100001000000000101100000000000
110000000001010001000000011001111000000000
011000000000100000100010101101010000010000

.logic_tile 4 5
010000000000001000000111000101100001000010110010100010
001000000000001011000100000011001010000001010001000100
001000000000000011100110110101001111000010000000000100
000000000000000000100111001101001101000000000000000000
110000000000100011100010001000000001000010100000000000
111000000001000000000010001111001001000010000000000000
000000000001011111000000010000000001000000100100000000
001000000000000011000011100000001111000000000000000010
000011000000101011100000011001111010000010000000000000
001010001011010101000010100011001000000000000000000001
000001000001010000000010000000001011000110000010000000
001010000000000001000000001001011001010110000000000010
000000001100001001000111100111000001000010110010000100
001000000000001101000000001011001010000001010010000000
000100000001000000000010001000000000001100110001000000
001000000000000000000010101101001100110011000000000000

.logic_tile 5 5
010001000000100001000110001101011011111011110000000000
001010001001010101100011111111011100010111100000000000
001000000001011111000111000000001011000010000000000000
000000000000001111000000001001001010010010100000000000
010000000001000001000111000111111001110010110000000000
011001000000000001000111001011011111111011110000000000
000000000000000001000000000111101110010110000110000000
001000000000001001000010110000011100000001000000100010
000000000000000001100010001101101100110100000000000000
001000100000000000000110000101011111111100000000100000
000010000001000000000000000101011000010111100000000000
001000000000000101000000001101101000001011100000000000
000000001010000000000010010111001110010110000000000000
001001000000000001000010100000101000000001000000000000
000000000000000001100010001111100001000010110011000001
001000000010000101000010101111101000000001010010000001

.logic_tile 6 5
010001000000000000000000000011100000000000001000000000
001000000000000000000011000000000000000000000000001000
111001000011010000000000010111000000000000001000000000
000000100000101001000010000000000000000000000000000000
000010001100000011100000000000001000001100110000000000
001010000001000000100000000000001100110011000000000000
000001000000000000000000001000001000000100000100100000
001010100000000000000011101101010000000000000001000000
000000000110001101100000001111001100001011000000000000
001000000000001001000000000111100000000011000010100000
000001000000000001100000000000001011000100000100000010
001010000000000000100010000000001011000000000000000010
000000000110100001100000001101100001000001000100000100
001000000000010000100011111001101101000010110000000010
010000000000000111000000000000000000000000000000000000
011000000000000000100000000000000000000000000000000000

.logic_tile 7 5
010000100000100111000111101000000000000000000000000000
001001000000001101100110010101001101000000100000000000
001001000000000101000000010001011001000000000000000000
000010101000001011100010001001111101000000010000000000
110001000000001111100010100001000000000000000000000000
001010000000000001000010010000001101000000010000000000
000000001010000111000000001000011110010000000100000000
001000000000000000100000001111011110010110000010000000
000000000000001000000111100011001011010111100000000000
001000000000000111000010000011111000001011100000000000
000000001010000000000010001111001010000001000000000000
001000000000100000000100000001111010000000000000000000
000000001110001000000111000000000000000000000000000000
001000000000000011000110001011001010000000100000000000
000000000110001001000110001001011110101000000000000000
001000000011001101000010000111001111011101000000000000

.logic_tile 8 5
010001000000000000000000011001111101000000000000000000
001000100000000001000011100111101010000100000000000010
000000000000101111100110001011111001010111100000000000
000000000011000001000011111111111010001011100000000000
000000000000100111100000000000011000010000000000000000
001000000001010000100011110000001001000000000000000000
000000100000000001100000000101000000000001000000000000
001000000000001001100000001011000000000000000000000001
000000000000000001100010000000001100010000000000000000
001000100000000000000000000000011000000000000000000000
000010000001000001000000001011111110010111100000000000
001000000100000000000010011111111110001011100000000000
000100000100001000000010010011001111000001000000000000
001100000101001011000010001111011000000000000001000000
000001000000000001100111110000001000010000000000000000
001000100000000000000111110000011011000000000000000000

.logic_tile 9 5
010001000000000000000111101101001011000110100000000000
001000100000000000000010011011101111001111110000000000
001000000100000000000111001111101110010000000000000000
000000000000000000000000000111001111000000000010000000
010000001100001000000010100000001110000110000000000000
011000000000001011000010011011000000000010000000000000
000001000000000001010000000111001100000110000000000000
001000100000000000000000000000110000000001000000000010
000000000001101101100000000001111110000000000000100000
001000001011110001000011111101111100000000010000000000
000000000000100001100000010000000001000010000100100000
001000000001010000000011010000001100000000000000100001
000001000001100011000011100011001000000000000000000000
001010000000100001000111100000010000001000000000000000
010010000000100011100111110011011010000000000000000000
101001000001010001100110000000101110101000010010000000

.ramb_tile 10 5
010000000000100011000110001111111000000000
001000001110010000100111111101110000001000
001000100000000111000111010011001010000000
000000000000000000000011001111010000000000
110001001110010000000110110011011000100000
111000100000000000000011100111110000000000
000000000000000000000111000011001010000000
001000000000000000000100001101110000000001
000010100110000000000010100111111000100000
001001000000000101000010101001010000000000
000001000001011000000000000111101010000000
001010001000000101000000000001110000010000
000001000110010001000011101001011000100000
001000100000100000000110001001110000000000
110000000001000011100010001011101010000000
111000000010100101000010100001010000000000

.logic_tile 11 5
010010100001000111100000011000011100010000100000000000
001001000000100000100010000001001101000000100000000000
111000000001001001100000001001001101011000000000000000
000010000000101111000000000011111111101000000000000000
110000000000000101000000010011000000000001010100000000
111000000000000000100011110101001001000001110000000000
000000000100001001100110001011011010001000000000000000
001000000000001111000000000011111111101000010000000000
000000000000001001100110011000011111000100000000100101
001000000000000001000011010101001101010100100010100000
000000001110010001000000001101001101111001010100000000
001000000001100000000011100001001010110100000000000000
000000000000000000000010001001001011000000000000000000
001000000000000000000111111111011110100000000000000000
000000000000101001000111010101101010010000100100000000
001000001000001011100110000000101101101000010000000000

.logic_tile 12 5
010000000100000011000011100001000000000000001000000000
001010000000001111000100000000101110000000000000010000
000000000000000111100000000101000000000000001000000000
000000000000000000000000000000101000000000000000000000
000001000000001111000011100011000000000000001000000000
001000000000010111100011100000001000000000000000000000
000000000001000111000000000011100000000000001000000000
001000000000000000100000000000101010000000000000000000
000000000000100111000000000111100000000000001000000000
001100000000010000000011100000001101000000000000000000
000000000000000111110000010101000000000000001000000000
001000000000000000100011010000001011000000000000000000
000000100000010111100000000001100001000000001000000000
001001000000100000100000000000001010000000000000000000
000000000000001011000000000111100001000000001000000000
001000000010001011100000000000001100000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100010000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000001000000000101000011100011111110100000000000000000
000000100000000101100010110111011001000000000000000000
001000000000000101000010100011000000000000000100000000
000000000000001111100000000000100000000001000000000100
000000000010001101000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000101000010100001111110000010000000000000
000000000000000000000100001001001010000011000000000000
000001000000000000000000001000000001000010000100000000
000000000000000000000010100011001111000000000000000000
000000000000001001100000001101101011000000000000000000
000000000000000001000000001001101000000100000000000000
000000000000000101000000001001001010000000000000000000
000000000000000000000000000101011000000000100000000000
010010000000000101100010010000000000000000000000000000
100001000000000000000010000000000000000000000000000000

.logic_tile 2 6
000000000000000000000010101011000000000001010000000000
000001001000010000000100000111101110000001100001000000
001000000000001101100111000001100000000001000010000011
000000000000000101100000000101000000000000000001000001
000000000000000000000111110001001010101000010100100000
000000000000000011000110001111111011100000000000000000
000000000000010000000000001111011101000000110110000000
000000001100000000000000000111011001010000110000000000
000000000010000000000011100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100111100011
000000001010000000000011100000001000000000000010000100
000000000000000011100111000111001000000100000100000100
000000000110000000000111100000110000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.ramt_tile 3 6
000100000000101000000111111001101010000010
000100000000001001000110010101010000000000
001000000000000001000111110001101000100000
000000001110000000100011010011110000000000
110010100001000000000000010101101010000000
110000000000000000000010010011010000100000
000000000000000111100010011111001000000000
000000000000000011100010011101010000010000
000001000001001101100011110001001010000000
000010101000100101000011010001110000100000
000000000000000000000000000011001000000000
000000000000000001000000001011110000010000
000000000100010111000010001001101010000000
000000000010110000100100000111110000000100
110000000000000111100000001101101000001000
010000000001010001000000000111110000000000

.logic_tile 4 6
000000000001001011100111010101101000001110000010000000
000000000000000001100110001111110000001001000010100100
001001000000000001100111101000011110000010100011000001
000010000000000000000010101101001000010010100010000100
010000000000000000000111100101111100001100110000000000
110001000000100101000000000000010000110011000000000111
000010100001001000000110011001000001000001110000100000
000001001010101011000110110011101111000000100000000000
000000000001011001100000000011011000000000000010000000
000000000110100101000010101011001000000100000000000000
000010100000000111000011100101111000000010000000000000
000000000000000000100100001111111010000000000000000000
000000001010100000000110111000000000000000000110100100
000000000000010000000010101111000000000010000011000000
000100000000000101100110011011000001000000110100000001
000000001000001001000011110111001001000001110010000000

.logic_tile 5 6
000000000000000000000000000000001100000100000100000000
000000100000000000000000000000000000000000000000000000
001010101001010011100000000000000001000000100100000000
000000000000100000100000000000001101000000000000000000
110000000000100000000000000101101101000010100010000011
010010100000010000000000000000111111100001010010000001
000000000000000000000000011111111100101111110000000000
000000000000000000000011011011101110101101010000000000
000000000000000001100110110000011000000100000100000000
000000001010000000000011100000000000000000000000000000
000000100001001101100110001011111110111110000000000000
000001001000100101000000000011011100111111010000000000
000000001000101000000110000000011110000100000100000000
000000000101000101000100000000000000000000000000000000
000000000000001000000111100000001110000100000100000000
000101000000000001000100000000010000000000000000000000

.logic_tile 6 6
000000000000100000000000000000000001000000100100000000
000000000000000000000011000000001110000000000000000000
001000001100000000000000010011011000000100000000000001
000000000000000000000011100000010000001001000000000000
010000001110000000000000000101000001000001000000100000
100000000000000000000010110111101011000011000000000000
000000100000101111100010101001011101101011110000000000
000100001011010101000110110111101011101111010000000000
000010101010100101100000001011000000000001000000100100
000010100000001101000000000101000000000000000000000100
000011000000100000000000000000000000000000100100000010
000011000001010101000000000000001110000000000000000000
000001000100001011100000000101111111101111110000000000
000010101100000001000000001001001111011110100000000000
010000100000001011000110000000000001000000100100000000
100000000000000001000000000000001011000000000000000010

.logic_tile 7 6
000000001010101111100010100011111010001110000000000000
000000000000011111100011111111110000001001000001000001
001011100001010111000000000001000000000000000100000000
000010001000100000000000000000100000000001000000000000
010000001000000101000011110000011000010000000000000000
110000000000000000100010000000001000000000000000000000
000000000001001111000011100101011011000000000000000000
000000000000100001100011111101011010001000000000000000
000000001000000101100000001000000001000000000000000000
000000100001000000000000000101001111000000100000000000
000000000001000001000010000111011111010111100000000000
000000000000000000100100001111001100000111010000000000
000000000110000001000110000001001100000100000000100010
000000000000000000100010000000000000000000000010000100
000010100000010111000010000000000000000000000000000001
000001000000000000000100001001001000000010000010000000

.logic_tile 8 6
000001000000000001000110011111101100000110100000000000
000000100000000000000011011001001010001111110000000000
001000000000001000000111011011000000000001110100000000
000001000000100001000011111111101011000000100010000000
110001000000000111100011110000001101010100000100000000
000010100000000000100010001011011100010000100010000001
000000000000010001100000001101101100110010100000000000
000010100001010000000000001001001111110000000000000000
000000000000100111000110010011111100000000000000000000
000010001011011101000111100000011011001001010000000000
000000000000001101100111001000011110010100000000000000
000000000010001101000100001011011000000100000000000000
000000000000010001100000011001101110110010100000000000
000000000000011101000011010001101001110000000000000000
000000000000000000000110110011001110001101000100000100
000000001000000001000010001001100000000100000010000000

.logic_tile 9 6
000010000000000000000110010111100000000001000000000000
000000000000000000000011100111100000000000000000000000
000000001100010011100110001000011110000000000000000000
000000000000101101000100001111000000000100000010000000
000000001000001000000000000111100000000000000000000000
000000000100000101000010010000101101000000010000000000
000000000000000000000000000001001110000110100000000000
000001000000100000000000000111111011001111110000000000
000000000000011000000000010001111110000000000000000000
000010000000000001000010100000110000001000000000000000
000000000000000111000000010001111100000000000000000000
000000001110000001000010001111011010000000010000000000
000001001000000101100111010000011101010000000000000000
000000100001000111000010000000001100000000000000000000
000000100000010101100110101111101100000000000000000000
000000001010000000000111100001101001000000010000000000

.ramt_tile 10 6
000000000000010111100111100111101110000010
000010000001100000000011111001110000000000
001000100000000000000000001111101100000000
000000001000001001000000001011010000000000
110001001011000111100111101001001110000000
110000100001010000100100000011010000000000
000000000001000011100000001101001100001000
000001000000111111100000000011110000000000
000000000000010000000000010001001110100000
000000100000100000000010010111110000000000
000000100000001011100111101001101100000000
000000000000000111100110000111010000000000
000010001100011001000111110111001110000000
000011100001011011100010010101010000100000
010000000000001011100000001011101100000010
110000000000000011000011110101110000000000

.logic_tile 11 6
000000000000000101000111100001101101010100000000100000
000000001100000000100100000000011000100000010000100000
111000100001010011000111101101000000000000100000100000
000000001000101101100100001001001011000000000000000000
110000000110100011100111000111111001010000000000000000
110000001001010000100110000000101110100001010000100100
000000100000000001000010111101100000000001110000000000
000001000110000000000011100001101100000000010010100000
000000000000000111100111100001011000000000100000100100
000000001100000000000000000000001110101000010010000100
000000000000000000000010101011100001000001110000000100
000000000000000000000010100001101011000000010001100000
000000000000000011100110100011101001000000100000000100
000000000000000000100100000000111010101000010001100000
000001100001110101000110010101011111100000010100100000
000111000001010000000011101101111001010000000000000000

.logic_tile 12 6
000000000000001001100011100000001000111100001000000010
000000000000001111000100000000000000111100000000010000
001000000010000000000000000000000000000000100100000000
000000000000000111000000000000001011000000000000000000
110001000000000000000111010000000000000010000000100000
100010100000000000000111100000001110000000000000000000
000010000001000000000000000000011000000100000100000100
000000001000000000000000000000000000000000000000000000
000110100000000000000000000000000000000010000000000000
000000000000001101000000000000001100000000000000100100
000000100000000011100000000101011100100010010000000000
000000000000100111000000000001101001001001100000000100
000000001010001001100000000011101111000000000000000000
000000000000001011000000000001001110010000000000000000
010000000000010111000000000000011100000010000000000000
100000000000000000100000000000000000000000000000100000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
001000000000001000000110000000000001000000100100000000
000000000000000001000000000000001010000000000000000000
110000000000001000000110001101011100000010000000000000
110000000000000001000000000001011011000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000001011000000000000001010000000000000000000
000010100000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000001000000000110100000000001000000100100000000
000000000000100000000000000000001001000000000000100000
000000000000000000000010000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 2 7
000100000000001101100000000001000000000000000100000000
000100000000000001000011110000000000000001000000000000
001010000000001011100000011001011100000000100000000000
000001000000000011100010110001001011000000000000000000
110010100000001101000000001101100000000001110000000000
010000000000001011000011001111101010000000110000000000
000000000000001000000000011111000000000000000000000000
000000001100001011000011000101000000000001000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000011000001000000000010000000000001
000000000000001000000000000001100000000011000000000000
000000000000000001000000001011000000000010000000000101
000001000010000101000000001101101010000100000000000000
000010100010010000100000001001101110000000000000000010
000000000000000000000010100000001000000100000100000000
000000001110000000000100000000010000000000000000000000

.ramb_tile 3 7
000000001100001001100111101101111100100000
000000000000001001100111101001010000000000
001000000000000000000000010101111110100000
000000000000000000000011100001110000000000
110000000000001011000000010111011100000001
010001000000011101100011110001110000000000
000100000000001111100111101011111110100000
000100000000000111100100000111010000000000
000000001010000000000000000001011100000000
000000000000000001000010100011110000000010
000000000000000000000110100001011110000010
000000000000000001000000001101110000000000
000001000000000000000000011111011100000000
000000100000001011000011110101010000000100
110000000000000111100110100101011110000100
110000001110010001100000000101010000000000

.logic_tile 4 7
000001000000001111000000010000000000000000001000000000
000000100010001111000011110000001110000000000000001000
001000000001010000000000010000000000000000001000000000
000000000000100000000011010000001000000000000000000000
010000001100100000000011100000001001001100111000000001
010000000001000000000000000000001101110011000000000000
000000000001010011000111100001001000001100111000000001
000000000000100000100100000000000000110011000000000000
000101100000000001000000000000001000001100110010000000
000010000000000000000000000000001011110011000000000000
000000001110010000000000000101111010000110000000000000
000000000101000000000010000000100000000001000000000000
000010000000000111100000000011000000000000000110000000
000001000000100000000000000000000000000001000000000000
000000000000000000000000000101111000000110000000000000
000010100000000000000000000000110000000001000000000000

.logic_tile 5 7
000000000100000001100110000101000000000011000000000001
000001000000000101000000001101000000000010000000000001
001000000000001011100010100001011000110110110000000000
000000000000001001100110011011001111111010110000000000
000000000000000101000111101000001000000010000000000000
000000000000100111100000001001011010000000000000000000
000000000001000000000111000111000000000010110010000000
000000000100100000000100000001101100000001010001100001
000000000000000111000111001111001111000110100000000000
000000000001000000000000000001101110000000000001000000
000000000000001000000110001101101111111001110000000000
000000000000000101000010011001101101110111110000000010
000000001001010011000010001001100001000010110011000000
000000000001001101000110000011001101000001010010000001
010010100001000101100000001000000000000000100110000000
100000000000100000000000001011001110000000000010000001

.logic_tile 6 7
000000000000100000000000000000000000000010000001100000
000000001000010000000010110000000000000000000011100111
001000000110100000000000010011100000000000000100000000
000000000001001111000011110000000000000001000000000000
010000000011000001100000000011100000000000000000100000
100000000000000000000010101011100000000001000000000000
000000000000010000000011100001101001001100000001000000
000000001000100101000100001101011101101100000000000000
000001000010001000000000000101101110101011110000000000
000000100000000101000010111111011010011111100000000000
000101100100111000000010100011011010000010000000100000
000011100100000011000100000000010000000000000000100000
000000000000000000000011110000000000000000100100000000
000000000000000000000010100000001010000000000000000000
010000000000000000000000001001101101101001000000000000
100000000000000001000000001011111110000010000000000000

.logic_tile 7 7
000010101000001000000000001011001111110000110110000111
000001000000010111000011110011001011110100110010000011
001000000000000111000111001111111101010111100000000000
000000000000001001100100001011111010000111010000000000
110010100000100011100000000000011000000100000100000000
110000000000000111100010010000000000000000000000000000
000001000000000000000111110001000001000010110000000110
000000101010001001000011111101001011000010100000100000
000000000111010111000110110000000000000000000110000000
000000000110000000100010001011000000000010000000000000
000100000000000000000111000000001110010100000000000100
000000000000000011000111110101001011000100000000000000
000010000001001101100111000101001100001011000000000001
000001001000000001000100000101110000000011000001000000
000000001100000000000011101001101001010111100000000000
000000000000000000000010101111011001001011100000000010

.logic_tile 8 7
000001000001001111100010100111000000000001000000000000
000010000000100001100100001011100000000000000000000000
001000000000001101000011100111111011000000000000000000
000000000101000111000110011101111101001000000000000000
010001001011010001000111010001000000000000000000000000
110000100001100000100110000000001101000000010000000000
000100000000000111000110001001001110000000000000000000
000001000000100101000000000011011101000100000000000000
000011100111010111100010010101101001010100100100000000
000011000111100000000011010000011101001000000000000001
000000000000001001100010000001111001000110100000000000
000001000000000001000010010011101110001111110000000000
000000001001000000000010001000011001010000100100000100
000001000001100000000110011011001100000010100000000001
000000001110001000000010101101101011010111100000000000
000001000000000011000000000111001001000111010000000000

.logic_tile 9 7
000000000000000011100111001011011011000000000000000000
000000000000000000100000000111101000000000010001000000
000000000000000000000000010011111001010111100000000000
000000000010001101000011010011011111000111010001000000
000001000000000000000011101001011011010111100010000000
000000000010000000000100001011011011001011100000000000
000000000000110000000010011101011000010111100000000000
000000000000110101000011011011111100001011100000000000
000000000000000011100110000011011010010111100000000000
000000000000000001000010101011011110001011100000000000
000001000000000000000110110000000000000000000000000000
000000100000000101000010101001001110000000100000000000
000000100000001001000111111111001100000110100000000000
000001000000001011100010101001101111001111110000000010
000000000001001001100000001011011000010111100010000000
000000001000100101000010000111011100001011100000000000

.ramb_tile 10 7
000010000000001111000110010101101110000000
000001100001011001000110011111100000010000
001000001110000000000000001001001100000000
000001000000001001000000000011000000001000
110001001111000000000000001001001110000000
010000100000000000000010010111100000000000
000000000001001001100000011001001100000000
000000000000001001100010011011100000010000
000010100000010000000000011101101110000000
000001001010000101000011100001000000000000
000000000000000001000111010101101100000000
000000000000001111100011000001000000010000
000000001100000111000111111101001110000000
000000000000000101100011111011100000000000
110001001100100111000000000111001100000000
010000100000000000100000001111000000000000

.logic_tile 11 7
000000000000000111100000001000001010000010000000000100
000000000000000000100000001001000000000100000000000000
111000000001010001100111111111001010001001000100000000
000001000110000000000111101111000000001110000000000000
110010000000001101000000011111011001000000000000000000
110000000000000011000010001101011110000100000000000000
000000000100000001000111100011111011000000010000000000
000000001010000000000000001101001000100000110000000000
000000000000000000000110001000001100010100000100000000
000000001100000000000000000011011010010100100000000000
000000000000001000000110000001100000000000000010000000
000000000000000001000000000000101010000001000000100000
000000000000000001100010001011111000010000000000000000
000000000000000001000100000101101110111000000000000000
000000000000110001000000010101111110000000000000000000
000000000111010000000010000001101110000000100000000000

.logic_tile 12 7
000000000000000000000000001011111000001000000000000000
000000000000000000000000001001001011101100000000000000
111000000100011101100000000101011011010000000000000000
000001000010000001000010101011111000110000100000000000
110000000000000001100111100111111001011000000000000000
110000000000000111000000001101101000101000000000000000
000000100000000111000110000101101101000000100000000000
000001000110000000000000000101011110000000000000000000
000000000000001001100110001111101010000000000000000000
000000000000000001100011110101001101100000000000000000
000000000001000001100000010000001101010100000100000000
000001000000000000000010000011001100010100100000000000
000000000000100000000011110011001111010100000100000000
000000000001010000000010000000011101101000010000000000
000000000000010000000000010101011010010000000100000000
000000000100001111000010000000011100101001010000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
000010000000000000
000001110000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000011100000001100110000000000
000000000000000000000000001011000000110011000000000000
001000000000000001100000011101101010111101110000000000
000000000000000000000010011101011101111111110010000011
000000000000000001000010110011111010000000000000000001
000000000000000000000111010000111111101000010000000000
000000000000000101000010101011111000101101010100000000
000000000000000000100110110001111100101111010000000100
000000000000000001100110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101100010010000000000000000000100000000
000000000000000000000110001101000000000010000000000000
000000000000100000000110001000000001000000000000000000
000000000000000000000000000101001011000010000000000000
010000000000000000000000000101101010000000000100000000
100000000000000000000000000000100000001000000000000000

.logic_tile 2 8
000000000000101000000111100001101010000000000000000100
000001001001001111000110100101111000000000100000000000
001010000000001000000011101101001111010110100000000000
000001000000000111000000000101111101001111110000100000
000000000000001111000110110000001000000100000100000101
000000000010000101100111111001010000000000000000000001
000000000000000011100110100101111100000100000000000000
000000001111010111000000000000110000000000000000000000
000000100000000000000000000000011100000100000110000000
000001000000000000000000000000001001000000000000100000
000000100000000011100111010001000000000000100110000100
000001100000000000100111100000101010000000000000000100
000000100001000000000010100000000001000000100110000001
000000000010000000000100001001001010000000001000100000
110000000001000111100000000001101000000000000100000000
110000000010000000000000000000010000000001000010100010

.ramt_tile 3 8
000000000000000111000000001001011000100000
000000000000000000000011100011000000000000
001001000001010001100000001011111010000000
000000001110100111100011101111100000100000
010001000100100000000010001101011000000001
010000100111010011000100000111000000000000
000011000000000001100000010011011010000000
000010000000000000100011100011000000000001
000001000001000001000010001011011000000000
000000100110101001000000001001100000010000
000000000000000000000011101111011010000001
000000001110001111000011101101100000000000
000000000000001111100111000111011000000000
000000001000001011000000001101000000000001
010010100000000111100000011111011010000000
010000000000000000100011101011000000000001

.logic_tile 4 8
000010100000000000000011100000000001000000000000000000
000000000010000000000111101111001000000010000010000000
001000100000001000000000000000000000000000000100000000
000001001010100001000000001101000000000010000011000001
110011000000000111100000010000001000010000000000000000
010000001100100000100011000101011001010000100000000000
000000000000000001100010001101111111000100000000000000
000010000000000111000010001011011110000000000000000000
000010100000000000000010110011011011101000010000000000
000001000000000101000011010011101011111100100001000000
000010100000110001000111111000000000000000000100000000
000000000100000001000010101101000000000010000011000101
000000000000001001000110001011111110100000000010000000
000000000000100101000000000011011110110110100000000000
000100000000000000000010000000011100000000100010000000
000000000000000101000010000000011110000000000000000000

.logic_tile 5 8
000000001100010101100000000000000000000000000101000000
000000000001101101000011100111000000000010000001100000
001000000010000101000110000111001110010000000000000000
000000000000100000100000000111101010010000100000000000
010011000000000101000000001000011101000010000000000000
100011000000000001100010001101001111000000000011100100
000000000011010101100011100101111101000000100000000000
000000000100001101000000000001011000000000000000000000
000000000000000000000010001001101010101000010010000000
000000000001000000000000001101111010000000000000000000
000000000000000101100000011101101001010001110000000000
000010100100000000000010010101011000110110110000000010
000000001100001101000011101001001101011000000000000000
000000000001000001000100000101011101011100000000000000
010001000000000000000010100001011010000100000000000000
100010000000000000000100000000000000000000000000000000

.logic_tile 6 8
000000000000001111100000000001011010000100000001000000
000000000000000011100011100000010000000000000000000000
001011000000000000000011100101101000000000000000000010
000000000000000000000111100000010000001000000000000000
010000001110001111100010000111101111000010000000000000
110000000000000011000010111111011111000110000000000000
000000100000101111100000010001101110001111000000000000
000010000000000111100011110011101110000111000000000000
000001000000001101000000000101011110111110100000000000
000000000000000001100000000101111000111101100000000000
000000000000001101000000011111100000000000000100000011
000000000000001001100011101001000000000001000001000000
000001001010000001000110010101100000000011000000000000
000000000000001101000011100011000000000010000001000000
010000000000000001000110011011111100000000000000000000
100010000001011101100111100011011010000010000001000000

.logic_tile 7 8
000011001010001111000111111001011101111011110000000000
000000000001010001100110001111111010110110100000000000
001000000100000000000000010000011110000100000110000000
000000000000100000000010010000000000000000000000000000
010010100000000000010011000101111011000010000000000000
110001000001001101000000001111011001000000000000000000
000000000000001011100111100101100001000000100010100000
000000000010101001100110110000101111000000000000000100
000001000000000000000010000111100001000000000010000001
000010100000000000000111110000001011000001000011100000
000000000001000000000111100101100000000000100000000000
000000001110000000000000000000101101000000000010100000
000000000000000000000110100001000000000001110000000010
000000000001010000000000000001001101000001010001000001
000000001000001111000111100001001000000000000000000000
000000000000001101000110000000011010100001010010000000

.logic_tile 8 8
000000001100000000000111101111001111101010000000000100
000000100000001111000000000011101110101001000000000000
001000000000001000000000010001101010010000100000000010
000000000100101011000011110000001001000000010010000000
010010100001011101000111001111101110110110100000000000
110001000000001111100000000101101000101001010010000000
000010100001010001000000011111100000000001100100000100
000000000100000000000011011011001010000010100000000000
000000000000010111000000001000011100000100000010000001
000000000000000000100000001001000000000000000010000010
000000000000101001000010011011101010000001000000000000
000000000000010011000110101101100000001001000000000000
000000001100001000000000000011000000000000000000000000
000000000000001001000011000000000000000001000000000000
000100000000100001100000001001011100001000000000000000
000000001001000000000011111111001110000000000010000000

.logic_tile 9 8
000000000000000001100000000011100001000000000000000000
000000000000000001000010010000001101000000010000000010
000000000000000000000011101001001100010111100000000000
000000001010000111000100001111011101000111010000000000
000010100000000001000010010001101100010111100000000000
000000000000000000000010001001101111001011100000000000
000000000001000000000010000000011010000110100000000000
000000000000000000000100000000011110000000000000000000
000001000100001001000011101011001111010111100000000000
000000100000000101000010110001111111001011100000000000
000011100001000101000000000000011111010000000000000000
000010100000000000100010000000001100000000000000000000
000000000000000111100110100001001010000000000000000000
000000000000001111000010111101011010001000000000000000
000000000000010001000010100011001111010111100000000000
000000000000000000000010011011001001001011100000000000

.ramt_tile 10 8
000001000000100000000110100011101000000000
000010100000010000000011111011010000000000
001000001100001011100011100001001010000000
000001000000001011100100000101110000001000
110000000001010001000110110111101000000000
110000001100101001100011100101110000000000
000000000000000000000000001011001010000000
000000001000000000000000000001010000000000
000000000111001000000111010011001000000000
000000000000100111000011000111110000000000
000000000000000111100000001111101010000000
000000000000000000100010011001110000000000
000000100011001001000111101101001000000100
000001000000101011000100000001110000000000
110000100000000011100111110011101010000000
110000000000100000100111000111110000000000

.logic_tile 11 8
000000001110000001100011100001000000000010000000000000
000000000001000000000011110011100000000011000000000000
001100000000000101000110110111000000000000000000000000
000000000000000000100011010000101101000000010000000000
010010100000000111000011110000000001000000100100000001
110000101110000000100111010000001011000000000000000000
000000100000000111100011100111100000000010000000000000
000000000110000000000000000000000000000000000000000010
000010000000001000000010000000000000000000000000000000
000000000000001011000000000111001010000000100000000000
000000000001001000000011110101111110110011000000000000
000000000000100001000110000111011011000000000000000000
000000000000011001000011101001111100010111100000000000
000000000000101101000000001001111001000111010000000000
000001000000000111000010100011111101010000000000000000
000000101000100000000000000001011000000000000001000000

.logic_tile 12 8
000000000110000101000110010111011010110011000000000000
000000000000000000100010001111101100000000000010000000
001010000000000000000010100101001000100110000000000000
000001001000000000000111101011011001100100010010000000
110010000000000111000000000111100000000000000100000000
100000000000000000100000000000000000000001000000100000
000000000000100000000000000001100000000000000100000000
000000000101001101000000000000100000000001000000000000
000000000110001000000111000001000000000010000000000010
000000000000001011000100000000000000000000000000000000
000000000001010000000000000000000000000010000000000000
000000000010100000000000001001000000000000000000100000
000000000000000000000111110101100000000010000000000000
000000000000000000000110110000000000000000000000100000
010000000000001000000000000000000001000010000000000000
100000000110000011000000000000001001000000000000100000

.io_tile 13 8
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000100111000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000110010011100001000000001000000000
000000000000000000000010000000001010000000000000000000
001000000000000000000000000101001000001100111100000001
000000000000000000000000000000000000110011000000000001
000000000000000001100010100000001000001100110100000101
000000000000000000000000000000001001110011000000000000
000000000000000101000000000000011100000100000100000000
000000000000000000100000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000100100000001
000000000000000000000010000000001001000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010001101000000000010000000000000
010000000000000000000000000101011010100000000100000100
100000000000000000000000001001001111000000000011100100

.logic_tile 2 9
000000000000001101000110100001011100110001100000000000
000000000000001111100010110101111000001110010000000100
001000000000101111000111110000000000000000000000000000
000000001000000001100011110000000000000000000000000000
000000000000000011100010111111001100101001000000100000
000000000000000111100011110111101001010100100000000000
000000000000010111000111111101001110111001010000100101
000000000010100000100010001001101011111101010011000100
000000000000000111000110011001001101101000000100000000
000000000000000000000011010001011101110000000000000000
000000000000000001000010111001111100000000000000000000
000000000000001001000110000001101010000010000000000000
000000000000000001100000000011011101001100000000000000
000000000010100000100011111011001010101100000000000000
000000000000010001100000001001111010110000000000000000
000000001100100000000000001101011000001100000000000110

.ramb_tile 3 9
000000000000000001000000011011011000001000
000000000000000000000011110101010000000000
001010000001011111100011111111101110100000
000001000000100111100111100101100000000000
010000000000000000000011101001011000000000
010000001000100000000100000111010000000000
000000000000001001000000001101001110000000
000000001110001011100000000011100000100000
000000000000000111100010000001111000100000
000000000010000001000010000011010000000000
000010000000000001000000000011101110000000
000000001110000000100011101011100000000000
000100000000000101100000011111111000100000
000101000101010000000011011001010000000000
010010000000000001000111000011001110100000
010001000000000011100000001111100000000000

.logic_tile 4 9
000000000000001101000000000000000000000010000100000001
000000000000000001100000000000001000000000000000000000
001000000101101101100111011001100000000010000010000000
000010100110011011000110001111000000000011000000000000
110000000000000101000111011011101101001110000000100000
110000100000000000000010101111101110101110010000000000
000100000000000011100110000101101100010111100000000000
000000001100100000100000001101001111001011100010000000
000010101010100111100110100001101110010111100000000100
000001000011011111000000001101011100001011100000000000
000000000001011000000110101011111010000011000000000000
000000001110000101000000001011010000000001000001000000
000000000000001000000011011011001110000100000000000000
000000001000000101000111100011101010001001000000000000
110100000000000001000010010001100001000000110000000000
000000000000000000000111010001101001000000100001000000

.logic_tile 5 9
000001000000101000000010100000000000000000100100000000
000010100011011111000011100000001011000000000001100101
001010000000001000000000010001000000000000000100000000
000001001100011111000011100000000000000001000001000101
010000000000001001000110101111101001000110000000000000
010001000100001011000110000001111001001010000000000000
000000000001100001100111000000011010000100000110000000
000000000000100000100110110000010000000000000000000001
000000000000000000000000000101000000000000000110000001
000010101010000000000000000000100000000001000001000100
000000000000000011000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000111
000000000001010000000000000000000000000000100100000100
000000000000000000000000000000001010000000000000000001
000000000000000101010000000111111011000010100000000100
000000100000000000000010010101001011000001000001100001

.logic_tile 6 9
000001000000001000000000000000001010010000000000000100
000000101010000111000000000111001111010100000000000000
001010000010000000000000000000000001000000100100000000
000010100110000101000010110000001101000000000000000000
010000100000000111000000000111100000000000000100100000
100000000000001101000000000000000000000001000000000000
000001000000000000000000010001101011000000000000000000
000010001110001101000011010000001011001001010000000000
000001100010100000000110000000000000000000000100000000
000011100010000000000000000001000000000010000000000000
000000001000100000000110001111001110001001000000000000
000001000000010000000000001111100000000100000000100000
000000000000000101000110100101101101000000000010000000
000000000000000000000000000000011001100000000000100000
010000001011001101100000010000011110000100000100000000
100010100000000001100010000000000000000000000010000000

.logic_tile 7 9
000010001100000000000000000111100000000001000100000000
000001000000000000000011100011001001000011010001000000
001000101010001000000000001011101010000000000001100001
000001000001001011000000001111010000000001000010000100
110000000000001000000110100111100001000001000010000011
110000000000000001000000001101101100000000000000000000
000010101011100111000010001101111001110000110010100000
000001100001010000000011101011001100110010110010000000
000000001110000001000000011111001100101001000000000000
000000000000000111000010111101001110010101000000000000
000000000000000111000110000000000000000000000000000000
000001000000101101000100000000000000000000000000000000
000000001100011001000011000101000000000001010100000000
000000000000100101000000001011001100000001100011000000
000001000000000000000000000111001001100010110000000000
000000001000000001000010110011011011010000100000000000

.logic_tile 8 9
000000000000100101100110110011001010001110000001000000
000001000001010000000010100101110000000110000000000001
001000000010001000000000000011011000000100000000100010
000000001010000001000010011111000000000000000001000110
000000000000100001100000000000000001000000100110100000
000000000001010000000011000000001011000000000001000010
000000000001100001100011100111000000000001010010000000
000000000000100000000110001001101100000000010000000000
000001000110000101000110101111111011000010000000000000
000000100000000001100000000101011001000000000000000000
000000000000000000000000000000000000000000100110000110
000000001000101101000000000000001000000000000010100110
000000000000000000000010111001001100001001000000000000
000000000000010000000110000011100000000100000000000100
000110001101000000000000000000001000010000000001000000
000000000000000101000000001001011100010100000000000000

.logic_tile 9 9
000000000001000000000010011011101101010111100000000100
000000000110000111000010101011101000001011100000000000
000000000000000001100010110000011100000000000000000000
000000000110101101100110001011000000000100000000000000
000000000000000001100000011111101110010111100000100000
000000000000000000000010100001111110001011100000000000
000000000000001101000111001101111001000000000000000000
000000000000000111000100000011111010000100000000000000
000010100001010101000010000111011110010111100000000000
000000000000000000000010001001011101000111010000000000
000000000000000001100010011001011110010111100000000000
000001000000000011000111001111001011001011100000000000
000000000000001101100000001001011001010111100000000000
000000000000000101000010011111101000000111010000000000
000001000000001101000010011101011011000000000000000001
000010100000000001000111000111001001000000100000000000

.ramb_tile 10 9
000000000000000000000000000011001110000000
000000000010000111000011000001000000000000
001000000000000111000000001011111010000000
000000000000000000000011110011100000000000
010001000101010001010000001011001110000000
010000000000100000000010000011100000010000
000000001100100111100010001101011010000000
000000000001000000100000000111000000000000
000010100000000001000010001011101110000000
000001100001010001000100001111100000010000
000000000000000001000010000101111010000000
000001000000000001000010001111100000000000
000000000000001000000000001101001110001000
000000100000000101000011111001100000000000
110000000001001011100111101011011010000000
110001000000000111000100000001000000000000

.logic_tile 11 9
000000000000000111100011100101100001000010100000000000
000000000000000000100010010000101000000001000001000000
001000100000001101000110011000000000000000100000000000
000000000000001111000011101111001001000000000010100000
000010100000000111000000001000000000000000000000000000
000001001110000000000010101011001101000000100001000000
000001100000110001000000001101000001000000010000000000
000010101010011001100011111001001000000000000000000001
000010000000000000000000010000000000000000000000000000
000001100000000000000011000000000000000000000000000000
000000100001110000000010110001111011000110100000000000
000000000101110000000111000001101101001111110000000000
000000000000010000000000000000001010000100000100000010
000000000000100001000000000000010000000000000000000000
000000000001000000000000001000001000000000000000000000
000000001000000000000011100101011110010010000000000000

.logic_tile 12 9
000000100000101101000010100000000000000010000000000100
000001000001010111100100000001000000000000000000000000
001000000000000000000011100000000001000000100100000000
000000000110000000000100000000001001000000000000000000
110000000000000000000010100000000000000010000000000100
100000001110000000000100000000001011000000000000000000
000000000000000000000000010011101111110011000000000000
000000000000000000000011011001101011010010000000000000
000000101010100000000000001000000000000000000100000000
000001001010000000000000000011000000000010000000000000
000000000000000000000000000000000000000010000000000010
000001000000001101000010110001000000000000000000000000
000000000001010001100011100000011110000010000000000000
000000000000100000000000000000010000000000000000000000
010000000000000000000000000000001110000100000100000000
100000000100000000000011000000010000000000000000000000

.io_tile 13 9
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000000110000110000
000000000000000000
000000000000000001
000010000000000010
000010010000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000101000011111001001000111000000000000000
000000000000000000000111110101011100110000000000000000
001000000000000101000000011000001000000000000000000000
000000000000000000000011010101011010000100000000000000
000000000000000011100110001011011100000000000000000000
000000000000000111100110100011001111001000010000000000
000000000000000001100000000101001010101000010000100000
000000000000001111000000000111101100011000100000000000
000000000000000001100000000011100001000000000000000101
000000000000000001000000000000101001000000010000000000
000000000000001101100110000000011011001100110100000000
000000000000000001000000000000001000110011000000000000
000001000001011000000110000111101010010110100000000000
000010100000000001000000001101101010010110000000000000
010000000000000000000000000101100000000010000000000001
100000000000000000000010010001001011000000000000000110

.logic_tile 2 10
000001000000000101000010110000001010000100000100000000
000010100000000011100111100000010000000000000000000100
001000000011001000000111011000011000000100000000000000
000000001110100111000011101011011000000000000000000000
110000000110000111100010101011001000010100100000000000
010000000000000101100010101101011110011110100000000000
000000000000001000000111101001100001000000010000000000
000000000000000011000111110111001111000010110000000010
000000000000000111000011110011001110000011110000000000
000000000000000000100111010001101001000011010000000000
000000000000001001000011101000001110000100000000000000
000000001110000001100100001001010000000010000000000000
000000000000000001000111000011101010000000000000000000
000001000000000001100100000000001010100000000000000000
010010100000000000000000001011101011000000000000000000
100001000000001101000011001101011010001001010000000000

.ramt_tile 3 10
000010000010000111000011111001111110000000
000011000000000000100111101101110000010000
001011100001010111100111011101011100001000
000010000000100000110111111101110000000000
110000100000000000000011100111011110000000
110000000000001001000000000011010000100000
000010100000010001000111100111111100000000
000001001110100000000010010101110000000001
000000000000010000000011101001011110000000
000010000000001001000000000111110000000000
000000000000000000000000010001011100000000
000000000000000111000010101011110000010000
000000000000100000000111101001011110100000
000000000001001111000100000101010000000000
110010100000000001000111111001111100000000
010000000100000000000010100001110000010000

.logic_tile 4 10
000000000000101001100010010001101111111001000010000000
000000001001000001100110011001001010111111000010000000
001000000111100111000000010000000000000000000000000000
000000000111011101100011000101001000000000100001000000
000000000000001111000110011111111100001100000111000000
000000000000001001100110001001111101011100100000100000
000101000000001001100110100011001000000010000000000000
000010000100000101100100000000010000000000000001000000
000000000000011000000000011101101110000110100000000000
000000000000000101000011001101011110001111110001000000
000000100010000000000110101001011000000101110000000000
000011000000000000000000000111001011100011100010000000
000000000000000011100000000000001000000110000000000000
000000000000100101100010000101010000000010000000000000
000100000000001000000000010001001010000000110010000000
000000001010000101000010111101011000000000000000000000

.logic_tile 5 10
000000000000000101000000001001101101100001010010000000
000000000001000000000000001101011110000001010000000000
001010000010000111000000001111101010101000010000000100
000011100000001101100000000011101100110000010000000000
000000000000000011100010100111100000000000000000000000
000000000001010101100000000000101111000001000000000000
000000000010000111000011101101011010111111000000000000
000000000100000000000010100011101100111101000000000010
000100000000100111100011000001001010001000000000000000
000000000000010000100100001101000000001100000000000000
000000000001010111100000000101000000000010000000000000
000001000100000000000000000001101010000000000001000000
000001000000000000000011111101101010000010000001000001
000010101000000000000010001101101011000000000000000000
010000100010000101100111000000000000000000000100000000
010001001010000000000011111111000000000010000000000000

.logic_tile 6 10
000000000000100001000010101001011110000000000000100100
000000000001010000100000001011100000000001000000000001
001010000100100000000111010000000001000000100100000000
000000000100000101000011000000001101000000000000000000
010000001110000001100110100011101110000110000000000000
110000000000000001000000001111011100000001000000000000
000011000000000001000000000001111000111110100000000000
000010000000001101000000000001011110111101100000000000
000001000000101000000110001101011010000100000000000000
000000100001011001000011111001000000001100000000000000
000010100000101001100110110011101100000000000001000001
000000000000001001100010000000010000001000000001000000
000000001101001001100110001000001101010100000000000000
000000000000100011100110101001011010000100000000000000
000010000001111000000000001111001011110100010000000000
000000100011110001000000001001001101010000100000100000

.logic_tile 7 10
000000000000000011100000000000011001010000000100000100
000000000000000000000000000101011011010010100000000001
001000000000000000000111110111100000000000000010000000
000001000000000101000110100101100000000001000011100000
110001000000001011100000001101100000000000000000000000
000000100000001011100000001001001111000010000011000000
000001000000001001000010110001101111000000000010000000
000010001000000101000011100000111010000000010010100001
000000000000001000000111101000011010010000000010000000
000000000000000001000000001001001111000000000010000100
000000000000000000000000011001100000000001110100000000
000000001001000000000010001001001101000000010000000011
000000000000000000000110001001001010111100010000000000
000000000010000000000100000111001100010100010000000000
000000000110000011000010101101111100111001000000000000
000000000010100000000100001101011000110101000000000000

.logic_tile 8 10
000001001100100000000011000001011011000110000000000000
000000100001010000000010010000111001000001000000000000
001010000000001101000000010000011010000110000100000000
000000000000000101000011100101000000000010000000000000
010000000110001101100000011011111111111110110100000000
010000001010000001000010100011001001110110110000000000
000100000001000001100000011000011110000000000000000000
000000000110100000000010110001010000000100000000000100
000000001100000000000000010101011100010110100110000000
000000000000000000000010000000011110000000010000000000
000000000000001001000010001011011111110011110000000000
000000000000001111000100001011101100010010100000000000
000000001100000001100110000101000000000001010000000000
000000000000000000000100000101101111000000010000000000
000100000000000001000010000001100000000000000000000000
000000000101000011000000000000000000000001000000000000

.logic_tile 9 10
000000000010001111100110001001111010010111100000100000
000000000000000111100100000111001011001011100000000000
001000000001001001100111100000000001000010100000000000
000000000010100001100000001111001001000010000010000000
000001000000100101000010100001011010010111100000000100
000010100001010111100100001111101011001011100000000000
000000001100001000000111101101011000000110100000100000
000000000000000001000100001111101101001111110000000000
000000001110000000000111100000011110000100000100100101
000000000000000000000000000000000000000000000001000011
000000100000000000000000000000000000000010100000000001
000001000010000000000000000001001111000010000000000000
000000000000000000000010101000000000000000100000000001
000000000000000101000011111101001000000000000001000000
000010000000100101000000010001101010000110100000000000
000000000100011111000010100111001010001111110000000000

.ramt_tile 10 10
000000000001010011100111011011011000000001
000000000001100000000011110001010000000000
001000000000000000000111111111001010000000
000000000010101111000011101011100000000000
110001001010000101100010000001011000000000
010000000000000000000111110011010000000001
000001000001010011100000011001001010000000
000000100000100000100010100011100000000100
000000000001010111000000001001011000100000
000000001100101111100011111011110000000000
000000000000000001000011101101001010000000
000000000010000000100110010111100000000000
000000000000110000000111001101111000000000
000000000000110000000100001001110000000000
010000100001001000000110100111101010000000
110000000000000011000000001101100000000000

.logic_tile 11 10
000000000000000011100111010011000001000000010100000000
000000000000000000100110001111001110000001110001000000
001001000000000011100000001001001110001001000100000000
000010100100000000100000001101110000001010000000000000
110000001000100001100011100001011001101010000000000000
000010000001010000000100000111101011101001000000000000
000010100000000011100010010000011101000110100000000000
000000001010001111100111100000011010000000000000000000
000010100000010001100111000000000000000000000000000000
000000000000100000010100001101000000000010000000000000
000000000100000001000000000101101111101001110000000000
000000000000000000000011100001001100000000100000000000
000001000000000111000010000001000000000000000000000000
000000100000000000100000000000100000000001000000000000
000000100001100001100000000101000000000000000000000000
000000000001010000000000000000001101000001000001100100

.logic_tile 12 10
000000000000001101100010100111100000000010000000000100
000000000000001111000000000000100000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000110000000000000000101000000000010000000000000
110000000000001001100000000001001111000000000000000000
100000000000000101000000000000101101100001000000000000
000000000000001000000011110000000000000000100100000000
000000000000001111000011010000001000000000000000000000
000000000000000000000110000101101100100010010000000000
000000000000000000000000000001011010000110010000000000
000000000000000000000000000000011100000010000000000000
000000000000000000000011010000010000000000000000100000
000000000000001000000010100000000000000010000000000010
000000000000001111000100000000001111000000000000000000
010000000000000111000000001101111110001000000000000010
100000000000000000000010111101100000000001000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000001000000010110001101000011001010000000000
000000000000001001000010000011011000010110010000000000
001000000000001001100011100101111000000000000000000000
000000000000001101100110101011101110001000000000000000
010000000001001111100010000011001010000010000000000000
010000000010001011000010100000000000001001000000000000
000000000000001101000110000111001011000000100000000000
000000000000000011000010010000001010000000000000000000
000000000000000001100010001011101011111111000000000000
000000000000000001000000001001011110101001000000000000
000000000000000001100000001011101010010000000000000000
000000000000000001000000000001001001000100000000000000
000000000000001001000000001000000000000000000100000000
000000000100001101000000001111000000000010000010000000
010000000000000111000010101101011011001000000000000000
100000000000000000100000001001101011000000000000000000

.logic_tile 2 11
000000000000101111000110101111011010001100110000000000
000000000001000111000000001011001111110011000000000000
001000000000001000000111100011111001100000000000000000
000000000000000011000110100001001100000000010000000000
010001000000001101000011101011111001000000010000000000
110000100000100001100010100101111100000000000000000010
000000000000001111100010111000011100000100000000000000
000000000000000111100011111011001010000110000000000000
000000001100000000000000001111101000000000110000000000
000000000000000000000000001101111010010000110001000000
000000000000001011100110001001011000000011110000000000
000000000000001001000010011101011000000010110000000000
000100000000000000000111100111101010000000000000000000
000100000000001001000100000000000000001000000000000000
000000000000001000000000010000000000000000100100000000
000000000000001011000010000000001011000000000000000000

.ramb_tile 3 11
010000000000000000000111101001011100000001
001000000000100000000100000101110000000000
001000000000000111100000001101111110000001
000000001110001111000011000111110000000000
010101000000000111100010011011011100000000
111100100000000000000011010111010000000000
000000000000001001000011101101011110000000
001000000000001111000100000011010000010000
000000000000100111100000000101111100000000
001001001001000001100010010011010000000000
000000000001010001000110101001111110000010
001010100000100000000000000001110000000000
000000000001000000000010000111011100000000
001000000000000011000100001111010000000000
010000000000000001000110100011011110000000
011000000100000111000000001101110000000000

.logic_tile 4 11
000000000000000011100110100101001100010111100000000000
000000001000000101100100000101111011001011100010000000
001000000000001000000011101101011111010111100000000000
000000000110000001000111101001001011000111010010000000
000000100110001101100111100011011101000110100100000000
000000000000000011100011100000011000001000000001000000
000100000111001000000011110101001011010111100000000000
000000000110100101000011001001011010001011100000000001
000000000000000101100010110001001100010110100000000000
000000000000000000000110001011001000110011000000000000
000000000000010001000010001001100000000010000000000100
000000000000000000100000000011100000000011000000000000
000000000000000000000000000101001110010111100000000000
000000000000000000000010110101011011001011100010000000
000110000000000101000000000000011011000110100000000000
000001001010000000100000000000011100000000000000000000

.logic_tile 5 11
000000000000000000000000010101101101110110100000000000
000000000000000000000010011111101101110110010000000001
001011100000000101000010100000001000000100000000000000
000000000110000000000100000000011010000000000001000000
010010100000001000000011101001111000000000000001000000
110000000000000011000010100101100000000010000010000000
000000000001010001100000011111101101000000010000000000
000000000000001111100010001111111010000000000000000001
000001000010100101000000010000001110000010000000000000
000010100011010000100011010000010000000000000000000000
000000001000100000000000001000011010000100000000000000
000000000000000000000010100001000000000000000000000000
000000000000000000000011110101000000000000000100000000
000000000000000000000111110000100000000001000000000000
000001000100010001000111110111111011000000000000000001
000010000000010000000011100000001000100000000000100000

.logic_tile 6 11
000000101101010011100110001000000000000000000100000000
000001000000000000100000001111000000000010000000000000
001000100001010101000111001101101010001001000000000000
000010000110000000000100000101100000000100000001000000
110000001100101101000011110001000000000000000100000000
110000000000000001100010010000100000000001000000100010
000000000000001011100010110000000000000000100100000001
000000000011011001100111010000001010000000000000000000
000000000000000000000000001101001111101111110000000000
000000000000010000000000000111001010010110110000000000
000000000000010000000000000101101010001001000000000000
000010100000010111000000001101100000000100000000000100
000000000000101001000111000001111010000000000000000010
000000000001001011000100001101010000000010000000000000
000001000000000001000110101011101110111000000000000000
000000101010000000000100001001001000111100000000000000

.logic_tile 7 11
000000000000101001100000000101011101000110100000000000
000001000000001111000011100101011111000000100000000000
001000000000000000000111000111101011000010100000000000
000000001001010000000100000000101101000001000000000000
010000000000000111100000000000000001000000100100000100
010000000000000111100000000000001101000000000000000000
000000100100001001100111111111101101000000100000000000
000001000000000111000011110101101101000000000000000100
000000000000001011100000000000001101000000000000000000
000000000001000111000000000111001011010000000000100000
000001000110000000000010001001011110000001000000000000
000000100000000000000010011101000000001001000000000000
000000000000100111100110101001000000000001110000000000
000001000001000000100010000101001111000000100000000000
000000000000000001100010001000000000000000000000000000
000010101110000000100000001001001111000000100000000000

.logic_tile 8 11
000000000000000011110000000000011101010000100100000001
000000000000000000100011101111001100000010100000000001
001000001001011001100000000111101000000000000000000000
000001001010001001000000000000010000001000000000000000
110001000000000000000000000111000001000000000000000000
010000100000000111000000000000101000000000010000000000
000000000000001111100000000111000001000001110100000000
000000001010000001100000000111101010000000100000000000
000000000000101001000000001000001010010000000100000000
000000000001010001000011101111001111010110000000000000
000100100011000011000000000111001100001101000100000000
000001000010100111000000000001100000000100000000000000
000000000000001000000010001000000001000000000000000000
000000000000100111000110010001001010000000100000000100
000000000000110001000110001111000000000000010100000000
000010100110110000000000000001101100000010110000000000

.logic_tile 9 11
000010100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
001000000000000000000000000111100000000000000101000100
000000000101000000000000000000100000000001000010100110
000000000000100000000000000000000001000000100000000000
000001000001010000000000000000001101000000000000000000
000000000000000000000011100000000000000000000110100000
000000000000000000000011000011000000000010000000000100
000000000000010001000000000000000000000000100110000011
000000000000100000100000000000001111000000000010000101
000000000000010000000000010000000000000000000000000000
000000000000100000000010010000000000000000000000000000
000000000000000000000111100101100001000000100010000000
000000000000000000000000000000101011000000000001000001
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramb_tile 10 11
010000000000000111000110011101101000000000
001000000000000000000110100011010000000000
001010000001000001000000000101001010000000
000000000001001001100000000011010000000100
010000000000000001000110000011001000000000
011000000000001001000100000111110000000001
000000000000000011100010000001101010000000
001000000000000001000100000101010000000000
000000000000000001000010000001101000000000
001000000000000000000010011011010000000100
000000000000011000000000010101101010000000
001000000000101011000011000001110000000000
000000000000000001000000001111001000100000
001000000100000001100011101011010000000000
010010001100000001000000000111101010000000
111001000000000000000000001111010000100000

.logic_tile 11 11
000000000000000101000000000001000000000000000100000000
000000000001001001100011110000000000000001000000000000
001010001100000000000000000000001010000010000000000000
000000000000000000000010110000010000000000000000100000
110000001110000000000111100000011011000000100010000000
100000000000000000010000000000011001000000000001000000
000000100000000000000111000000011000000100000100000000
000001000000000000000111100000010000000000000000000000
000010100000000000000000000000000000000000000100000000
000001000000000000000000000001000000000010000000100010
001000000000000000000000000000001001000100000000000100
000010100000000000000000000000011011000000000010000100
000000000000000011100000001000000000000000000100000000
000000000000010000000000001101000000000010000000000000
010010000000000000000000000111000000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 12 11
000000001100001000000110101011101111100000000000000000
000000000000000101000010101101011101000000000000000000
001000000001010111000110101000000000000010000000000100
000000000000000101000000001001000000000000000000000000
000000000001010111100111011101001100100000000000000000
000000000000101101100111000001111000000100000000000000
000000000000000011100111000101001011100010000000000000
000000000010001101100100001001101001000100010000000000
000000000000001000000110010001101110100000000000000000
000000000000001111000011001011001100001000000000000000
000000000001001011000000010111111100000100000110000000
000000000110000001000010000000100000001001000000000000
000000000000001000000000011101101010100000000000000000
000000000000000001000010000101001001000000000000000000
000000000001000000000110100001000000000010000000000010
000000000000100000000100000000000000000000000000000000

.io_tile 13 11
000000011000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000000111000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000010
000100000100000000
000000000100000000
000001110100000001
000000000100000010
000000000100110000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000111000000000000000000000000000000
001000000010000111000110010000000000000000000000000000
001000000000000000000011111000001110000000000000000000
000000000000000000000111001001010000000100000000000000
010000000000000011100011100000000000000000000000000000
101000000000000101000100001101000000000010000000000000
000000000000000001100000001001011000101000010000000000
001000000000001111000000001111111001101000100000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000111100010001001001011000000100000000000
001000000000000000100000000011001010000000110000000000
000000000000100000000110000011101011110110000100000000
001000000001000000000000000001101010110000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000010100000000000000000000000000000

.logic_tile 2 12
010000001110000101100011100000011000000110000000000000
001000000000000000000111000111001011000010100000000000
001000000000000111100011110101011010001000000000000000
000000000000000000000010011001001000000000000000000000
000000000010000111100010000000000001000000100100000000
001000000000000000100110000000001100000000000000000000
000000100000001101000011101000001100010100000000000001
001001000000001011000111100101011101010000100000000000
000000000000000001000011010001101101010111100000000000
001000000000000000000110001001101001000111010010000000
000000000001111000000010011111100000000001110100000110
001000000000101001000010001101101011000000010000000000
000000000000001001000000000001001000000100000000000000
001000000000000001000000000000010000000000000000000000
000000000000000000000110001011111010000111100000000001
001000000000000000000000001011111110011010100000000000

.ramt_tile 3 12
000000000000000000000011101011111000000000
000000000000000000000011100011010000100000
001000000000010000000010000011111010000000
000000000000100111000100000011100000000000
110000000000000001000010000101111000000000
010000000010100001100100000011010000000000
000000000001010001100111110101011010000000
000000000000101111100110110101100000000000
000000000001000011100000010101111000000000
000000000000000001100011000111110000000001
000000000100000111000011000001011010000000
000000001100001001000010011001100000000000
000001001101011001000000000111011000000000
000000000000001011100000000101010000000000
010000000001010000000000001101111010000000
010000000000000000000000001011100000010000

.logic_tile 4 12
010000001100000101110000011101011101000110100000000000
001000000000000000000011001111011100001111110010000000
001010000000010001100011111001100001000000000100000101
000000000000101111100110101111001011000010000000000000
000000100000000000000000000011011110011100100000100000
001000000000000001000010000111101001111100110010000000
000100000000000111000000011011011100101111000000000000
001000000000000000000011100001011101001111000001000000
000000000000101000000010000111001011010111100001000000
001000000001010101000010111011101100000111010000000000
000000000000010000000010110011000001000000010001000000
001000000000000001000111111101001000000000000001000000
000000000001100101100011111101011001000110100000000001
001000001001010000000010011001011010001111110000000000
000010100000000000000110010111011100010111100001000000
001000000000000001000110100101101000000111010000000000

.logic_tile 5 12
010000000000000011100010100001000000000000000000000000
001001000000000000100010110000001001000001000000000000
001010100000001101000000001001111010111111010000000000
000010100000000001000000000011011101010110000000000000
110000000000100000000000000001111101000111000010000000
011000000001010101000000001001011011001111000000000000
000000000010010000000010100011011000001011100000000000
001000000000001011000000000101001001010111100001000000
000000101101100101000010010011111000001000000000000000
001000000001010101000011011001000000001100000000000000
000000000001001001100110001000000000000000000000000000
001000000000110101000000001011001000000010000000100000
000000000100000000000000001011001111000010000000000000
001000000000000000000010100011011110000000000000000000
000100000001000101000000001000000000000000000100000000
001000000000000000000000000101000000000010000000100000

.logic_tile 6 12
010000000000001000000000010000011001010100000100000000
001010100000001111000011011001001000010000000000000100
001000000000001111100010101111111100101001010000000000
000000000001000101100010110101001011000000100011000000
000001000000100111100000011000011010010000000010000000
001000000001000000000011111001011010010110100000000000
000000000000000001100000011001011001101000010000000000
001000000000000001000010110011001101010110100001000000
000000000000001111100000000011111111010100000000000000
001000000000000111000000000000001010001001000001000000
000000000010000011100110000001101000110000110000000000
001000000000100011100100000111011100100000110000000000
000000000001010000000000000000000000000000100100000000
001010100000001001000000000000001100000000000010000000
000000000110000001000000000111100001000000010010000010
001000000100000001000000001101001001000000110011000010

.logic_tile 7 12
010001000000000000000111101101011010010011110000000000
001010000000000111000100001011111000000011010000000100
001100000000001101000011111011011110101001000000000000
000000000110010001000011101001111010001001000000100001
110100000000000000000000000111000001000000100000000000
011100000000000101000010000000001010000001010000000000
000000001001000011100010000001011001000010100000000000
001000000000000000000010100000011000001001000000000000
000000000000001000000000010000000001000000000000000000
001010100000000101000010001111001011000000100000000000
000000001000010111100000011011011001000000000000000100
001000000000000000000010001111001100000000100000000000
000001000000001000000111001000011001000100000100000000
001010100000000111000100000111001010010100100000000000
000000000000001011000111010000000001000000000000000000
001000000000000011000010101001001110000000100000000000

.logic_tile 8 12
010000001000000001000110000001100001000000000000000000
001000000000000011000111100000001000000000010000000000
001000000000111111100110001011011100000001000000000000
000000001000111001100011100011101011000000000010000000
010001000000000101000010001011011011000000000000000000
111000100000000111000010101111011101001000000000000001
000000000000001111100111100101001111000000000000000000
001000000010001111000111000001011101000100000000000100
000001000000000101100110100111011011111001010100000010
001000000000100000000011100111001110101001010000000000
000000000101011101000010101000011010000000000000000000
001000000000000101000010101001001010000110100000000000
000100001110000001000010110001011111010111100000000000
001100000000101111000010101001111011001011100000000000
000010100000000111000110000001011000000000000000000000
001000000000000000100111111011011111001000000000000000

.logic_tile 9 12
010010000100000000000111001001001111101011010000000000
001000000000000111000110011101101010000001000010000000
001000000000000000000000001001001010000110100000000000
000010000000000000000000001111011111001111110000000000
110010100000000000000010110000000000000000000000000000
001001000000000000000011101101001101000000100000000000
000000000100000101100111110111000001000000000000000000
001001000000000101000111000000001010000000010000000000
000000001110001101000010000000011011010000000000000000
001010100000001011100110100000001110000000000000000000
000000000000000001100000010001011100010000100110000001
001100000000000000000010000000111011101000000000000000
000010000000101001000000000011011011110110000000000000
001001001001011011100010010011011011110000000000000000
000000000000000111000000000000000001000000100000000000
001000000000000000100011111011001100000000000000100011

.ramt_tile 10 12
000000000000001000000111000101101000100000
000000000000000011000010010111110000000000
001000100000000011100110100101001010000000
000001000000101001000111100011100000001000
010000000000000111100111001001101000000100
010000000000000000000100000001110000000000
000010000000001000000000011001001010000000
000001000000000011000011110011000000001000
000000000000000111000011101011001000000000
000000000000000000100110001111110000000100
000000001110000001000111011011001010000000
000010000010000000000011110101100000000100
000001000000000011100000001001101000000010
000010100000000000000000001001010000000000
110010000000000011100010001011101010000000
110000000000000000100000001011100000000100

.logic_tile 11 12
010000000000010000000111001011101100100010000000000000
001000000000100000000100000011011010000100010000000000
001000000000001001100000011001100001000001010100000000
000000000000001011000010000001101101000001100001000000
110000000000000001000000000000001001000000100000000000
001000000000000000000000000000011000000000000010100110
000000001100100101000000010000000000000000000000000000
001000000001010000100010110000000000000000000000000000
000000000000000111000011100011100000000010000000000010
001000000000001111100000000000000000000000000000000000
000000000110100111000010001111111100101011010000000000
001000000111010001000111111101011100000010000000000000
000000001110000000000000000011100001000001110100000000
001000000000000000000000000011101000000000100000000000
000000001100000011100000000101100000000000000000100000
001000000000010000100000001001000000000001000011000100

.logic_tile 12 12
010000000000000111000011110001111100001100000000000000
001000000000001101100011010001100000000000000000000000
000000000000000101000111100000000000000000000000000100
000000000000000000100110110000000000000000000000000000
000010000000001101000000000000000000000010000000000000
001000000000000101100000000101000000000000000000100000
000000000000000101000000000001000000000010000000000100
001000000100000000100000000000000000000000000000000000
000010000000000000000000001001001010100000000000000000
001001000000000000000000001001001001000000000000000000
000000000000000001100000010011111010110011000000000000
001000000000000000000010011111101001000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000
000000000000000000000000000000000001000010000000000000
001000000000000000000000000000001000000000000000100000

.io_tile 13 12
000000000100011010
000000000100000000
000000000100000000
000000000100000001
000000000100100010
000000000100010000
000000000100000000
000000000100000000
000000011000000000
000000001000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011010000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000001000000000000000000100000000
001000000000000000000000001011000000000010000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000001000000110000000000000000000000000000000
101000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000010100101000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000010101011101000010000000000000
001000000000001111000010000101111011000000000000000000
000000000000000000000000010000011010000100000100000000
001000000000000000000011000000010000000000000000000000
010000000000000001100000001111111100100000000000000000
101000000000000000000000000001001111000000000000100000

.logic_tile 2 13
010000000001000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
001000000000000000000010100001011110000110000000000001
000000000000000000000000000000100000000001000000000000
110000001100000011000111000000000000000000000000000000
011000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000010000000000000000000000000000
001000000000000000000010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000100100000000
001000000000000000000000000000101010000001010000000000
000001000000000111000000000000001011010000000000000100
001010000000000000000000000000011001000000000000000000

.ramb_tile 3 13
010000000000001000000011110001101000000000
001000000000001111010011100101110000000000
001010000001010111100111101111001010000000
000001000000100000100100000101010000010000
110000000000000001000011101011001000000000
111000000000000000100011110111010000000000
000000000000000001000011011001001010000000
001000000000000111100111000011110000100000
000000000000000001000000001001101000000000
001000000000000000100010001101010000000000
000010000000000001000000011011101010000000
001000000000000000100011011101110000000000
000000000000000011100111100101001000000000
001000000000000000000000000001110000000000
010000000000000001000000001011001010000000
111000001110000011100000000111110000000000

.logic_tile 4 13
010000001100000011100111011000000000000010100000000000
001000000000000000100011110001001001000010000000100000
000000000000001101100011101011001010010111100000000000
000100000000000011000000001101001011001011100010000000
000100000000001001000111010011011000000110100000000000
001110000000000101000111000101111100001111110010000000
000000100000001011100111011101001011010111100000000000
001001000000000101000110100111011101001011100010000000
000000000000001000000010101001011000000110100000000000
001000000000001111000100000011101010001111110010000000
000000000000001111100011101101011011000110100010000000
001000000100000111100100000101001100001111110000000000
000001000000000000000000001001001010000110100000000000
001000001000000000000000000011001010001111110010000000
000000000000001000000000001101101011010111100000000000
001000000000000111000010111111101100001011100010000000

.logic_tile 5 13
010000000000000011100000000001111100001000000000000000
001000000000000000000011100101100000001100000001000000
001000000110000000000110010011011011101000010000000000
000000000000000000000111101101101010101001010000000010
010000000000001001100011100000000001000000100100100000
011000000000000011100110110000001111000000000011000000
000000000000001011100000000001101011000110100000000000
001000001011000111000000000001111111001111110000000000
000000001110001000000000001001100000000001010000000000
001000000000000011000011000011101010000000100010000000
000000000000100001000000000000000000000000100100000000
001000000000010001000000000000001111000000000000100100
000000000000001011100000000000001110000100000100000011
001001000000001011000010100000000000000000000000000000
000000000000100000000010100011001111000010000000000001
001000000000010000000011100101001010000000000000000000

.logic_tile 6 13
010000000000000000000011111011111011101001010100000000
001010100000001111000111111111001011010000000000000010
001000000000000111100111001001101010000001010000000100
000000000000101111000100000111011110000001100000000000
110000000000001111000010100001101100010000000000000100
011000000000000111100000001101001100101001000000000000
000000000000000000000111011011101000000110100000000000
001000000100010001000011101101011101001111110000000000
000000000001001001000111100111001001000000000000000000
001000000000100011100111100101111110000000010000000000
000010000000101001000000010101001101010000000000000000
001110000000010011000010000101101111010010100000000010
001000000000001000000000001000000000000000100000100000
001000000100000011000011111111001000000000000000000000
000001001010001111000011101011111010001101000000000100
001000000000001011000011001001110000001111000000000000

.logic_tile 7 13
010001000000000000000111001011011010010111100000000000
001000100000000111000000001001101011001011100000000000
001001000000101000000000010011101111000000000010000000
000000000001011011000011000000001101101000010000000000
110000000110001001000011100101000000000000000100100000
111000000000000101000110000000000000000001000000000000
000000000110001000000010100111101100000110100000000000
001001000000001111000000001011011110001111110000000000
000000001100000011100010010011101010001000000000000000
001000000000000001000111100111110000001100000010000000
000000000010000000000110010101111101000000000000000000
001000000000000011000110000011111111000100000000000000
000000000000000001100111111001001100010111100000000000
001001000000000111100010110001111000001011100000000000
000000001010000001000000000101001100010111100000000000
001000000000000000000011111011001111000111010000000000

.logic_tile 8 13
010001000000001001000111010000011000010000100100000000
001010000000000111000011111111001011000010100001000000
001000100000010101000000000000011011010000100000000000
000001000000000000000011110101001110000000100000000000
010000000000000111100110010000011010010100000110000000
011010000000001111100011101111011110000110000000100000
000000000000000011100111010101101110010110000100000000
001000000000001101000110000000111101000001000000000010
000000000000000101100110001011101010000000000000000000
001000100000000101000100001111111010000000100000000000
000000000000000000000010100001101100000000000000000000
001000000000100000000010001001101100000000010000000000
000000001110001001100010010111011010000001000110000000
001000000100010001000010111111000000001011000000000000
000000101100001000000110000001011100010111100000000000
001000000000000001000000000001011111000111010000000000

.logic_tile 9 13
010000000000100011100000000011000001000010100000000000
001000000000000000000000000000001101000001000000000000
000000000000000011100000011111011001010111100000000000
000010000000000000000011010001011011000111010000000000
000000000000000001000000000011101100000110000010000000
001010001100000111000000000000100000000001000000000000
000000000000100011100000010101111001000110100000000000
001010000000000000100011000001011110001111110000000000
000001000000000001000010101011000000000001000000000000
001000000000000000000010001001100000000000000000000000
000001000000000000000010010001111110010111100000000000
001010100000000000000111010101111000000111010000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000001011001010000000100000000000
000001000100000001000010000101011110000000000000000000
001000000000000101100000000000000000001000000000000000

.ramb_tile 10 13
010000000000000000000000010011101010100000
001000000000000111000010010001110000000000
001000001010100001000111011101101110000000
000000000000000011100111000001000000000000
010000000000011000000011111011001010000000
111010100000001011000110100011010000000000
000001000000100111000111101001001110100000
001010100001000000000010001101100000000000
000000000001000011100111001101001010000000
001000000000100000100100000001010000000000
000010000000000000000110001101101110000000
001000000000000001000100000111100000000000
000000000000000111100011101011001010000000
001000001010000000000100001001110000000000
110000000000000111100000001111001110000001
111010000000000111000000001001100000000000

.logic_tile 11 13
010000000000000000000010000101100001000000000010000000
001000100100000000000100000000101000000000010000000000
001010000011010000000011000111111100110110000000000000
000000000000011001000000001111001110110000000000000000
110000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000100000010000000000000000011010000100000100000000
001001000000100001000000000011011001010100100000000010
000000000000001000000000000000000000000000000000000000
001000000000000011000010000000000000000000000000000000
000000000001010001000000001000000000000000000000000000
001000001110000000000000001001000000000010000000000000

.logic_tile 12 13
010000000000000000000010101000000000000000000100000000
001000000000000000000100000101000000000010000000000000
001000000000000000000011100000001110000100000100100000
000000000000000000000100000000010000000000000000000000
110000000000000000000000011000000000000010000000100000
101000000000000000000011011101000000000000000000000000
000000000000000011100110000000000000000010000000000000
001000000000000000100000000000001001000000000000000100
000000001010000000000000000111100000000000000100000000
001000000000000000000010110000100000000001000000100000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001001000000000010000000000000
000000000000000111000111100001001011100010000000000000
001000000000000000000100000111111011001000100000000000
010000000000000000000000010011000000000000000100000000
101000000000000000000011100000100000000001000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100011000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000000000001100010110000000000000000000100000000
100000000000000000000010001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010111101000000000010000000000000
000000000000001000000110000000001010000100000100000000
000000000000000001000000000000010000000000000000000000
000000000000000000000000000011001011000010000000000000
000000000000000000000000001011001111000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000001
010000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 2 14
000000000000101000000000010000000000000000100100000000
000000000001000001000010000000001001000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101000000000000000100000000
010000000000000001000000000000000000000001000000000000
000000000000000000000000001001001000000010000000000000
000000000000000000000000000111010000000000000000000000
000000001100100000000000000000000000000000000100100000
000000000001010000000010000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.ramt_tile 3 14
000000000000001000000011111001111100000000
000000000000001111000111110011110000100000
001000000000001000000011100011111010000010
000000000000000011000100000011100000000000
010000000000000001000010000101111100000000
010000000000001001000010010011010000100000
000000000000001001000000000101011010000000
000000000000001101000000000101100000000000
000000000001000001000011000101011100000000
000000000000001001100000000111110000010000
000010000000000000000111100001111010000000
000001000000000001000110001111000000010000
000000000000000001000000000001011100000000
000010000000000000000010010101110000000000
110000000000000011100000000001011010000001
110000001100000000100000001011000000000000

.logic_tile 4 14
000000000000000000000000000111100000000000001000000000
000000000000000111000000000000100000000000000000001000
000000000000001000000000000111000000000000001000000000
000000000000000011000000000000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000001000000000111000000000000000000000000000000000000
000110000000010000000000000001100000000000001000000000
000001000000100000000000000000000000000000000000000000
000000000001100101100000000011000000000000001000000000
000010000000000001100000000000001000000000000000000000
000000000000000101100010110011000000000000001000000000
000000000000000000100011000000001010000000000000000000
000100001110100000000011000011100000000000001000000000
000100000000000000000100000000101000000000000000000000
000000000010000000000000000011100000000000001000000000
000000000000000000000011000000101010000000000000000000

.logic_tile 5 14
000000000000001000000000011101001101000000000000000000
000000100000001011000010110101001000001000000000000000
001000000000001001100111100011100000000000000110000001
000000000000000011000111100000000000000001000010100100
110000001110100011100010101000011101000010000000000000
110000000000010111100100000111001010000000000000000000
000000000000000101000000010011001011100000000000000000
000000000000000000100011001111011000000000000000000000
000000000000101101100010000011011010000000000000000000
000000000001010001100010000000110000001000000000000000
000000000000000011100010001001101011100000000000000000
000000000000000001000000001001101101000000000000000000
000000000000100111000010000101001100000000000000000000
000000000001011111000110000001001001000000100000000000
000000000000000101100000000111001100010111100000000000
000000000000000000100000001011011110001011100000000000

.logic_tile 6 14
000001000000000111100110011001001011000000000000000000
000110100001000000000111111111011010000000100000000000
001000000000001001100110011101101000000000000000000000
000000000000000101000111101111111001000000010000000000
110000000000001111100011100101101100010110100000000000
000000000000100111100010000000001100100000000000000000
000000000000000111100110110101000001000001010000000000
000000000001000101100011000101001101000011010000000000
000000000000001111000110001011011001000000000000000000
000000000001000111000110000001111101001000000000000000
000000100000000001000110101001101011010110000000000000
000001000000000000000110100011111110111111100000000000
000000000000001000000000000001111010010110000110000000
000000000000000001000000000000011101000001000010000000
000000000000000001000111010000011110010110100000000001
000000000000001101000110110111001100010000000000100000

.logic_tile 7 14
000000000000000111110111100111111110000000000000000000
000010101000100101000100001111011000000000100000000000
001000000000000101000010110101100000000010110000000000
000000000000001001000111100001001110000010100000000010
110000000001001001100111000111011001000010100000000010
010000000000001011000000000000001100100001010010000000
000000000000001001100111100001111111000000000000000000
000000100000000111000000001001001010001000000000000000
000100000000000011100111110101001100010010100100000000
000100000000000000000011100000001010100000000000000000
000001001000001000000010010001111101000000000000000000
000010000000000011000011011011111001000100000000000000
000000000000000000000110000000011101010000000000000000
000000100000000001000100000000011111000000000000000000
000000000110000001000010010101101010001001000010000001
000000000000000101100010000011110000000111000000000000

.logic_tile 8 14
000000000001010111000000000001001111101000000000000000
000010101110001101000000000101001111101110000000000000
001000000000000101000000011001100000000001000000000000
000000000000000000000011001101101100000010100010000000
110100000000101101100111110011011100000100000000000000
000100000001000001010011011101000000001100000010000000
000000000000001011100000011001011100110110000000000000
000000100001011001100011011011011000110000000000000000
000011001000000011000000000001101100000000000000000001
000011100110101111000000000000001111001001010000000000
000000000000001001000111100011101100001001000100000000
000000001000000111000011000101000000000101000000000001
000000001110000101000010000101111111010000000000000000
000000000001001011000000000111001010000000000000000000
000000000000010001100111100111100000000000000000000001
000000000000000111000000001101000000000001000010000000

.logic_tile 9 14
000010001000000000000111000101100000000000000000000000
000001000001010000000000000000001110000000010000000000
001000000000001101100000001101011110001001000100000000
000000000000101001000000000001100000001010000001000000
110001000000110111000110100000001001010000000000000000
000010101000110000100000000000011010000000000001000000
000000000000000001100000001000000000000000000000000000
000010000000000001100000001111001001000000100001000000
000000000001110000000010000000001100000000100000000001
000000000001110000000000000000011010000000000001000100
000000001110000000000000000011100001000000000010000000
000000000000000101000000000000001010000000010000000000
000000000100000101000000001000001000000000000000000000
000000000000000101000000000001010000000100000001000000
000000001010000111100000011000000000000000000000000000
000000000000000000000010100101001110000000100000000000

.ramt_tile 10 14
000000000000000111100000000111001110100000
000000000000000111100000000101100000000000
001000000000001000000111011001001100000000
000001000000000101000011100011000000000100
110000000000000011100010001001001110100000
010000000000000000000000001011000000000000
000010100000000011100110001111001100000000
000000001010000000100110001011100000000000
000000000000001011100000011101101110000000
000000000000001001100011101101100000000000
000001000000000111000010000101001100000000
000000100000000000100111110011100000000100
000000000000001000000110111111101110000000
000000000000001001000011111001100000000000
010000000000000000000000011001101100010000
110000000000000000000011101001000000000000

.logic_tile 11 14
000000000000000001100000000111011101100010010000000000
000000000000000000000000000111001001100001010000000000
001000000001000101000110110011011001110010100000000000
000000000000100000000111011111111111110000000000000000
110000001000000000000000011011000001000000010100000000
000000000000000000010010000111101111000001110000000000
000000000000000001100010001000011010000100000000000000
000000000000001111000000001011000000000000000001000100
000000000000001000000010011101000000000000010100000000
000000000000000001000011110111101100000001110000000100
000000100100000111000111001000011110010000000100000000
000001001010000000100000000001001000010010100000000010
000000000000001111100000010101011100000000000010100110
000000001100000111100011100000110000000001000001000100
000000000000000001000110001001111011100000010000000000
000000001010000000000010000101111001100010110000000000

.logic_tile 12 14
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011000000100000100000010
100000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
001000000000000000000000001011111001000000000000100000
000000000000000101000000001101001101000000100000000000
010000000000000000000000000000011100000100000100000000
100000000000000000000010100000010000000000000000000000
000000000000000000000000010000011100000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010000000001000000000000000000000
000000000000001000000110000111001100000000000000000000
000000000000000001000000000111111011000100000000100000
000000000000001000000110000000001110000100000100000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000000111000000000000000100000000
100000000000000000000000000000100000000001000000000000

.logic_tile 2 15
000000000000000000000000001111111000001110000000000100
000000000000000000000000000011111101001000000000000000
001000000000000000000111100000011011000110100000000001
000000000000000000000000000000001101000000000010000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000111010000000001000010100000000000
000000000000000000000011010111001101000010000000000001
000000000000000000000000000111111010010110000000000000
000000000000000000000010000000011011000001000000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000100000000000000000000001000000000000000000100000010
000100000000000001000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010000000000000000000000000000000

.ramb_tile 3 15
000100000000000000000011100101101000000001
000100000000000000000011100101110000000000
001000000000001111100111111101011010100000
000000000000000111100111010111110000000000
110000000000001001000011111011001000000000
010000000000001111000111010111010000000100
000000000000000001000111111001011010000000
000000000000000000000011110011110000100000
000000000000000001000000010101001000000000
000000000000000001000011000011010000100000
000000000000000001000000001001111010000000
000000000000000000000010001001110000100000
000000000000000000000000001001101000000001
000000000000000000000000000001010000000000
010000000000000001000000000011111010000000
110000000000000001000000001101110000100000

.logic_tile 4 15
000000000000000000000000010001100001000000001000000000
000000000000000000000011010000001101000000000000010000
000000000000000011100000000101100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000001110000000000000000011100001000000001000000000
000001000000000001000000000000001010000000000000000000
000000000000000011100000000101100001000000001000000000
000000001010000000000000000000001101000000000000000000
000000000010000101100011000011000001000000001000000000
000000000000000000100100000000001010000000000000000000
000000100000000101100011000101100000000000001000000000
000001000000000000100111000000001010000000000000000000
000000000100000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000011000111100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 5 15
000000000000001011100010110001011111000010000000000000
000000000000000011000010000001001111000000000000000000
001000000000001111000011000011101001100000000000000000
000000000001001001000000000101111011000000000010000000
010000000000001111100111000001101010000010000000000000
000000000000000001100110001101111010000000000000000000
000000000000000011100111101011011111000000000000000000
000000000000001001100110100111111000000100000000000000
000000000000000000000000011101100001000011010000000000
000010100000000000000010111101001000000011000000100000
000000000000000000000000000000011110001100110100000000
000000000000000000000010110000000000110011000000000000
000000000000000101000000001001001110100000000000000000
000000000000000000100011010101111110000000000000000000
110000000000000001100010101000000000000010000000000010
000000000000001101000100000111000000000000000000000000

.logic_tile 6 15
000001000000001101000110001000011011000000000000000000
000010100000000001000110101101011100000110100000000000
001000000010000001100010100111111100000110000000000001
000000000000000000000000000000101001101001000000000100
010000000000000011000010101011000000000001010100000000
110000000000000000000011111011001010000010010000000010
000000000000000000000010000011100001000001000000000000
000000000001010000000011110001001100000010100000000000
000001000000000001100110010101001100000000100100000000
000010000000000000000010000000111010001001010000000010
000000000000101001000000010001001011010100100100000010
000000000000010011000010000000001110000000010000000000
000000000000000000000000000000011000010100000100000000
000001000000000000000000000101001001010000100000100000
000000000100001000000111100101001101010100000100000000
000000000001010001000100000000011001100000010000100000

.logic_tile 7 15
000000000000000000000110101000000001000000100011000000
000000000001010000000011110101001001000000000000000100
001000000000000111100000000101100001000001010100100101
000000000000000111000010111101101011000001100000000000
110100000000000001000111011001101000100010010000000000
000100000000000101000010000111011100010010100000000000
000100000000000111000011100101111010000100000010100000
000010000000000000000010000000010000000000000001000000
000000000000011000000000010001111110110000000000000000
000000000000101101000010011011001100110110000000000000
000000000000000000000000000101001000000001000000000000
000000000000000000000000000101010000000110000010000001
000000000000000000000000000111100000000001000000000000
000000000000000000000000001101100000000000000000000000
000000000000000001000000000001101010000000000000000000
000000000000000001000010000000010000001000000000000000

.logic_tile 8 15
000000000010000001100110001111100000000001000000000000
000000000000000000000011101101101110000010100000000000
001000000000000000000110011101111100000100000100000000
000000000000000000000011101001010000001101000000000000
010000000000000101000011101000001111010000100100000000
010010100000000000000110100101001100000010100000000000
000000000000000011000111000011011010000000100100000000
000000000000000000000110100000101000101000010000000000
000000000000100000000000011000000000000000000000000000
000000000001000001000010011001001100000000100000000000
000000000000001000000000010000011010010100100110000000
000000000000001001000010001101001001000000100000000010
000000000000001001000000011000001110010100000100000000
000000000000000001000010000101011010000110000000000000
000000100000000000000000011101000001000000100000000000
000001000000000000000010111111101011000000110000000001

.logic_tile 9 15
000000000000000000000000000000001011010000000000000000
000000000000000000000000000000001101000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001101000000100000000000
000000000000001000000000000111001010000000000000000000
000000000000001011000000000000000000001000000000000100
000000000000000000000010111000000000000010100000000000
000000000000000000000111010011001111000010000000000000
000010000000000000000010100000001010010000000000000000
000001000000000001000010100000001101000000000000000100
000000000000000101000000010111100000000000000000000000
000000000000000000100010100000001010000000010000000001
000000000100000000000000001000000000000000000000000001
000000000000000101000010001101001100000010000001000000
000000000000000101100000001000000001000010100000000000
000000000000000000000000001101001100000010000000000000

.ramb_tile 10 15
000000000000000011100110110101001000000000
000000000000001001100011000111110000000000
001000000000000111000000000001001010000000
000100000000000000100011100011110000000000
110001000001010001000110110001001000000000
010010000001101001000011010011010000001000
000000000000000001000111110101001010100000
000010000010000111100110100101010000000000
000000000000001001000000000101101000000000
000000000000000111000010010001110000000000
000000000000000000000000011101101010000000
000000000000000000000011000101110000000000
000000000101010111000000001001101000000000
000000000000100000000000001011010000000000
010000000000000000000000011001101010000000
110000000000000000000011011111110000000001

.logic_tile 11 15
000000000110000000000000000101101011110010100000000000
000000000000000000000000000101101011110000000000000000
001000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
100000000000000011100000000000000000000000000000000000
000000000000000000000010011000000000000000000100100000
000000000000000000000011101001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000101000000
000000000000000000000000001101000000000010000000000000
010000000000000000000000010111100000000000000100000000
100000000000000000000010000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011110000010000000000000
000000000000000000000000000111110000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
010000000000000001000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000011110111001100000000
000000000000000000000011000111110000100000
001000000000000001000000000111001100000001
000000000000001011100000000011110000000000
010000000000000000000010000001101100000000
010001000000000001000110000011010000100000
000000000000000011100011100101001100000001
000000000000000000100000000101110000000000
000000000000000001000110011101001100000010
000000000000000001000111001011110000000000
000000000000000000000110100101101100000000
000000000000000000000110001001110000010000
000000000000100001000010011111101100001000
000000000001000000100111010001110000000000
010000000000000111000000011111101100000001
110000000000000000100011001011010000000000

.logic_tile 4 16
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010000
001000000000000000000000010111100001000000000000000000
000000000000000000000011110000001011000000010000000000
010000000000000000000000001000011111010100000000000100
000001000000000000000000001011001001010100100000000000
000000000000000000000000011000000000000010000000100100
000000000000000000000010001011000000000000000000000000
000000000000000000000000010000011110000010000100000000
000000000000000000000010110000001110000000000000000000
000000000000000011000110000000000000000000000000000000
000000000000001011000011000000000000000000000000000000
000000000000000011000011000111011101000010000000000000
000000000000001011000000001011001100000000000000000000
000000000000001101100000001000001110000010000100000000
000000000000000101100000000111010000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000010100000000000000000000000000000
000100000000001000000000000000000000000000000000000000
000100000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000001001000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000100000
001000000000001011000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
010000000000000000000000001000011110000100000000000000
100000000000000000000000000001010000000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000

.logic_tile 7 16
000010001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000001100010001101000001000001010100000001
000000000000000101000100000001001110000001100000000000
110000000000001101000000000000000000000000000000000000
000000001100001011000000000000000000000000000000000000
000000000000000000000000000111000000000000000010000101
000000100000000000000000000101000000000001000001000000
000001000000101000000000000000000000000000000000000000
000000100001001001000000000000000000000000000000000000
000000000000000000000000001011011110110010100000000000
000000000000000000000000001001011111110000000000000000
000000000000000001100000001111100000000001110100000000
000001000010000000000010000001001110000000100000000001
000000000000000000000011000000000000000000000000000000
000000000000001001000100000000000000000000000000000000

.logic_tile 8 16
000000001100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000011100000010001001011100100010000000000
000000000000000000100010100011111000010100100000000000
110000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001111100111001001101110001000000100000001
000000000000000111110100000111100000001101000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000000000000
000000000000000000000000000000010000000000000000000000
000000000001000001100110001101111000101001000000000000
000000000000000000000000001111001001010101000000000000
000000000000000000000110100101101110000100000000000010
000000000000000111000100000000010000000000000010000011

.logic_tile 9 16
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110100000000000000000000000000000
000000001110001001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000001010100000000
000000000000000000000000001101101010000001100010000001

.ramt_tile 10 16
000000000000000001000111001001011100000000
000000000000000000100010000011010000000000
001000000000000000000000000111011110000000
000000000000000000000010010011010000000100
010000000000001011100011001111111100000000
010000000000000011000000001101010000000000
000000000000001000000010001011111110000000
000000000000000111000100000011110000000000
000000000000000111000111000001011100000000
000000000000000000100000001111110000000100
000000000000001001000110000001111110000000
000000000000000011000110000101110000000001
000000000000010111000010000101111100100000
000000000000100000000000001101010000000000
110000000000000001000110000101011110000000
110000000000000001000100001011010000010000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001111101010001000000100000000
000000000000000000000000001011100000001110000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000000010000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000000010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 10 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
a0230e1300efa0230e1300efa0230e1300efa0230e1303b703130eb305b70f37
00efa023ae03859300ef00efa023ae03859300efa023ae0300ef00ef00ef00ef
00ef00efa023ae03859300ef00efa023ae03859300ef00efa023ae03859300ef
00000000f06f0eb380e70eb31ee38e9300efa0230e1300ef00efa023ae038593
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
01c300d00ac001c302400b8001c302400c4001c3024000f06800000000c0c100
064001c3000500450740078001c300050045088001c300050940098009c00a00
0240028001c300050045038003c001c30005004504c0050001c3000500450600
00000000ffdf000000000000ffd3001e004001c307a00100014001c300050045
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 i_clk$SB_IO_IN
.sym 1 wb_clk_$glb_clk
.sym 2 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5629_$glb_ce
.sym 3 wb_rst_$glb_sr
.sym 4 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971_$glb_ce
.sym 5 $abc$8097$auto$rtlil.cc:1969:NotGate$7787_$glb_sr
.sym 6 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 7 i_clk$SB_IO_IN_$glb_clk
.sym 8 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6125_$glb_ce
.sym 37 i_clk$SB_IO_IN
.sym 39 clock_gen.pll.rst_reg[0]
.sym 44 $PACKER_GND_NET
.sym 49 servant.cpu.waddr[1]
.sym 50 servant.cpu.waddr[2]
.sym 51 servant.cpu.waddr[3]
.sym 52 tx_to_ble.clock_count[1]
.sym 56 $PACKER_GND_NET
.sym 93 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 133 i_clk$SB_IO_IN
.sym 177 $abc$8097$auto$ice40_ffinit.cc:141:execute$7767
.sym 178 $abc$8097$new_n968_
.sym 179 $abc$8097$auto$ice40_ffinit.cc:141:execute$7759
.sym 181 $abc$8097$auto$ice40_ffinit.cc:141:execute$7763
.sym 182 $abc$8097$auto$ice40_ffinit.cc:141:execute$7771
.sym 183 $abc$8097$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/servant/uart_tx.v:65$109.$4\buffer[7:0][0]_new_inv_
.sym 184 $abc$8097$auto$ice40_ffinit.cc:141:execute$7783
.sym 190 servant.cpu.raddr[6]
.sym 191 my_adr[16]
.sym 214 servant.cpu.waddr[3]
.sym 221 servant.cpu.cpu.rd_addr[4]
.sym 234 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 256 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 293 $abc$8097$techmap\tx_to_ble.$add$src/servant_1.2.1/servant/uart_tx.v:77$113_Y[2]
.sym 295 clock_gen.pll.rst_reg[1]
.sym 296 clock_gen.pll.rst_reg[1]
.sym 297 $abc$8097$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/servant/uart_tx.v:65$109.buffer[0]_new_inv_
.sym 298 $abc$8097$new_n967_
.sym 300 tx_to_ble.state[0]
.sym 303 servant.cpu.raddr[8]
.sym 316 servant.wb_gpio_rdt
.sym 317 my_adr[19]
.sym 323 $abc$8097$new_n1763_
.sym 405 servant.mdu_rs1[21]
.sym 406 servant.mdu_rs1[23]
.sym 407 servant.mdu_rs1[19]
.sym 410 servant.mdu_rs1[20]
.sym 412 servant.mdu_rs1[22]
.sym 414 clock_gen.pll.rst_reg[1]
.sym 419 my_adr[1]
.sym 425 tx_to_ble.data_index[0]
.sym 431 tx_to_ble.data_index[1]
.sym 438 $abc$8097$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/servant/uart_tx.v:65$109.buffer[0]_new_inv_
.sym 487 i_clk$SB_IO_IN
.sym 519 $abc$8097$new_n1148_
.sym 520 servant.cpu.rf_ram_if.rreq_r
.sym 522 $abc$8097$new_n1147_
.sym 523 wb_mem_ack
.sym 524 $abc$8097$new_n1152_
.sym 525 $abc$8097$new_n1151_
.sym 528 servant.wb_timer_rdt[1]
.sym 548 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[2]
.sym 574 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 575 servant.cpu.cpu.bufreg_en
.sym 595 adr[7]
.sym 633 servant.mdu_rs1[27]
.sym 634 servant.mdu_rs1[18]
.sym 635 $abc$8097$new_n1150_
.sym 636 servant.mdu_rs1[26]
.sym 637 servant.mdu_rs1[28]
.sym 638 servant.mdu_rs1[24]
.sym 640 servant.mdu_rs1[25]
.sym 642 rx_done
.sym 645 servant.mdu_rs1[0]
.sym 647 recieve
.sym 653 adr[3]
.sym 659 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 662 dat[10]
.sym 665 adr[8]
.sym 667 servant.wb_ibus_ack
.sym 677 recieve
.sym 680 servant.mdu_rs1[1]
.sym 711 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6512
.sym 746 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[0]
.sym 747 servant.cpu.cpu.cnt_en
.sym 748 $abc$8097$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$449_Y_new_
.sym 749 servant.cpu.cpu.state.o_cnt_r[0]
.sym 751 servant.cpu.rf_ram_if.rgnt
.sym 752 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$695_Y_new_
.sym 753 servant.cpu.cpu.state.stage_two_req
.sym 756 dat[23]
.sym 759 $abc$8097$ram.we[3]_new_
.sym 766 $abc$8097$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$656_Y_new_inv_
.sym 774 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 793 servant.wb_ibus_ack
.sym 801 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 823 dat[18]
.sym 824 $PACKER_VCC_NET
.sym 825 adr[9]
.sym 830 i_clk$SB_IO_IN
.sym 836 i_clk$SB_IO_IN
.sym 856 i_clk$SB_IO_IN
.sym 861 servant.cpu.cpu.mem_bytecnt[0]
.sym 862 servant.cpu.cpu.mem_bytecnt[1]
.sym 863 servant.cpu.cpu.state.o_cnt_r[2]
.sym 865 servant.cpu.cpu.state.o_cnt_r[3]
.sym 866 servant.cpu.cpu.state.o_cnt_r[1]
.sym 867 servant.cpu.cpu.cnt_done
.sym 885 dat[26]
.sym 892 servant.cpu.raddr[3]
.sym 897 servant.cpu.rf_wreq
.sym 898 $abc$8097$new_n1307_
.sym 904 servant.cpu.rf_ram_if.rcnt[0]
.sym 914 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6716
.sym 915 adr[3]
.sym 916 $abc$8097$servant.cpu.cpu.ctrl.offset_a_new_
.sym 922 i_clk$SB_IO_IN
.sym 926 servant.cpu.raddr[0]
.sym 938 adr[4]
.sym 944 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971
.sym 968 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971
.sym 974 $abc$8097$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$398_Y_new_
.sym 975 $abc$8097$servant.cpu.cpu.ctrl.i_utype_new_
.sym 976 $abc$8097$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$394_Y_new_
.sym 977 $abc$8097$servant.cpu.cpu.ctrl.offset_b_new_
.sym 978 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 979 servant.cpu.cpu.state.o_cnt[2]
.sym 980 $abc$8097$new_n1345_
.sym 981 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 1006 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 1007 servant.cpu.rf_ram_if.wcnt[0]
.sym 1009 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 1012 servant.cpu.cpu.bufreg_en
.sym 1018 servant.mdu_op[0]
.sym 1024 servant.cpu.rf_ram_if.wcnt[0]
.sym 1025 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971
.sym 1029 servant.cpu.cpu.cnt_done
.sym 1035 servant.cpu.cpu.cnt_done
.sym 1049 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 1053 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 1088 $abc$8097$new_n1778_
.sym 1089 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$6952[1]_new_
.sym 1090 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6950
.sym 1091 $abc$8097$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 1092 servant.cpu.wdata0
.sym 1093 $abc$8097$new_n1344_
.sym 1094 servant.cpu.cpu.csr.mie_mtie
.sym 1095 $abc$8097$new_n1134_
.sym 1114 servant.cpu.rdata0
.sym 1121 $abc$8097$servant.cpu.cpu.alu.result_lt_new_inv_
.sym 1125 servant.cpu.rdata0
.sym 1132 dat[27]
.sym 1138 servant.cpu.cpu.mem_bytecnt[1]
.sym 1143 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 1164 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 1165 servant.cpu.cpu.decode.opcode[2]
.sym 1167 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[14]
.sym 1203 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$245_Y_new_
.sym 1204 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6938
.sym 1205 $abc$8097$servant.cpu.cpu.csr.mcause_new_
.sym 1207 $abc$8097$new_n1777_
.sym 1208 servant.wb_ibus_adr[31]
.sym 1227 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$577_Y_new_
.sym 1233 dat[21]
.sym 1235 servant.cpu.cpu.csr.mie_mtie
.sym 1242 $abc$8097$new_n1774_
.sym 1245 $abc$8097$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 1268 dat[18]
.sym 1289 to_pc$SB_IO_OUT
.sym 1302 to_pc$SB_IO_OUT
.sym 1316 servant.wb_ibus_adr[29]
.sym 1319 servant.wb_ibus_adr[28]
.sym 1321 $abc$8097$new_n1155_
.sym 1322 servant.wb_ibus_adr[30]
.sym 1323 $abc$8097$new_n1153_
.sym 1325 dat[28]
.sym 1327 wb_mem_rdt[26]
.sym 1344 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 1358 to_pc$SB_IO_OUT
.sym 1374 servant.cpu.cpu.jump
.sym 1430 servant.wb_ibus_adr[17]
.sym 1431 servant.wb_ibus_adr[18]
.sym 1432 servant.wb_ibus_adr[27]
.sym 1433 servant.wb_ibus_adr[19]
.sym 1434 servant.wb_ibus_adr[26]
.sym 1435 $abc$8097$new_n1154_
.sym 1436 servant.wb_ibus_adr[16]
.sym 1443 servant.cpu.cpu.new_irq
.sym 1446 adr[6]
.sym 1460 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6959
.sym 1489 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 1544 servant.wb_ibus_adr[21]
.sym 1545 $abc$8097$new_n1156_
.sym 1546 servant.wb_ibus_adr[22]
.sym 1547 servant.wb_ibus_adr[24]
.sym 1548 servant.wb_ibus_adr[25]
.sym 1549 $abc$8097$new_n1157_
.sym 1550 servant.wb_ibus_adr[20]
.sym 1551 servant.wb_ibus_adr[23]
.sym 1556 servant.mdu_rs1[13]
.sym 1578 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 1659 servant.wb_ibus_adr[13]
.sym 1660 servant.wb_ibus_adr[14]
.sym 1662 $abc$8097$new_n1164_
.sym 1664 servant.wb_ibus_adr[15]
.sym 1684 my_adr[19]
.sym 1779 adr[8]
.sym 1795 servant.wb_ibus_adr[13]
.sym 1848 $PACKER_GND_NET
.sym 1868 $PACKER_GND_NET
.sym 1881 $abc$8097$auto$wreduce.cc:455:run$1258[2]
.sym 1882 $abc$8097$auto$wreduce.cc:455:run$1258[3]
.sym 1883 $abc$8097$auto$wreduce.cc:455:run$1258[4]
.sym 1884 $abc$8097$auto$wreduce.cc:455:run$1258[5]
.sym 1885 $abc$8097$auto$wreduce.cc:455:run$1258[6]
.sym 1886 tx_to_ble.clock_count[3]
.sym 1900 servant.cpu.cpu.mem_bytecnt[1]
.sym 1947 tx_to_ble.data_index[2]
.sym 1971 $PACKER_GND_NET
.sym 1994 clock_gen.pll.locked
.sym 2004 clock_gen.pll.locked
.sym 2033 $PACKER_GND_NET
.sym 2049 wb_clk_$glb_clk
.sym 2052 clock_gen.pll.locked
.sym 2063 data_to_ble[2]
.sym 2064 servant.cpu.waddr[7]
.sym 2065 data_to_ble[4]
.sym 2066 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6095
.sym 2067 servant.cpu.waddr[6]
.sym 2068 servant.cpu.waddr[8]
.sym 2069 servant.cpu.waddr[5]
.sym 2070 servant.cpu.waddr[9]
.sym 2071 tx_to_ble.clock_count[6]
.sym 2075 clock_gen.pll.rst_reg[0]
.sym 2076 $abc$8097$auto$wreduce.cc:455:run$1258[6]
.sym 2078 servant.wb_timer_rdt[3]
.sym 2085 servant.cpu.waddr[2]
.sym 2101 servant.cpu.raddr[2]
.sym 2102 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 2103 servant.cpu.rf_ram_if.rcnt[0]
.sym 2109 $PACKER_VCC_NET
.sym 2115 $PACKER_VCC_NET
.sym 2117 tx_to_ble.data_index[1]
.sym 2119 tx_to_ble.state[1]
.sym 2126 $abc$8097$new_n1290_
.sym 2127 servant.cpu.raddr[3]
.sym 2128 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 2137 servant.cpu.waddr[2]
.sym 2142 clock_gen.pll.rst_reg[0]
.sym 2155 servant.cpu.raddr[3]
.sym 2156 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 2165 tx_to_ble.clock_count[1]
.sym 2168 servant.cpu.raddr[2]
.sym 2170 servant.cpu.rf_ram_if.rcnt[0]
.sym 2174 servant.cpu.raddr[1]
.sym 2176 $PACKER_VCC_NET
.sym 2177 servant.cpu.raddr[0]
.sym 2178 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 2179 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6095
.sym 2183 $PACKER_VCC_NET
.sym 2184 $nextpnr_ICESTORM_LC_14$O
.sym 2187 servant.cpu.rf_ram_if.rcnt[0]
.sym 2190 $auto$alumacc.cc:474:replace_alu$1371.C[2]
.sym 2192 servant.cpu.raddr[0]
.sym 2196 $auto$alumacc.cc:474:replace_alu$1371.C[3]
.sym 2198 $PACKER_VCC_NET
.sym 2199 servant.cpu.raddr[1]
.sym 2200 $auto$alumacc.cc:474:replace_alu$1371.C[2]
.sym 2202 $auto$alumacc.cc:474:replace_alu$1371.C[4]
.sym 2204 servant.cpu.raddr[2]
.sym 2205 $PACKER_VCC_NET
.sym 2206 $auto$alumacc.cc:474:replace_alu$1371.C[3]
.sym 2209 $PACKER_VCC_NET
.sym 2210 servant.cpu.raddr[3]
.sym 2212 $auto$alumacc.cc:474:replace_alu$1371.C[4]
.sym 2215 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 2216 tx_to_ble.clock_count[1]
.sym 2231 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6095
.sym 2232 i_clk$SB_IO_IN_$glb_clk
.sym 2233 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 2234 $abc$8097$auto$ice40_ffinit.cc:141:execute$7755
.sym 2235 $abc$8097$auto$ice40_ffinit.cc:141:execute$7751
.sym 2236 $abc$8097$auto$ice40_ffinit.cc:141:execute$7775
.sym 2237 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6047
.sym 2238 $abc$8097$new_n1763_
.sym 2239 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[1]
.sym 2240 $abc$8097$new_n955_
.sym 2241 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 2247 servant.cpu.cpu.rd_addr[3]
.sym 2248 tx_to_ble.clock_count[1]
.sym 2250 servant.cpu.cpu.rd_addr[2]
.sym 2253 servant.cpu.rf_ram_if.wcnt[0]
.sym 2259 servant.cpu.waddr[1]
.sym 2260 servant.cpu.raddr[1]
.sym 2261 wb_mem_rdt[1]
.sym 2263 servant.cpu.raddr[0]
.sym 2264 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 2265 wb_mem_rdt[6]
.sym 2267 servant.cpu.waddr[0]
.sym 2271 clock_gen.pll.rst_reg[1]
.sym 2289 $abc$8097$auto$ice40_ffinit.cc:141:execute$7759
.sym 2291 $abc$8097$auto$ice40_ffinit.cc:141:execute$7763
.sym 2292 $abc$8097$auto$ice40_ffinit.cc:141:execute$7771
.sym 2297 data_to_ble[4]
.sym 2299 $abc$8097$auto$ice40_ffinit.cc:141:execute$7763
.sym 2300 $abc$8097$new_n1763_
.sym 2301 tx_to_ble.data_index[2]
.sym 2302 $abc$8097$auto$ice40_ffinit.cc:141:execute$7783
.sym 2306 data_to_ble[3]
.sym 2307 tx_to_ble.data_index[1]
.sym 2309 data_to_ble[5]
.sym 2310 data_to_ble[7]
.sym 2311 $abc$8097$auto$ice40_ffinit.cc:141:execute$7767
.sym 2313 $abc$8097$auto$ice40_ffinit.cc:141:execute$7775
.sym 2314 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6047
.sym 2315 data_to_ble[1]
.sym 2316 $abc$8097$auto$ice40_ffinit.cc:141:execute$7771
.sym 2317 $abc$8097$new_n955_
.sym 2318 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 2320 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 2321 $abc$8097$auto$ice40_ffinit.cc:141:execute$7767
.sym 2322 data_to_ble[5]
.sym 2323 $abc$8097$new_n955_
.sym 2326 $abc$8097$auto$ice40_ffinit.cc:141:execute$7771
.sym 2327 $abc$8097$auto$ice40_ffinit.cc:141:execute$7759
.sym 2328 tx_to_ble.data_index[2]
.sym 2329 tx_to_ble.data_index[1]
.sym 2332 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 2333 data_to_ble[3]
.sym 2334 $abc$8097$auto$ice40_ffinit.cc:141:execute$7759
.sym 2335 $abc$8097$new_n955_
.sym 2344 $abc$8097$auto$ice40_ffinit.cc:141:execute$7763
.sym 2345 $abc$8097$new_n955_
.sym 2346 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 2347 data_to_ble[4]
.sym 2350 $abc$8097$new_n955_
.sym 2351 $abc$8097$auto$ice40_ffinit.cc:141:execute$7771
.sym 2352 data_to_ble[7]
.sym 2353 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 2356 $abc$8097$new_n1763_
.sym 2357 $abc$8097$auto$ice40_ffinit.cc:141:execute$7775
.sym 2358 tx_to_ble.data_index[1]
.sym 2359 $abc$8097$auto$ice40_ffinit.cc:141:execute$7763
.sym 2362 data_to_ble[1]
.sym 2363 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 2364 $abc$8097$new_n955_
.sym 2365 $abc$8097$auto$ice40_ffinit.cc:141:execute$7783
.sym 2366 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6047
.sym 2367 i_clk$SB_IO_IN_$glb_clk
.sym 2369 $abc$8097$techmap\tx_to_ble.$procmux$1116_Y[2]_new_inv_
.sym 2370 data_to_ble[6]
.sym 2371 data_to_ble[0]
.sym 2372 data_to_ble[3]
.sym 2373 data_to_ble[1]
.sym 2374 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[0]
.sym 2375 data_to_ble[5]
.sym 2376 data_to_ble[7]
.sym 2385 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[5]
.sym 2391 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 2393 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 2394 $abc$8097$new_n1141_
.sym 2397 servant.cpu.cpu.state.init_done
.sym 2398 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 2399 servant.cpu.cpu.cnt_en
.sym 2401 $0\tx_active[0:0]
.sym 2404 servant.cpu.rf_ram_if.rcnt[0]
.sym 2409 clock_gen.pll.rst_reg[1]
.sym 2412 $abc$8097$new_n1157_
.sym 2416 servant.mdu_rs1[24]
.sym 2422 $abc$8097$auto$ice40_ffinit.cc:141:execute$7767
.sym 2423 tx_to_ble.data_index[2]
.sym 2425 clock_gen.pll.rst_reg[0]
.sym 2427 tx_to_ble.data_index[0]
.sym 2428 $abc$8097$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/servant/uart_tx.v:65$109.$4\buffer[7:0][0]_new_inv_
.sym 2429 tx_to_ble.data_index[1]
.sym 2431 $abc$8097$new_n968_
.sym 2434 clock_gen.pll.rst_reg[1]
.sym 2435 tx_to_ble.data_index[0]
.sym 2437 $abc$8097$auto$ice40_ffinit.cc:141:execute$7783
.sym 2445 $abc$8097$new_n967_
.sym 2454 $nextpnr_ICESTORM_LC_9$O
.sym 2457 tx_to_ble.data_index[0]
.sym 2460 $auto$alumacc.cc:474:replace_alu$1350.C[2]
.sym 2463 tx_to_ble.data_index[1]
.sym 2468 tx_to_ble.data_index[2]
.sym 2470 $auto$alumacc.cc:474:replace_alu$1350.C[2]
.sym 2482 clock_gen.pll.rst_reg[0]
.sym 2485 clock_gen.pll.rst_reg[1]
.sym 2491 $abc$8097$new_n968_
.sym 2492 $abc$8097$new_n967_
.sym 2493 $abc$8097$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/servant/uart_tx.v:65$109.$4\buffer[7:0][0]_new_inv_
.sym 2494 tx_to_ble.data_index[0]
.sym 2497 tx_to_ble.data_index[2]
.sym 2498 $abc$8097$auto$ice40_ffinit.cc:141:execute$7767
.sym 2499 tx_to_ble.data_index[1]
.sym 2500 $abc$8097$auto$ice40_ffinit.cc:141:execute$7783
.sym 2502 wb_clk_$glb_clk
.sym 2504 servant.cpu.cpu.state.init_done
.sym 2506 $0\tx_active[0:0]
.sym 2508 servant.cpu.waddr[0]
.sym 2510 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[0]
.sym 2511 servant.cpu.cpu.state.misalign_trap_sync
.sym 2513 tx_to_ble.data_index[2]
.sym 2518 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[9]
.sym 2519 adr[2]
.sym 2520 wb_mem_rdt[5]
.sym 2521 tx_to_ble.data_index[2]
.sym 2524 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 2526 clock_gen.pll.rst_reg[1]
.sym 2527 dat[11]
.sym 2530 servant.cpu.rf_ram_if.rcnt[0]
.sym 2533 clock_gen.pll.rst_reg[1]
.sym 2535 servant.cpu.cpu.state.misalign_trap_sync
.sym 2537 servant.cpu.cpu.state.init_done
.sym 2539 $abc$8097$ram.i_wb_cyc_new_inv_
.sym 2540 servant.mdu_rs1[19]
.sym 2551 servant.cpu.rf_ram_if.rreq_r
.sym 2564 servant.mdu_rs1[22]
.sym 2566 servant.mdu_rs1[23]
.sym 2570 servant.mdu_rs1[20]
.sym 2581 servant.mdu_rs1[21]
.sym 2583 servant.mdu_rs1[24]
.sym 2584 servant.cpu.cpu.bufreg_en
.sym 2591 servant.mdu_rs1[22]
.sym 2596 servant.mdu_rs1[24]
.sym 2602 servant.mdu_rs1[20]
.sym 2622 servant.mdu_rs1[21]
.sym 2635 servant.mdu_rs1[23]
.sym 2636 servant.cpu.cpu.bufreg_en
.sym 2637 wb_clk_$glb_clk
.sym 2639 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6512
.sym 2640 servant.wb_ibus_ack
.sym 2641 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 2642 servant.cpu.rf_ram_if.wen0_r
.sym 2644 recieve
.sym 2645 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 2647 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[1]_new_inv_
.sym 2648 $abc$8097$auto$wreduce.cc:455:run$1258[0]
.sym 2655 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[5]
.sym 2656 servant.cpu.cpu.state.misalign_trap_sync
.sym 2658 servant.cpu.cpu.state.init_done
.sym 2659 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 2662 $0\tx_active[0:0]
.sym 2663 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 2664 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 2665 servant.cpu.cpu.cnt_en
.sym 2666 recieve
.sym 2667 servant.cpu.waddr[0]
.sym 2668 $abc$8097$new_n1702_
.sym 2670 servant.cpu.cpu.bufreg_en
.sym 2671 $abc$8097$new_n1290_
.sym 2672 servant.cpu.raddr[3]
.sym 2673 $abc$8097$servant.cpu.cpu.ctrl.offset_a_new_
.sym 2674 $PACKER_VCC_NET
.sym 2692 servant.mdu_rs1[21]
.sym 2693 servant.mdu_rs1[18]
.sym 2694 $abc$8097$new_n1150_
.sym 2695 $abc$8097$new_n1157_
.sym 2696 $abc$8097$new_n1153_
.sym 2697 servant.mdu_rs1[24]
.sym 2699 servant.mdu_rs1[22]
.sym 2700 $abc$8097$new_n1148_
.sym 2701 servant.mdu_rs1[23]
.sym 2702 servant.mdu_rs1[19]
.sym 2705 servant.mdu_rs1[20]
.sym 2707 servant.mdu_rs1[25]
.sym 2710 servant.cpu.rf_rreq
.sym 2712 wb_mem_ack
.sym 2713 $abc$8097$new_n1152_
.sym 2717 $abc$8097$new_n1149_
.sym 2721 recieve
.sym 2722 $abc$8097$new_n1151_
.sym 2723 $abc$8097$ram.i_wb_cyc_new_inv_
.sym 2725 $abc$8097$new_n1149_
.sym 2726 $abc$8097$new_n1152_
.sym 2727 $abc$8097$new_n1150_
.sym 2728 $abc$8097$new_n1151_
.sym 2732 servant.cpu.rf_rreq
.sym 2743 $abc$8097$new_n1157_
.sym 2744 $abc$8097$new_n1153_
.sym 2745 $abc$8097$new_n1148_
.sym 2746 recieve
.sym 2749 wb_mem_ack
.sym 2751 $abc$8097$ram.i_wb_cyc_new_inv_
.sym 2755 servant.mdu_rs1[22]
.sym 2756 servant.mdu_rs1[25]
.sym 2757 servant.mdu_rs1[24]
.sym 2758 servant.mdu_rs1[23]
.sym 2761 servant.mdu_rs1[20]
.sym 2762 servant.mdu_rs1[18]
.sym 2763 servant.mdu_rs1[21]
.sym 2764 servant.mdu_rs1[19]
.sym 2772 wb_clk_$glb_clk
.sym 2773 wb_rst_$glb_sr
.sym 2774 servant.mdu_rs1[17]
.sym 2775 $abc$8097$new_n1149_
.sym 2776 servant.cpu.rf_rreq
.sym 2777 $abc$8097$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 2778 servant.mdu_rs1[16]
.sym 2779 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971
.sym 2780 servant.cpu.rf_wreq
.sym 2781 servant.mdu_rs1[29]
.sym 2783 recieve
.sym 2786 clock_gen.pll.rst_reg[1]
.sym 2787 dat[11]
.sym 2788 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 2789 servant.cpu.rf_ram_if.wen0_r
.sym 2790 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 2792 $abc$8097$new_n1153_
.sym 2794 $abc$8097$servant.cpu.cpu.ctrl.offset_b_new_
.sym 2795 servant.wb_ibus_ack
.sym 2797 servant.mdu_rs1[0]
.sym 2798 servant.cpu.raddr[0]
.sym 2800 servant.cpu.raddr[1]
.sym 2801 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971
.sym 2803 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$689_Y
.sym 2804 $abc$8097$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 2805 servant.cpu.cpu.bufreg_en
.sym 2806 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 2807 $abc$8097$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$449_Y_new_
.sym 2808 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 2809 servant.cpu.cpu.branch_op
.sym 2812 servant.cpu.cpu.cnt_done
.sym 2817 $abc$8097$servant.cpu.cpu.ctrl.offset_b_new_
.sym 2818 servant.mdu_rs1[0]
.sym 2820 $abc$8097$new_n1153_
.sym 2831 servant.mdu_rs1[28]
.sym 2834 servant.mdu_rs1[25]
.sym 2835 servant.mdu_rs1[27]
.sym 2838 servant.mdu_rs1[26]
.sym 2839 servant.mdu_rs1[19]
.sym 2850 servant.mdu_rs1[29]
.sym 2854 servant.cpu.cpu.bufreg_en
.sym 2860 servant.mdu_rs1[28]
.sym 2868 servant.mdu_rs1[19]
.sym 2872 servant.mdu_rs1[28]
.sym 2873 servant.mdu_rs1[27]
.sym 2874 servant.mdu_rs1[26]
.sym 2875 servant.mdu_rs1[29]
.sym 2880 servant.mdu_rs1[27]
.sym 2885 servant.mdu_rs1[29]
.sym 2892 servant.mdu_rs1[25]
.sym 2905 servant.mdu_rs1[26]
.sym 2906 servant.cpu.cpu.bufreg_en
.sym 2907 wb_clk_$glb_clk
.sym 2909 $abc$8097$new_n1667_
.sym 2910 $abc$8097$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 2911 servant.cpu.raddr[2]
.sym 2912 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$675_Y_new_
.sym 2913 servant.cpu.raddr[3]
.sym 2914 servant.cpu.rf_ram_if.rcnt[0]
.sym 2915 servant.cpu.raddr[0]
.sym 2916 servant.cpu.raddr[1]
.sym 2923 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[1]
.sym 2924 servant.cpu.cpu.cnt_done
.sym 2931 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[0]
.sym 2936 servant.cpu.rf_ram_if.rcnt[0]
.sym 2937 servant.cpu.cpu.state.init_done
.sym 2938 servant.mdu_rs1[0]
.sym 2939 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 2940 servant.cpu.cpu.mem_bytecnt[0]
.sym 2941 dat[14]
.sym 2942 servant.cpu.cpu.mem_bytecnt[1]
.sym 2943 servant.cpu.cpu.cnt_en
.sym 2947 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2949 servant.cpu.cpu.branch_op
.sym 2950 servant.cpu.cpu.decode.opcode[2]
.sym 2952 servant.cpu.cpu.cnt_done
.sym 2954 clock_gen.pll.rst_reg[1]
.sym 2956 $abc$8097$new_n1157_
.sym 2967 servant.cpu.rf_ram_if.rgnt
.sym 2968 servant.cpu.rf_wreq
.sym 2971 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 2972 servant.cpu.rf_ram_if.rreq_r
.sym 2973 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2975 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2976 servant.cpu.cpu.state.o_cnt_r[1]
.sym 2977 servant.cpu.cpu.cnt_done
.sym 2979 servant.cpu.cpu.cnt_en
.sym 2980 $PACKER_VCC_NET
.sym 2981 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2983 servant.cpu.rf_ram_if.rcnt[0]
.sym 2984 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$695_Y_new_
.sym 2985 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2989 servant.cpu.cpu.state.o_cnt_r[0]
.sym 2995 $PACKER_VCC_NET
.sym 2996 servant.cpu.rf_ram_if.rcnt[0]
.sym 3001 servant.cpu.cpu.state.o_cnt_r[1]
.sym 3002 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3003 servant.cpu.cpu.state.o_cnt_r[0]
.sym 3004 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3008 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3009 servant.cpu.cpu.state.o_cnt_r[0]
.sym 3010 servant.cpu.cpu.state.o_cnt_r[1]
.sym 3013 servant.cpu.rf_ram_if.rgnt
.sym 3014 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$695_Y_new_
.sym 3015 servant.cpu.cpu.cnt_en
.sym 3016 servant.cpu.rf_wreq
.sym 3025 servant.cpu.rf_ram_if.rreq_r
.sym 3031 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3033 servant.cpu.cpu.cnt_done
.sym 3038 servant.cpu.cpu.cnt_done
.sym 3040 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 3042 wb_clk_$glb_clk
.sym 3043 wb_rst_$glb_sr
.sym 3044 $abc$8097$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 3046 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$689_Y
.sym 3047 servant.cpu.cpu.bufreg_en
.sym 3048 servant.cpu.cpu.bufreg.c_r
.sym 3049 $abc$8097$new_n1666_
.sym 3050 $abc$8097$auto$alumacc.cc:474:replace_alu$1365.AA[0]_new_
.sym 3051 $abc$8097$new_n1348_
.sym 3052 servant.wb_ibus_adr[0]
.sym 3056 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[12]
.sym 3057 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[2]
.sym 3059 servant.cpu.cpu.cnt_done
.sym 3060 servant.cpu.cpu.cnt_en
.sym 3061 servant.cpu.raddr[1]
.sym 3062 adr[2]
.sym 3063 $abc$8097$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$661_Y_new_inv_
.sym 3064 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[3]
.sym 3065 servant.cpu.cpu.decode.opcode[2]
.sym 3066 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[8]
.sym 3067 dat[31]
.sym 3069 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[4]
.sym 3070 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3071 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3072 dat[17]
.sym 3073 servant.cpu.cpu.decode.opcode[1]
.sym 3074 servant.cpu.rf_ram_if.rcnt[0]
.sym 3075 $abc$8097$new_n1348_
.sym 3077 $abc$8097$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 3078 servant.cpu.cpu.mem_bytecnt[0]
.sym 3079 servant.cpu.cpu.decode.opcode[1]
.sym 3080 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 3087 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3090 servant.cpu.cpu.cnt_done
.sym 3099 servant.cpu.cpu.mem_bytecnt[1]
.sym 3100 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3106 servant.cpu.cpu.mem_bytecnt[0]
.sym 3108 servant.cpu.cpu.state.o_cnt_r[0]
.sym 3110 servant.cpu.cpu.state.o_cnt[2]
.sym 3118 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3119 servant.cpu.cpu.state.o_cnt_r[1]
.sym 3123 servant.cpu.cpu.mem_bytecnt[1]
.sym 3129 $auto$alumacc.cc:474:replace_alu$1383.C[1]
.sym 3131 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3132 servant.cpu.cpu.state.o_cnt[2]
.sym 3135 $auto$alumacc.cc:474:replace_alu$1383.C[2]
.sym 3137 servant.cpu.cpu.mem_bytecnt[0]
.sym 3139 $auto$alumacc.cc:474:replace_alu$1383.C[1]
.sym 3144 servant.cpu.cpu.mem_bytecnt[1]
.sym 3145 $auto$alumacc.cc:474:replace_alu$1383.C[2]
.sym 3151 servant.cpu.cpu.state.o_cnt_r[1]
.sym 3162 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3166 servant.cpu.cpu.state.o_cnt_r[0]
.sym 3172 servant.cpu.cpu.state.o_cnt_r[2]
.sym 3173 servant.cpu.cpu.mem_bytecnt[0]
.sym 3174 servant.cpu.cpu.mem_bytecnt[1]
.sym 3175 servant.cpu.cpu.state.o_cnt[2]
.sym 3177 wb_clk_$glb_clk
.sym 3178 wb_rst_$glb_sr
.sym 3179 servant.cpu.cpu.jump
.sym 3180 $abc$8097$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$442_Y_new_
.sym 3181 servant.cpu.cpu.alu_cmp
.sym 3182 servant.cpu.wdata[1]
.sym 3183 $abc$8097$new_n1324_
.sym 3184 $abc$8097$auto$alumacc.cc:474:replace_alu$1380.lcu.p[0]_new_
.sym 3185 $abc$8097$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$395_Y_new_
.sym 3186 $abc$8097$new_n1322_
.sym 3193 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 3194 $abc$8097$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 3195 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 3198 servant.wb_ibus_adr[0]
.sym 3200 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$668_Y_new_
.sym 3202 dat[16]
.sym 3203 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 3204 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 3205 servant.cpu.cpu.bufreg_en
.sym 3208 servant.cpu.cpu.decode.opcode[0]
.sym 3209 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3210 servant.cpu.cpu.cnt_en
.sym 3212 servant.cpu.cpu.jump
.sym 3213 $abc$8097$servant.cpu.cpu.ctrl.offset_a_new_
.sym 3214 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6716
.sym 3219 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 3233 servant.cpu.cpu.mem_bytecnt[0]
.sym 3234 servant.cpu.cpu.decode.opcode[2]
.sym 3235 $abc$8097$servant.cpu.cpu.bufreg.i_imm_new_
.sym 3237 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3238 servant.cpu.cpu.state.o_cnt_r[0]
.sym 3240 servant.cpu.cpu.branch_op
.sym 3241 servant.mdu_rs1[0]
.sym 3242 servant.cpu.cpu.mem_bytecnt[1]
.sym 3243 servant.cpu.cpu.bufreg_en
.sym 3244 servant.cpu.cpu.decode.opcode[0]
.sym 3245 servant.cpu.cpu.state.o_cnt[2]
.sym 3248 servant.cpu.cpu.mem_bytecnt[1]
.sym 3249 $abc$8097$servant.cpu.cpu.ctrl.i_utype_new_
.sym 3252 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 3253 $abc$8097$auto$alumacc.cc:474:replace_alu$1380.lcu.p[0]_new_
.sym 3255 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3256 $abc$8097$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$398_Y_new_
.sym 3259 $abc$8097$servant.cpu.cpu.ctrl.offset_b_new_
.sym 3262 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 3265 servant.cpu.cpu.state.o_cnt[2]
.sym 3266 servant.cpu.cpu.mem_bytecnt[0]
.sym 3267 servant.cpu.cpu.mem_bytecnt[1]
.sym 3268 $abc$8097$servant.cpu.cpu.bufreg.i_imm_new_
.sym 3271 servant.cpu.cpu.decode.opcode[0]
.sym 3273 servant.cpu.cpu.branch_op
.sym 3274 servant.cpu.cpu.decode.opcode[2]
.sym 3277 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 3278 $abc$8097$servant.cpu.cpu.ctrl.i_utype_new_
.sym 3279 $abc$8097$servant.cpu.cpu.ctrl.offset_b_new_
.sym 3280 $abc$8097$auto$alumacc.cc:474:replace_alu$1380.lcu.p[0]_new_
.sym 3283 $abc$8097$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$398_Y_new_
.sym 3284 servant.cpu.cpu.bufreg_en
.sym 3285 $abc$8097$servant.cpu.cpu.ctrl.i_utype_new_
.sym 3286 servant.mdu_rs1[0]
.sym 3290 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3291 servant.cpu.cpu.state.o_cnt_r[0]
.sym 3297 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3298 servant.cpu.cpu.state.o_cnt[2]
.sym 3301 servant.cpu.cpu.bufreg_en
.sym 3302 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 3303 servant.mdu_rs1[0]
.sym 3304 servant.cpu.cpu.branch_op
.sym 3307 servant.cpu.cpu.mem_bytecnt[0]
.sym 3308 servant.cpu.cpu.state.o_cnt[2]
.sym 3309 servant.cpu.cpu.mem_bytecnt[1]
.sym 3312 wb_clk_$glb_clk
.sym 3313 wb_rst_$glb_sr
.sym 3314 $abc$8097$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$372_Y_new_inv_
.sym 3315 $abc$8097$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$441_Y_new_inv_
.sym 3316 $abc$8097$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$385_Y_new_
.sym 3317 $abc$8097$servant.cpu.cpu.alu.result_eq_new_
.sym 3318 $abc$8097$new_n1774_
.sym 3319 $abc$8097$new_n1772_
.sym 3320 $abc$8097$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$382_Y_new_
.sym 3321 servant.cpu.cpu.alu.cmp_r
.sym 3322 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 3326 dat[26]
.sym 3327 servant.cpu.rf_ram_if.wcnt[0]
.sym 3328 servant.mdu_op[1]
.sym 3330 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 3331 $abc$8097$servant.cpu.cpu.bufreg.i_imm_new_
.sym 3332 servant.cpu.cpu.decode.opcode[0]
.sym 3333 $abc$8097$new_n1427_
.sym 3334 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[15]
.sym 3337 servant.cpu.cpu.cnt_done
.sym 3338 servant.cpu.rf_ram_if.wcnt[0]
.sym 3341 $abc$8097$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 3342 servant.cpu.cpu.branch_op
.sym 3343 servant.cpu.cpu.cnt_done
.sym 3345 servant.cpu.cpu.ebreak
.sym 3348 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 3349 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 3352 $abc$8097$new_n1153_
.sym 3367 servant.cpu.cpu.jump
.sym 3369 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6950
.sym 3370 $abc$8097$servant.cpu.cpu.ctrl.offset_b_new_
.sym 3371 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$577_Y_new_
.sym 3372 $abc$8097$auto$alumacc.cc:474:replace_alu$1380.lcu.p[0]_new_
.sym 3373 $abc$8097$new_n1345_
.sym 3374 servant.cpu.cpu.decode.op22
.sym 3375 clock_gen.pll.rst_reg[1]
.sym 3376 servant.cpu.cpu.branch_op
.sym 3377 $abc$8097$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$394_Y_new_
.sym 3378 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3379 servant.cpu.cpu.decode.opcode[2]
.sym 3380 servant.cpu.cpu.state.o_cnt[2]
.sym 3381 servant.cpu.cpu.ebreak
.sym 3382 $abc$8097$new_n1134_
.sym 3383 $abc$8097$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 3384 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$6952[1]_new_
.sym 3386 servant.cpu.cpu.mem_bytecnt[0]
.sym 3387 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 3388 $abc$8097$new_n1344_
.sym 3391 servant.cpu.cpu.mem_bytecnt[1]
.sym 3392 servant.cpu.cpu.decode.opcode[0]
.sym 3396 $abc$8097$new_n1774_
.sym 3398 servant.cpu.cpu.csr_in
.sym 3400 $abc$8097$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 3401 $abc$8097$auto$alumacc.cc:474:replace_alu$1380.lcu.p[0]_new_
.sym 3402 servant.cpu.cpu.jump
.sym 3403 $abc$8097$servant.cpu.cpu.ctrl.offset_b_new_
.sym 3406 servant.cpu.cpu.mem_bytecnt[0]
.sym 3407 $abc$8097$new_n1134_
.sym 3408 servant.cpu.cpu.mem_bytecnt[1]
.sym 3409 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$577_Y_new_
.sym 3413 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$6952[1]_new_
.sym 3415 clock_gen.pll.rst_reg[1]
.sym 3419 servant.cpu.cpu.decode.opcode[0]
.sym 3420 servant.cpu.cpu.decode.opcode[2]
.sym 3421 servant.cpu.cpu.branch_op
.sym 3424 $abc$8097$new_n1345_
.sym 3425 $abc$8097$new_n1344_
.sym 3426 $abc$8097$new_n1774_
.sym 3427 $abc$8097$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$394_Y_new_
.sym 3430 $abc$8097$auto$alumacc.cc:474:replace_alu$1380.lcu.p[0]_new_
.sym 3431 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 3432 $abc$8097$servant.cpu.cpu.ctrl.offset_b_new_
.sym 3433 servant.cpu.cpu.branch_op
.sym 3436 servant.cpu.cpu.csr_in
.sym 3442 servant.cpu.cpu.decode.op22
.sym 3443 servant.cpu.cpu.state.o_cnt_r[3]
.sym 3444 servant.cpu.cpu.ebreak
.sym 3445 servant.cpu.cpu.state.o_cnt[2]
.sym 3446 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6950
.sym 3447 wb_clk_$glb_clk
.sym 3448 wb_rst_$glb_sr
.sym 3449 $abc$8097$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$234_Y_new_
.sym 3450 $abc$8097$new_n1773_
.sym 3451 servant.cpu.rf_ram_if.wdata0_r
.sym 3452 servant.cpu.wdata[0]
.sym 3453 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4671[1]_new_inv_
.sym 3454 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 3455 $abc$8097$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$340_Y_new_inv_
.sym 3456 servant.cpu.cpu.csr_in
.sym 3461 servant.cpu.cpu.branch_op
.sym 3462 servant.cpu.cpu.alu.add_cy_r
.sym 3463 servant.mdu_op[2]
.sym 3464 servant.cpu.cpu.decode.opcode[2]
.sym 3470 servant.cpu.cpu.decode.op22
.sym 3471 servant.mdu_op[1]
.sym 3472 servant.cpu.cpu.branch_op
.sym 3473 $abc$8097$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$560_Y_new_
.sym 3476 servant.cpu.cpu.cnt_en
.sym 3479 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 3481 servant.cpu.cpu.csr.mcause3_0[0]
.sym 3488 $abc$8097$new_n1156_
.sym 3496 $abc$8097$new_n1157_
.sym 3502 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 3504 servant.cpu.cpu.csr.mcause3_0[0]
.sym 3505 servant.cpu.cpu.cnt_done
.sym 3508 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3509 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$265_Y_new_
.sym 3510 $abc$8097$new_n1778_
.sym 3511 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 3513 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6938
.sym 3514 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 3515 $abc$8097$new_n1777_
.sym 3523 servant.cpu.cpu.jump
.sym 3525 $abc$8097$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 3529 $abc$8097$servant.cpu.cpu.csr.mcause_new_
.sym 3532 servant.cpu.cpu.csr.mcause31
.sym 3541 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$265_Y_new_
.sym 3544 $abc$8097$servant.cpu.cpu.csr.mcause_new_
.sym 3547 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6938
.sym 3553 servant.cpu.cpu.csr.mcause31
.sym 3554 servant.cpu.cpu.csr.mcause3_0[0]
.sym 3555 servant.cpu.cpu.cnt_done
.sym 3556 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 3565 servant.cpu.cpu.jump
.sym 3566 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 3567 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 3568 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 3571 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 3572 $abc$8097$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 3573 $abc$8097$new_n1777_
.sym 3574 $abc$8097$new_n1778_
.sym 3581 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971_$glb_ce
.sym 3582 wb_clk_$glb_clk
.sym 3583 wb_rst_$glb_sr
.sym 3585 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 3590 servant.cpu.cpu.csr.mcause31
.sym 3591 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$272_Y_new_
.sym 3593 $abc$8097$new_n1413_
.sym 3596 servant.cpu.rreg0[0]
.sym 3599 servant.cpu.cpu.cnt_done
.sym 3601 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6938
.sym 3602 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 3604 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[15]
.sym 3605 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$265_Y_new_
.sym 3606 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 3614 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 3642 $abc$8097$new_n1154_
.sym 3645 servant.wb_ibus_adr[29]
.sym 3648 servant.wb_ibus_adr[28]
.sym 3651 servant.wb_ibus_adr[31]
.sym 3657 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 3659 servant.wb_ibus_adr[30]
.sym 3663 $abc$8097$new_n1156_
.sym 3666 $abc$8097$new_n1155_
.sym 3670 servant.wb_ibus_adr[30]
.sym 3688 servant.wb_ibus_adr[29]
.sym 3700 servant.wb_ibus_adr[29]
.sym 3701 servant.wb_ibus_adr[28]
.sym 3702 servant.wb_ibus_adr[31]
.sym 3703 servant.wb_ibus_adr[30]
.sym 3709 servant.wb_ibus_adr[31]
.sym 3712 $abc$8097$new_n1154_
.sym 3713 $abc$8097$new_n1155_
.sym 3714 $abc$8097$new_n1156_
.sym 3715 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 3716 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971_$glb_ce
.sym 3717 wb_clk_$glb_clk
.sym 3718 wb_rst_$glb_sr
.sym 3719 servant.mdu_rs1[14]
.sym 3721 servant.mdu_rs1[15]
.sym 3722 $abc$8097$new_n1165_
.sym 3723 servant.mdu_rs1[13]
.sym 3732 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 3734 $abc$8097$techmap$techmap1580\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1579_Y
.sym 3738 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 3741 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 3745 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 3752 $abc$8097$ram.we[2]_new_
.sym 3753 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$272_Y_new_
.sym 3781 servant.wb_ibus_adr[18]
.sym 3782 servant.wb_ibus_adr[27]
.sym 3783 servant.wb_ibus_adr[28]
.sym 3786 servant.wb_ibus_adr[20]
.sym 3788 servant.wb_ibus_adr[17]
.sym 3791 servant.wb_ibus_adr[19]
.sym 3802 servant.wb_ibus_adr[16]
.sym 3807 servant.wb_ibus_adr[18]
.sym 3811 servant.wb_ibus_adr[19]
.sym 3817 servant.wb_ibus_adr[28]
.sym 3823 servant.wb_ibus_adr[20]
.sym 3832 servant.wb_ibus_adr[27]
.sym 3835 servant.wb_ibus_adr[19]
.sym 3836 servant.wb_ibus_adr[17]
.sym 3837 servant.wb_ibus_adr[16]
.sym 3838 servant.wb_ibus_adr[18]
.sym 3841 servant.wb_ibus_adr[17]
.sym 3851 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971_$glb_ce
.sym 3852 wb_clk_$glb_clk
.sym 3853 wb_rst_$glb_sr
.sym 3854 $abc$8097$new_n1158_
.sym 3855 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[0]
.sym 3857 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[1]
.sym 3858 $abc$8097$new_n1163_
.sym 3860 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 3862 dat[26]
.sym 3866 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[12]
.sym 3870 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[13]
.sym 3887 servant.wb_ibus_adr[16]
.sym 3911 servant.wb_ibus_adr[26]
.sym 3917 servant.wb_ibus_adr[27]
.sym 3921 servant.wb_ibus_adr[20]
.sym 3925 servant.wb_ibus_adr[22]
.sym 3927 servant.wb_ibus_adr[25]
.sym 3930 servant.wb_ibus_adr[23]
.sym 3931 servant.wb_ibus_adr[21]
.sym 3934 servant.wb_ibus_adr[24]
.sym 3940 servant.wb_ibus_adr[22]
.sym 3946 servant.wb_ibus_adr[20]
.sym 3947 servant.wb_ibus_adr[25]
.sym 3948 servant.wb_ibus_adr[23]
.sym 3949 servant.wb_ibus_adr[26]
.sym 3955 servant.wb_ibus_adr[23]
.sym 3961 servant.wb_ibus_adr[25]
.sym 3966 servant.wb_ibus_adr[26]
.sym 3970 servant.wb_ibus_adr[21]
.sym 3971 servant.wb_ibus_adr[24]
.sym 3972 servant.wb_ibus_adr[27]
.sym 3973 servant.wb_ibus_adr[22]
.sym 3979 servant.wb_ibus_adr[21]
.sym 3983 servant.wb_ibus_adr[24]
.sym 3986 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971_$glb_ce
.sym 3987 wb_clk_$glb_clk
.sym 3988 wb_rst_$glb_sr
.sym 4003 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[1]
.sym 4005 $abc$8097$new_n1159_
.sym 4052 servant.wb_ibus_adr[14]
.sym 4067 servant.wb_ibus_adr[13]
.sym 4071 servant.wb_ibus_adr[16]
.sym 4072 servant.wb_ibus_adr[15]
.sym 4081 servant.wb_ibus_adr[14]
.sym 4088 servant.wb_ibus_adr[15]
.sym 4099 servant.wb_ibus_adr[13]
.sym 4100 servant.wb_ibus_adr[14]
.sym 4102 servant.wb_ibus_adr[15]
.sym 4111 servant.wb_ibus_adr[16]
.sym 4121 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971_$glb_ce
.sym 4122 wb_clk_$glb_clk
.sym 4123 wb_rst_$glb_sr
.sym 4148 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[13]
.sym 4151 dat[31]
.sym 4211 $PACKER_VCC_NET
.sym 4233 $PACKER_VCC_NET
.sym 4240 servant.cpu.rf_ram.rdata[0]
.sym 4249 $PACKER_VCC_NET
.sym 4252 $abc$8097$new_n1667_
.sym 4256 servant.cpu.raddr[2]
.sym 4259 recieve
.sym 4260 servant.cpu.cpu.bufreg_en
.sym 4282 tx_to_ble.clock_count[6]
.sym 4285 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 4287 tx_to_ble.clock_count[0]
.sym 4288 tx_to_ble.clock_count[4]
.sym 4290 tx_to_ble.clock_count[5]
.sym 4291 tx_to_ble.clock_count[2]
.sym 4298 $abc$8097$auto$wreduce.cc:455:run$1258[3]
.sym 4300 tx_to_ble.clock_count[1]
.sym 4308 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 4310 tx_to_ble.clock_count[3]
.sym 4311 $nextpnr_ICESTORM_LC_12$O
.sym 4313 tx_to_ble.clock_count[0]
.sym 4317 $auto$alumacc.cc:474:replace_alu$1356.C[2]
.sym 4320 tx_to_ble.clock_count[1]
.sym 4323 $auto$alumacc.cc:474:replace_alu$1356.C[3]
.sym 4325 tx_to_ble.clock_count[2]
.sym 4327 $auto$alumacc.cc:474:replace_alu$1356.C[2]
.sym 4329 $auto$alumacc.cc:474:replace_alu$1356.C[4]
.sym 4331 tx_to_ble.clock_count[3]
.sym 4333 $auto$alumacc.cc:474:replace_alu$1356.C[3]
.sym 4335 $auto$alumacc.cc:474:replace_alu$1356.C[5]
.sym 4338 tx_to_ble.clock_count[4]
.sym 4339 $auto$alumacc.cc:474:replace_alu$1356.C[4]
.sym 4341 $auto$alumacc.cc:474:replace_alu$1356.C[6]
.sym 4343 tx_to_ble.clock_count[5]
.sym 4345 $auto$alumacc.cc:474:replace_alu$1356.C[5]
.sym 4349 tx_to_ble.clock_count[6]
.sym 4351 $auto$alumacc.cc:474:replace_alu$1356.C[6]
.sym 4356 $abc$8097$auto$wreduce.cc:455:run$1258[3]
.sym 4357 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 4359 i_clk$SB_IO_IN_$glb_clk
.sym 4360 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 4368 servant.cpu.rf_ram.rdata[1]
.sym 4377 tx_to_ble.clock_count[0]
.sym 4378 servant.cpu.waddr[0]
.sym 4379 $abc$8097$auto$wreduce.cc:455:run$1258[5]
.sym 4383 $abc$8097$auto$wreduce.cc:455:run$1258[2]
.sym 4384 servant.cpu.waddr[1]
.sym 4387 $abc$8097$auto$wreduce.cc:455:run$1258[4]
.sym 4388 tx_to_ble.clock_count[4]
.sym 4396 tx_to_ble.clock_count[3]
.sym 4399 wb_mem_rdt[4]
.sym 4400 servant.cpu.waddr[3]
.sym 4406 $PACKER_VCC_NET
.sym 4409 $abc$8097$ram.we[1]_new_
.sym 4412 tx_to_ble.clock_count[5]
.sym 4413 $PACKER_VCC_NET
.sym 4418 servant.cpu.raddr[8]
.sym 4419 wb_mem_rdt[0]
.sym 4420 wb_mem_rdt[7]
.sym 4421 tx_to_ble.data_index[2]
.sym 4423 tx_to_ble.clock_count[2]
.sym 4424 tx_to_ble.data_index[1]
.sym 4425 servant.cpu.raddr[9]
.sym 4429 servant.cpu.raddr[5]
.sym 4442 servant.cpu.rf_ram_if.wcnt[0]
.sym 4444 $0\tx_active[0:0]
.sym 4445 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 4449 servant.cpu.cpu.rd_addr[2]
.sym 4450 wb_mem_rdt[2]
.sym 4454 servant.cpu.cpu.rd_addr[3]
.sym 4457 wb_mem_rdt[4]
.sym 4459 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 4460 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 4464 tx_to_ble.clock_count[0]
.sym 4465 servant.cpu.waddr[9]
.sym 4467 $abc$8097$new_n1290_
.sym 4468 servant.cpu.cpu.rd_addr[4]
.sym 4478 wb_mem_rdt[2]
.sym 4481 servant.cpu.waddr[9]
.sym 4483 servant.cpu.cpu.rd_addr[3]
.sym 4487 wb_mem_rdt[4]
.sym 4493 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 4495 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 4496 tx_to_ble.clock_count[0]
.sym 4500 servant.cpu.waddr[9]
.sym 4502 servant.cpu.cpu.rd_addr[2]
.sym 4505 servant.cpu.waddr[9]
.sym 4507 servant.cpu.cpu.rd_addr[4]
.sym 4511 $abc$8097$new_n1290_
.sym 4513 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 4518 servant.cpu.rf_ram_if.wcnt[0]
.sym 4520 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 4521 $0\tx_active[0:0]
.sym 4522 wb_clk_$glb_clk
.sym 4524 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[0]
.sym 4525 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[1]
.sym 4526 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[2]
.sym 4527 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[3]
.sym 4528 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[4]
.sym 4529 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[5]
.sym 4530 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[6]
.sym 4531 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[7]
.sym 4538 my_adr[10]
.sym 4539 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 4540 $0\tx_active[0:0]
.sym 4546 wb_mem_rdt[2]
.sym 4548 servant.cpu.wdata[0]
.sym 4549 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[4]
.sym 4550 tx_to_ble.clock_count[0]
.sym 4552 $abc$8097$ram.we[0]_new_
.sym 4553 dat[6]
.sym 4555 adr[5]
.sym 4557 servant.cpu.raddr[7]
.sym 4558 servant.cpu.raddr[2]
.sym 4559 servant.cpu.raddr[1]
.sym 4565 data_to_ble[2]
.sym 4567 data_to_ble[0]
.sym 4570 tx_to_ble.state[0]
.sym 4571 tx_to_ble.state[1]
.sym 4572 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 4573 $abc$8097$auto$ice40_ffinit.cc:141:execute$7755
.sym 4574 data_to_ble[6]
.sym 4576 $abc$8097$ram.we[1]_new_
.sym 4578 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 4579 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 4581 $abc$8097$auto$ice40_ffinit.cc:141:execute$7755
.sym 4583 $abc$8097$auto$ice40_ffinit.cc:141:execute$7775
.sym 4587 tx_to_ble.data_index[2]
.sym 4589 tx_to_ble.data_index[1]
.sym 4590 $abc$8097$auto$ice40_ffinit.cc:141:execute$7751
.sym 4592 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6047
.sym 4595 $abc$8097$new_n955_
.sym 4598 data_to_ble[2]
.sym 4599 $abc$8097$new_n955_
.sym 4600 $abc$8097$auto$ice40_ffinit.cc:141:execute$7755
.sym 4601 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 4604 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 4605 $abc$8097$auto$ice40_ffinit.cc:141:execute$7751
.sym 4606 $abc$8097$new_n955_
.sym 4607 data_to_ble[6]
.sym 4610 data_to_ble[0]
.sym 4611 $abc$8097$new_n955_
.sym 4612 $abc$8097$auto$ice40_ffinit.cc:141:execute$7775
.sym 4613 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 4617 tx_to_ble.state[1]
.sym 4622 tx_to_ble.data_index[2]
.sym 4623 tx_to_ble.data_index[1]
.sym 4624 $abc$8097$auto$ice40_ffinit.cc:141:execute$7751
.sym 4625 $abc$8097$auto$ice40_ffinit.cc:141:execute$7755
.sym 4629 $abc$8097$ram.we[1]_new_
.sym 4630 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 4634 tx_to_ble.state[1]
.sym 4636 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 4637 tx_to_ble.state[0]
.sym 4641 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 4642 tx_to_ble.state[0]
.sym 4643 tx_to_ble.state[1]
.sym 4644 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6047
.sym 4645 i_clk$SB_IO_IN_$glb_clk
.sym 4647 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[8]
.sym 4648 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[9]
.sym 4649 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[10]
.sym 4650 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[11]
.sym 4651 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 4652 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[13]
.sym 4653 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 4654 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 4657 servant.wb_ibus_ack
.sym 4658 $abc$8097$new_n1158_
.sym 4660 adr[7]
.sym 4661 my_adr[18]
.sym 4664 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[7]
.sym 4666 $PACKER_VCC_NET
.sym 4667 $abc$8097$techmap$techmap1588\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 4669 adr[8]
.sym 4670 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[2]
.sym 4672 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 4673 servant.cpu.wdata[1]
.sym 4675 dat[2]
.sym 4677 adr[3]
.sym 4680 servant.cpu.raddr[0]
.sym 4681 servant.mdu_rs1[1]
.sym 4682 adr[4]
.sym 4689 wb_mem_rdt[3]
.sym 4690 $0\tx_active[0:0]
.sym 4691 wb_mem_rdt[6]
.sym 4694 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 4695 wb_mem_rdt[1]
.sym 4696 wb_mem_rdt[7]
.sym 4697 wb_mem_rdt[0]
.sym 4698 $abc$8097$techmap\tx_to_ble.$add$src/servant_1.2.1/servant/uart_tx.v:77$113_Y[2]
.sym 4699 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 4701 $abc$8097$techmap\tx_to_ble.$procmux$1091_Y[0]_new_
.sym 4702 tx_to_ble.data_index[2]
.sym 4703 wb_mem_rdt[5]
.sym 4712 $abc$8097$ram.we[0]_new_
.sym 4721 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 4722 $abc$8097$techmap\tx_to_ble.$add$src/servant_1.2.1/servant/uart_tx.v:77$113_Y[2]
.sym 4723 $abc$8097$techmap\tx_to_ble.$procmux$1091_Y[0]_new_
.sym 4724 tx_to_ble.data_index[2]
.sym 4727 wb_mem_rdt[6]
.sym 4735 wb_mem_rdt[0]
.sym 4739 wb_mem_rdt[3]
.sym 4746 wb_mem_rdt[1]
.sym 4752 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 4753 $abc$8097$ram.we[0]_new_
.sym 4759 wb_mem_rdt[5]
.sym 4765 wb_mem_rdt[7]
.sym 4767 $0\tx_active[0:0]
.sym 4768 wb_clk_$glb_clk
.sym 4770 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[0]
.sym 4771 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[1]
.sym 4772 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[2]
.sym 4773 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 4774 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[4]
.sym 4775 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[5]
.sym 4776 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 4777 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 4782 $abc$8097$techmap\tx_to_ble.$procmux$1116_Y[2]_new_inv_
.sym 4783 tx_to_ble.data_index[1]
.sym 4785 dat[14]
.sym 4787 tx_to_ble.state[1]
.sym 4788 adr[7]
.sym 4789 $abc$8097$techmap\tx_to_ble.$procmux$1091_Y[0]_new_
.sym 4790 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 4791 recieve
.sym 4792 $PACKER_VCC_NET
.sym 4793 wb_mem_rdt[3]
.sym 4794 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 4796 dat[9]
.sym 4797 dat[1]
.sym 4798 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[0]
.sym 4799 $PACKER_VCC_NET
.sym 4801 servant.wb_ibus_ack
.sym 4802 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 4815 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 4816 $abc$8097$new_n1141_
.sym 4820 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$689_Y
.sym 4822 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6716
.sym 4823 servant.cpu.raddr[0]
.sym 4824 $abc$8097$ram.we[0]_new_
.sym 4826 servant.cpu.rf_ram_if.rcnt[0]
.sym 4830 $abc$8097$new_n1147_
.sym 4831 $abc$8097$new_n1158_
.sym 4839 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 4841 servant.mdu_rs1[1]
.sym 4842 $abc$8097$new_n1667_
.sym 4847 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 4856 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 4857 $abc$8097$new_n1141_
.sym 4858 $abc$8097$new_n1158_
.sym 4859 $abc$8097$new_n1147_
.sym 4868 servant.cpu.rf_ram_if.rcnt[0]
.sym 4871 servant.cpu.raddr[0]
.sym 4880 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 4882 $abc$8097$ram.we[0]_new_
.sym 4886 servant.mdu_rs1[1]
.sym 4887 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$689_Y
.sym 4889 $abc$8097$new_n1667_
.sym 4890 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6716
.sym 4891 wb_clk_$glb_clk
.sym 4892 wb_rst_$glb_sr
.sym 4893 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 4894 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 4895 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 4896 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 4897 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 4898 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 4899 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 4900 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 4902 adr[7]
.sym 4903 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 4905 adr[8]
.sym 4906 wb_mem_rdt[6]
.sym 4908 servant.cpu.cpu.bufreg_en
.sym 4909 wb_mem_rdt[1]
.sym 4910 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6716
.sym 4911 adr[5]
.sym 4912 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[0]
.sym 4913 $abc$8097$techmap$techmap1587\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1586_Y
.sym 4914 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[1]
.sym 4915 adr[6]
.sym 4916 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$689_Y
.sym 4917 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[6]
.sym 4918 servant.cpu.rf_wreq
.sym 4919 recieve
.sym 4922 servant.cpu.raddr[9]
.sym 4923 dat[21]
.sym 4924 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 4925 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 4926 servant.cpu.raddr[5]
.sym 4927 servant.wb_ibus_ack
.sym 4928 dat[13]
.sym 4937 $abc$8097$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 4938 wb_mem_ack
.sym 4939 rx_done
.sym 4941 servant.cpu.cpu.cnt_en
.sym 4942 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 4944 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 4945 $abc$8097$servant.cpu.cpu.ctrl.offset_b_new_
.sym 4953 servant.cpu.cpu.bufreg_en
.sym 4956 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 4959 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 4960 $abc$8097$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 4961 $abc$8097$servant.cpu.cpu.ctrl.offset_a_new_
.sym 4962 $abc$8097$new_n1702_
.sym 4963 $abc$8097$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$449_Y_new_
.sym 4967 $abc$8097$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$449_Y_new_
.sym 4968 servant.cpu.cpu.bufreg_en
.sym 4969 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 4973 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 4974 wb_mem_ack
.sym 4979 $abc$8097$servant.cpu.cpu.ctrl.offset_a_new_
.sym 4980 $abc$8097$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 4981 $abc$8097$servant.cpu.cpu.ctrl.offset_b_new_
.sym 4982 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 4985 $abc$8097$new_n1702_
.sym 4986 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 4987 servant.cpu.cpu.cnt_en
.sym 4988 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 4999 rx_done
.sym 5004 $abc$8097$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 5006 $abc$8097$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 5014 wb_clk_$glb_clk
.sym 5016 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[0]
.sym 5017 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[1]
.sym 5018 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[2]
.sym 5019 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 5020 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 5021 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[5]
.sym 5022 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[6]
.sym 5023 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 5028 $abc$8097$new_n1141_
.sym 5029 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 5030 recieve
.sym 5031 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 5032 dat[14]
.sym 5034 servant.mdu_rs1[0]
.sym 5035 servant.cpu.rf_ram_if.wen1_r
.sym 5036 dat[12]
.sym 5037 servant.cpu.rf_ram_if.rcnt[0]
.sym 5038 adr[2]
.sym 5043 servant.cpu.raddr[1]
.sym 5044 servant.cpu.raddr[7]
.sym 5045 dat[24]
.sym 5046 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 5047 adr[7]
.sym 5048 $PACKER_VCC_NET
.sym 5049 servant.cpu.raddr[2]
.sym 5050 adr[6]
.sym 5051 servant.cpu.wdata[0]
.sym 5057 servant.mdu_rs1[17]
.sym 5058 servant.mdu_rs1[18]
.sym 5059 servant.mdu_rs1[30]
.sym 5061 clock_gen.pll.rst_reg[1]
.sym 5062 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 5063 $abc$8097$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$656_Y_new_inv_
.sym 5065 servant.cpu.cpu.state.init_done
.sym 5066 servant.wb_ibus_ack
.sym 5067 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 5069 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 5071 servant.cpu.cpu.state.misalign_trap_sync
.sym 5075 servant.cpu.cpu.bufreg_en
.sym 5076 $abc$8097$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 5077 servant.mdu_rs1[16]
.sym 5082 servant.cpu.cpu.cnt_en
.sym 5088 servant.cpu.cpu.state.stage_two_req
.sym 5091 servant.mdu_rs1[18]
.sym 5096 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 5097 servant.mdu_rs1[17]
.sym 5098 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 5099 servant.mdu_rs1[16]
.sym 5102 servant.cpu.cpu.state.stage_two_req
.sym 5103 servant.cpu.cpu.state.misalign_trap_sync
.sym 5104 servant.wb_ibus_ack
.sym 5108 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 5109 servant.cpu.cpu.cnt_en
.sym 5114 servant.mdu_rs1[17]
.sym 5120 $abc$8097$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 5121 clock_gen.pll.rst_reg[1]
.sym 5126 $abc$8097$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$656_Y_new_inv_
.sym 5127 servant.cpu.cpu.state.misalign_trap_sync
.sym 5128 servant.cpu.cpu.cnt_en
.sym 5129 servant.cpu.cpu.state.init_done
.sym 5135 servant.mdu_rs1[30]
.sym 5136 servant.cpu.cpu.bufreg_en
.sym 5137 wb_clk_$glb_clk
.sym 5139 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[8]
.sym 5140 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[9]
.sym 5141 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[10]
.sym 5142 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[11]
.sym 5143 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[12]
.sym 5144 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[13]
.sym 5145 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 5146 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[15]
.sym 5147 $PACKER_VCC_NET
.sym 5151 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[4]
.sym 5152 dat[16]
.sym 5153 dat[17]
.sym 5154 $abc$8097$new_n1348_
.sym 5155 servant.mdu_rs1[30]
.sym 5156 adr[2]
.sym 5157 servant.cpu.cpu.decode.opcode[1]
.sym 5158 $abc$8097$ram.i_wb_cyc_new_inv_
.sym 5159 dat[20]
.sym 5160 adr[7]
.sym 5161 adr[8]
.sym 5162 servant.cpu.rf_ram_if.rcnt[0]
.sym 5163 adr[3]
.sym 5164 servant.cpu.rdata0
.sym 5165 dat[29]
.sym 5166 $abc$8097$new_n1348_
.sym 5167 servant.cpu.raddr[0]
.sym 5168 servant.mdu_rs1[16]
.sym 5169 servant.cpu.wdata[1]
.sym 5170 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971
.sym 5172 dat[30]
.sym 5173 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 5174 servant.cpu.cpu.bufreg_en
.sym 5180 $abc$8097$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$661_Y_new_inv_
.sym 5182 servant.cpu.rf_rreq
.sym 5183 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[3]
.sym 5184 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[2]
.sym 5187 servant.cpu.cpu.branch_op
.sym 5188 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[0]
.sym 5189 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 5190 servant.cpu.cpu.decode.opcode[2]
.sym 5191 servant.wb_ibus_adr[0]
.sym 5192 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 5193 servant.cpu.waddr[0]
.sym 5195 servant.cpu.cpu.state.stage_two_req
.sym 5201 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[4]
.sym 5202 $abc$8097$new_n1307_
.sym 5203 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5207 servant.cpu.cpu.state.o_cnt_r[2]
.sym 5209 servant.cpu.rf_wreq
.sym 5213 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 5214 servant.cpu.cpu.branch_op
.sym 5215 $abc$8097$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$661_Y_new_inv_
.sym 5216 servant.cpu.cpu.decode.opcode[2]
.sym 5219 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 5220 servant.wb_ibus_adr[0]
.sym 5221 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5222 servant.cpu.cpu.state.o_cnt_r[2]
.sym 5225 servant.cpu.rf_rreq
.sym 5228 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[3]
.sym 5232 servant.cpu.cpu.state.stage_two_req
.sym 5234 $abc$8097$new_n1307_
.sym 5239 servant.cpu.rf_rreq
.sym 5240 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[4]
.sym 5244 servant.cpu.rf_rreq
.sym 5245 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[0]
.sym 5249 servant.cpu.rf_rreq
.sym 5251 servant.cpu.waddr[0]
.sym 5256 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[2]
.sym 5258 servant.cpu.rf_rreq
.sym 5260 wb_clk_$glb_clk
.sym 5261 servant.cpu.rf_wreq
.sym 5262 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 5263 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 5264 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[2]
.sym 5265 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 5266 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 5267 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[5]
.sym 5268 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 5269 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 5270 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6944
.sym 5274 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 5275 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 5276 servant.cpu.cpu.decode.opcode[0]
.sym 5277 $abc$8097$new_n1702_
.sym 5278 recieve
.sym 5279 adr[7]
.sym 5280 $abc$8097$new_n1290_
.sym 5281 $PACKER_VCC_NET
.sym 5282 $abc$8097$servant.cpu.cpu.ctrl.offset_a_new_
.sym 5285 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6716
.sym 5287 servant.cpu.raddr[2]
.sym 5288 servant.cpu.rf_ram.rdata[0]
.sym 5289 dat[24]
.sym 5290 $abc$8097$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$385_Y_new_
.sym 5292 dat[17]
.sym 5293 dat[25]
.sym 5295 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 5296 dat[25]
.sym 5297 adr[9]
.sym 5303 servant.wb_ibus_adr[0]
.sym 5304 $abc$8097$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$442_Y_new_
.sym 5305 servant.cpu.cpu.alu_cmp
.sym 5306 servant.cpu.cpu.state.o_cnt_r[2]
.sym 5307 servant.cpu.cpu.bufreg.c_r
.sym 5308 servant.cpu.cpu.branch_op
.sym 5309 $abc$8097$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 5310 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 5311 servant.cpu.cpu.state.init_done
.sym 5312 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 5313 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$668_Y_new_
.sym 5314 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$675_Y_new_
.sym 5316 servant.cpu.cpu.branch_op
.sym 5317 $abc$8097$auto$alumacc.cc:474:replace_alu$1365.AA[0]_new_
.sym 5318 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 5320 servant.cpu.cpu.decode.opcode[0]
.sym 5321 servant.cpu.cpu.decode.opcode[1]
.sym 5322 servant.cpu.cpu.bufreg_en
.sym 5323 servant.cpu.cpu.new_irq
.sym 5324 servant.cpu.rdata0
.sym 5325 $abc$8097$auto$alumacc.cc:474:replace_alu$1365.AA[0]_new_
.sym 5326 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5328 servant.cpu.cpu.cnt_en
.sym 5329 servant.mdu_op[0]
.sym 5332 $abc$8097$new_n1666_
.sym 5336 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 5337 servant.cpu.cpu.state.o_cnt_r[2]
.sym 5338 servant.wb_ibus_adr[0]
.sym 5339 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5348 $abc$8097$new_n1666_
.sym 5349 servant.mdu_op[0]
.sym 5350 servant.cpu.cpu.alu_cmp
.sym 5351 servant.cpu.cpu.decode.opcode[0]
.sym 5354 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 5355 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$675_Y_new_
.sym 5356 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$668_Y_new_
.sym 5357 servant.cpu.cpu.cnt_en
.sym 5360 servant.cpu.cpu.bufreg.c_r
.sym 5361 $abc$8097$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$442_Y_new_
.sym 5362 $abc$8097$auto$alumacc.cc:474:replace_alu$1365.AA[0]_new_
.sym 5363 servant.cpu.cpu.bufreg_en
.sym 5366 servant.cpu.cpu.branch_op
.sym 5367 $abc$8097$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 5368 servant.cpu.cpu.state.init_done
.sym 5369 servant.cpu.cpu.new_irq
.sym 5372 servant.cpu.cpu.decode.opcode[1]
.sym 5373 servant.cpu.cpu.decode.opcode[0]
.sym 5374 servant.cpu.cpu.branch_op
.sym 5375 servant.cpu.rdata0
.sym 5378 $abc$8097$auto$alumacc.cc:474:replace_alu$1365.AA[0]_new_
.sym 5379 servant.cpu.cpu.bufreg.c_r
.sym 5380 $abc$8097$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$442_Y_new_
.sym 5381 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 5383 wb_clk_$glb_clk
.sym 5385 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 5386 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 5387 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[10]
.sym 5388 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 5389 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[12]
.sym 5390 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 5391 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[14]
.sym 5392 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[15]
.sym 5394 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 5396 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 5397 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 5398 $PACKER_VCC_NET
.sym 5399 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 5400 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 5402 adr[8]
.sym 5404 servant.cpu.cpu.branch_op
.sym 5405 servant.cpu.cpu.bufreg_en
.sym 5406 $abc$8097$techmap$techmap1599\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 5407 dat[20]
.sym 5408 servant.cpu.cpu.rd_addr[0]
.sym 5409 servant.cpu.cpu.new_irq
.sym 5411 recieve
.sym 5412 servant.wb_ibus_adr[0]
.sym 5413 servant.cpu.raddr[5]
.sym 5414 $abc$8097$ram.we[3]_new_
.sym 5415 to_pc$SB_IO_OUT
.sym 5417 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[6]
.sym 5418 servant.cpu.raddr[9]
.sym 5419 dat[21]
.sym 5420 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 5426 servant.cpu.rdata0
.sym 5427 $abc$8097$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$441_Y_new_inv_
.sym 5428 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:202$595_Y_new_
.sym 5429 $abc$8097$servant.cpu.cpu.alu.result_eq_new_
.sym 5430 servant.cpu.rf_ram_if.wcnt[0]
.sym 5432 $abc$8097$servant.cpu.cpu.bufreg.i_imm_new_
.sym 5433 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 5434 $abc$8097$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 5435 servant.cpu.cpu.decode.opcode[0]
.sym 5436 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$689_Y
.sym 5437 servant.cpu.cpu.bufreg_en
.sym 5438 servant.mdu_rs1[0]
.sym 5440 $abc$8097$new_n1323_
.sym 5441 servant.mdu_op[1]
.sym 5443 $abc$8097$servant.cpu.cpu.alu.result_lt_new_inv_
.sym 5444 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6716
.sym 5445 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5446 $abc$8097$new_n1324_
.sym 5447 servant.cpu.cpu.branch_op
.sym 5449 servant.cpu.cpu.decode.opcode[2]
.sym 5450 $abc$8097$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$385_Y_new_
.sym 5451 servant.mdu_op[2]
.sym 5453 $abc$8097$servant.cpu.cpu.ctrl.offset_a_new_
.sym 5454 servant.cpu.wdata0
.sym 5456 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 5462 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$689_Y
.sym 5465 servant.cpu.cpu.decode.opcode[2]
.sym 5467 $abc$8097$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$441_Y_new_inv_
.sym 5468 $abc$8097$servant.cpu.cpu.bufreg.i_imm_new_
.sym 5471 servant.mdu_op[1]
.sym 5472 $abc$8097$servant.cpu.cpu.alu.result_lt_new_inv_
.sym 5473 servant.mdu_op[2]
.sym 5474 $abc$8097$servant.cpu.cpu.alu.result_eq_new_
.sym 5477 servant.cpu.wdata0
.sym 5478 servant.cpu.rf_ram_if.wcnt[0]
.sym 5479 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 5483 servant.cpu.rdata0
.sym 5484 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5485 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:202$595_Y_new_
.sym 5486 $abc$8097$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$385_Y_new_
.sym 5489 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 5492 $abc$8097$servant.cpu.cpu.ctrl.offset_a_new_
.sym 5496 servant.cpu.cpu.branch_op
.sym 5497 servant.cpu.cpu.decode.opcode[0]
.sym 5498 $abc$8097$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 5501 $abc$8097$new_n1323_
.sym 5502 $abc$8097$new_n1324_
.sym 5503 servant.mdu_rs1[0]
.sym 5504 servant.cpu.cpu.bufreg_en
.sym 5505 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6716
.sym 5506 wb_clk_$glb_clk
.sym 5507 wb_rst_$glb_sr
.sym 5508 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[0]
.sym 5509 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[1]
.sym 5510 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[2]
.sym 5511 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[3]
.sym 5512 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[4]
.sym 5513 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[5]
.sym 5514 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[6]
.sym 5515 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[7]
.sym 5520 servant.cpu.cpu.mem_bytecnt[0]
.sym 5521 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 5522 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:202$595_Y_new_
.sym 5523 dat[31]
.sym 5524 adr[2]
.sym 5525 servant.cpu.cpu.csr.mcause3_0[0]
.sym 5526 servant.cpu.cpu.mem_bytecnt[1]
.sym 5527 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 5528 $abc$8097$new_n1323_
.sym 5529 $abc$8097$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$560_Y_new_
.sym 5530 adr[9]
.sym 5531 dat[14]
.sym 5533 servant.cpu.cpu.branch_op
.sym 5535 servant.mdu_op[1]
.sym 5537 servant.mdu_op[2]
.sym 5538 dat[29]
.sym 5539 adr[7]
.sym 5540 $PACKER_VCC_NET
.sym 5543 servant.cpu.wdata[0]
.sym 5549 $abc$8097$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 5550 servant.cpu.cpu.decode.opcode[0]
.sym 5552 $abc$8097$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 5553 servant.cpu.cpu.decode.opcode[1]
.sym 5555 $abc$8097$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$395_Y_new_
.sym 5556 servant.mdu_op[2]
.sym 5557 $abc$8097$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$372_Y_new_inv_
.sym 5558 $abc$8097$new_n1773_
.sym 5559 servant.cpu.cpu.alu_cmp
.sym 5560 servant.cpu.cpu.cnt_en
.sym 5561 servant.cpu.cpu.alu.add_cy_r
.sym 5562 servant.mdu_op[1]
.sym 5563 servant.cpu.cpu.decode.opcode[2]
.sym 5564 $abc$8097$new_n1322_
.sym 5569 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 5570 servant.cpu.cpu.branch_op
.sym 5571 servant.cpu.rdata0
.sym 5572 servant.cpu.cpu.alu.cmp_r
.sym 5573 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5576 $abc$8097$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 5577 $abc$8097$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$560_Y_new_
.sym 5579 $abc$8097$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$382_Y_new_
.sym 5582 servant.cpu.rdata0
.sym 5583 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5584 $abc$8097$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 5585 servant.cpu.cpu.alu.add_cy_r
.sym 5588 servant.cpu.cpu.decode.opcode[0]
.sym 5589 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 5590 servant.cpu.cpu.branch_op
.sym 5591 servant.cpu.cpu.decode.opcode[1]
.sym 5594 servant.mdu_op[1]
.sym 5595 servant.cpu.cpu.alu.cmp_r
.sym 5596 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 5597 servant.mdu_op[2]
.sym 5600 servant.cpu.cpu.alu.cmp_r
.sym 5602 $abc$8097$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$372_Y_new_inv_
.sym 5603 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 5606 $abc$8097$new_n1322_
.sym 5607 $abc$8097$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$382_Y_new_
.sym 5608 $abc$8097$new_n1773_
.sym 5609 $abc$8097$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 5612 servant.cpu.cpu.decode.opcode[2]
.sym 5613 $abc$8097$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 5614 servant.cpu.cpu.decode.opcode[0]
.sym 5615 $abc$8097$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$395_Y_new_
.sym 5619 $abc$8097$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$560_Y_new_
.sym 5621 $abc$8097$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$372_Y_new_inv_
.sym 5626 servant.cpu.cpu.alu_cmp
.sym 5628 servant.cpu.cpu.cnt_en
.sym 5629 wb_clk_$glb_clk
.sym 5631 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[8]
.sym 5632 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[9]
.sym 5633 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[10]
.sym 5634 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[11]
.sym 5635 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[12]
.sym 5636 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[13]
.sym 5637 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[14]
.sym 5638 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[15]
.sym 5640 recieve
.sym 5643 adr[7]
.sym 5646 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[3]
.sym 5647 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5648 servant.cpu.cpu.state.o_cnt_r[3]
.sym 5650 dat[17]
.sym 5651 dat[16]
.sym 5652 servant.cpu.rf_ram_if.rcnt[0]
.sym 5653 $abc$8097$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 5654 dat[20]
.sym 5655 servant.cpu.rf_ram.rdata[1]
.sym 5656 servant.mdu_rs1[16]
.sym 5657 servant.cpu.rdata0
.sym 5658 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 5659 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5660 dat[29]
.sym 5661 servant.cpu.cpu.csr_in
.sym 5662 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 5663 adr[3]
.sym 5664 dat[30]
.sym 5666 servant.cpu.cpu.bufreg_en
.sym 5673 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$245_Y_new_
.sym 5674 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 5675 $abc$8097$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$243_Y_new_inv_
.sym 5677 servant.cpu.rreg0[0]
.sym 5678 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[6]
.sym 5679 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 5681 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 5682 servant.wb_ibus_adr[0]
.sym 5683 servant.cpu.rdata0
.sym 5684 servant.cpu.rf_ram_if.wcnt[0]
.sym 5685 $abc$8097$new_n1772_
.sym 5686 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 5687 servant.mdu_op[0]
.sym 5689 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[6]
.sym 5690 servant.cpu.rf_ram_if.wdata0_r
.sym 5691 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 5692 servant.cpu.wdata0
.sym 5694 $abc$8097$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$340_Y_new_inv_
.sym 5695 servant.mdu_op[1]
.sym 5696 $abc$8097$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$234_Y_new_
.sym 5697 servant.mdu_op[2]
.sym 5703 servant.cpu.cpu.csr_in
.sym 5705 servant.mdu_op[2]
.sym 5707 servant.cpu.rdata0
.sym 5708 servant.cpu.rreg0[0]
.sym 5711 $abc$8097$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$243_Y_new_inv_
.sym 5712 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 5713 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$245_Y_new_
.sym 5714 $abc$8097$new_n1772_
.sym 5719 servant.cpu.wdata0
.sym 5723 servant.cpu.rf_ram_if.wcnt[0]
.sym 5725 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 5726 servant.cpu.rf_ram_if.wdata0_r
.sym 5729 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 5730 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 5731 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[6]
.sym 5732 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[6]
.sym 5735 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 5736 servant.cpu.cpu.csr_in
.sym 5737 servant.wb_ibus_adr[0]
.sym 5742 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$245_Y_new_
.sym 5744 $abc$8097$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$243_Y_new_inv_
.sym 5747 servant.mdu_op[1]
.sym 5748 $abc$8097$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$340_Y_new_inv_
.sym 5749 $abc$8097$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$234_Y_new_
.sym 5750 servant.mdu_op[0]
.sym 5752 wb_clk_$glb_clk
.sym 5754 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[0]
.sym 5755 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[1]
.sym 5756 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[2]
.sym 5757 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[3]
.sym 5758 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[4]
.sym 5759 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[5]
.sym 5760 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[6]
.sym 5761 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[7]
.sym 5767 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5768 dat[31]
.sym 5770 $abc$8097$ram.we[2]_new_
.sym 5771 $abc$8097$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$243_Y_new_inv_
.sym 5772 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$272_Y_new_
.sym 5775 servant.mdu_op[0]
.sym 5776 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4671[1]_new_inv_
.sym 5778 dat[17]
.sym 5787 dat[24]
.sym 5789 adr[9]
.sym 5797 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 5802 servant.cpu.cpu.csr_in
.sym 5804 servant.cpu.cpu.new_irq
.sym 5806 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 5813 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6938
.sym 5818 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$272_Y_new_
.sym 5824 $abc$8097$ram.we[2]_new_
.sym 5835 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 5837 $abc$8097$ram.we[2]_new_
.sym 5865 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$272_Y_new_
.sym 5866 servant.cpu.cpu.new_irq
.sym 5872 servant.cpu.cpu.csr_in
.sym 5873 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 5874 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6938
.sym 5875 wb_clk_$glb_clk
.sym 5877 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[8]
.sym 5878 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[9]
.sym 5879 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[10]
.sym 5880 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[11]
.sym 5881 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[12]
.sym 5882 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[13]
.sym 5883 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[14]
.sym 5884 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[15]
.sym 5890 servant.cpu.cpu.ebreak
.sym 5891 dat[16]
.sym 5893 $abc$8097$new_n1248_
.sym 5895 servant.cpu.cpu.cnt_done
.sym 5896 adr[8]
.sym 5897 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 5898 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[1]
.sym 5899 dat[20]
.sym 5900 $abc$8097$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 5903 dat[21]
.sym 5904 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 5905 $abc$8097$ram.we[3]_new_
.sym 5907 dat[19]
.sym 5908 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[0]
.sym 5909 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[2]
.sym 5911 recieve
.sym 5918 servant.mdu_rs1[14]
.sym 5920 servant.mdu_rs1[15]
.sym 5926 servant.mdu_rs1[16]
.sym 5936 servant.cpu.cpu.bufreg_en
.sym 5946 servant.mdu_rs1[13]
.sym 5953 servant.mdu_rs1[15]
.sym 5964 servant.mdu_rs1[16]
.sym 5969 servant.mdu_rs1[13]
.sym 5970 servant.mdu_rs1[14]
.sym 5972 servant.mdu_rs1[15]
.sym 5975 servant.mdu_rs1[14]
.sym 5997 servant.cpu.cpu.bufreg_en
.sym 5998 wb_clk_$glb_clk
.sym 6000 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[0]
.sym 6001 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[1]
.sym 6002 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[2]
.sym 6003 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[3]
.sym 6004 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[4]
.sym 6005 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[5]
.sym 6006 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[6]
.sym 6007 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[7]
.sym 6016 servant.cpu.cpu.cnt_en
.sym 6019 dat[31]
.sym 6021 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 6022 servant.cpu.cpu.cnt_en
.sym 6025 $PACKER_VCC_NET
.sym 6027 $abc$8097$techmap$techmap1594\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 6031 adr[7]
.sym 6035 dat[29]
.sym 6048 $abc$8097$new_n1159_
.sym 6052 $abc$8097$new_n1165_
.sym 6054 $abc$8097$ram.we[2]_new_
.sym 6055 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 6056 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 6059 adr[9]
.sym 6061 $abc$8097$new_n1163_
.sym 6064 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 6065 $abc$8097$ram.we[3]_new_
.sym 6069 $abc$8097$new_n1164_
.sym 6071 recieve
.sym 6074 $abc$8097$new_n1163_
.sym 6075 recieve
.sym 6076 adr[9]
.sym 6077 $abc$8097$new_n1159_
.sym 6082 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 6083 $abc$8097$ram.we[2]_new_
.sym 6092 $abc$8097$ram.we[3]_new_
.sym 6094 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 6099 $abc$8097$new_n1164_
.sym 6100 $abc$8097$new_n1165_
.sym 6101 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 6110 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 6121 wb_clk_$glb_clk
.sym 6123 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[8]
.sym 6124 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[9]
.sym 6125 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[10]
.sym 6126 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[11]
.sym 6127 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[12]
.sym 6128 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[13]
.sym 6129 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[14]
.sym 6130 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[15]
.sym 6132 servant.wb_ibus_ack
.sym 6136 adr[8]
.sym 6137 adr[7]
.sym 6138 dat[16]
.sym 6139 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[0]
.sym 6140 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[7]
.sym 6142 dat[20]
.sym 6145 dat[22]
.sym 6150 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[1]
.sym 6152 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[14]
.sym 6154 dat[30]
.sym 6158 dat[24]
.sym 6348 my_adr[3]
.sym 6349 my_adr[4]
.sym 6350 my_adr[5]
.sym 6351 my_adr[6]
.sym 6352 my_adr[7]
.sym 6353 my_adr[8]
.sym 6357 dat[4]
.sym 6363 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[13]
.sym 6367 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 6369 servant.cpu.rf_ram.rdata[0]
.sym 6376 dat[7]
.sym 6389 servant.cpu.waddr[3]
.sym 6390 servant.cpu.waddr[0]
.sym 6394 servant.cpu.waddr[1]
.sym 6395 servant.cpu.wdata[0]
.sym 6397 servant.cpu.waddr[4]
.sym 6399 $PACKER_VCC_NET
.sym 6402 servant.cpu.waddr[2]
.sym 6403 servant.cpu.waddr[7]
.sym 6406 servant.cpu.waddr[6]
.sym 6409 servant.cpu.waddr[9]
.sym 6413 servant.cpu.wen
.sym 6415 servant.cpu.waddr[8]
.sym 6416 servant.cpu.waddr[5]
.sym 6422 my_adr[9]
.sym 6423 my_adr[10]
.sym 6424 my_adr[11]
.sym 6425 my_adr[12]
.sym 6426 my_adr[13]
.sym 6427 my_adr[14]
.sym 6428 my_adr[15]
.sym 6429 my_adr[16]
.sym 6438 servant.cpu.waddr[0]
.sym 6439 servant.cpu.waddr[1]
.sym 6441 servant.cpu.waddr[2]
.sym 6442 servant.cpu.waddr[3]
.sym 6443 servant.cpu.waddr[4]
.sym 6444 servant.cpu.waddr[5]
.sym 6445 servant.cpu.waddr[6]
.sym 6446 servant.cpu.waddr[7]
.sym 6447 servant.cpu.waddr[8]
.sym 6448 servant.cpu.waddr[9]
.sym 6449 wb_clk_$glb_clk
.sym 6450 servant.cpu.wen
.sym 6454 servant.cpu.wdata[0]
.sym 6459 $PACKER_VCC_NET
.sym 6462 servant.cpu.rf_ram.rdata[1]
.sym 6464 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[4]
.sym 6465 servant.cpu.wdata[0]
.sym 6466 tx_to_ble.clock_count[5]
.sym 6467 tx_to_ble.clock_count[2]
.sym 6471 $PACKER_VCC_NET
.sym 6474 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 6487 servant.cpu.wen
.sym 6489 my_adr[3]
.sym 6491 my_adr[4]
.sym 6492 servant.cpu.rf_ram.rdata[0]
.sym 6494 adr[4]
.sym 6499 servant.cpu.waddr[4]
.sym 6500 my_adr[8]
.sym 6501 adr[2]
.sym 6503 adr[9]
.sym 6507 dat[12]
.sym 6509 servant.cpu.raddr[3]
.sym 6512 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[0]
.sym 6516 servant.cpu.raddr[4]
.sym 6518 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[3]
.sym 6528 servant.cpu.wdata[1]
.sym 6530 servant.cpu.raddr[6]
.sym 6534 servant.cpu.raddr[8]
.sym 6537 servant.cpu.raddr[0]
.sym 6538 servant.cpu.raddr[3]
.sym 6539 $PACKER_VCC_NET
.sym 6541 $PACKER_VCC_NET
.sym 6544 servant.cpu.raddr[4]
.sym 6549 servant.cpu.raddr[7]
.sym 6550 servant.cpu.raddr[2]
.sym 6551 servant.cpu.raddr[1]
.sym 6552 servant.cpu.raddr[5]
.sym 6556 servant.cpu.raddr[9]
.sym 6560 my_adr[17]
.sym 6561 my_adr[18]
.sym 6562 my_adr[19]
.sym 6563 my_adr[20]
.sym 6564 my_adr[21]
.sym 6565 $add$src/servant_1.2.1/servant/service.v:157$80_Y[22]
.sym 6566 $add$src/servant_1.2.1/servant/service.v:157$80_Y[23]
.sym 6567 my_adr[24]
.sym 6576 servant.cpu.raddr[0]
.sym 6577 servant.cpu.raddr[1]
.sym 6579 servant.cpu.raddr[2]
.sym 6580 servant.cpu.raddr[3]
.sym 6581 servant.cpu.raddr[4]
.sym 6582 servant.cpu.raddr[5]
.sym 6583 servant.cpu.raddr[6]
.sym 6584 servant.cpu.raddr[7]
.sym 6585 servant.cpu.raddr[8]
.sym 6586 servant.cpu.raddr[9]
.sym 6587 wb_clk_$glb_clk
.sym 6588 $PACKER_VCC_NET
.sym 6589 $PACKER_VCC_NET
.sym 6591 servant.cpu.wdata[1]
.sym 6603 servant.cpu.raddr[0]
.sym 6605 my_adr[12]
.sym 6606 tx_to_ble.clock_count[3]
.sym 6611 wb_mem_rdt[4]
.sym 6612 servant.cpu.wdata[1]
.sym 6613 my_adr[11]
.sym 6614 my_adr[11]
.sym 6615 adr[6]
.sym 6616 my_adr[1]
.sym 6617 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 6618 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[6]
.sym 6619 my_adr[6]
.sym 6620 servant.cpu.waddr[4]
.sym 6621 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 6622 my_adr[15]
.sym 6623 my_adr[5]
.sym 6624 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[1]
.sym 6625 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[11]
.sym 6630 adr[6]
.sym 6632 dat[1]
.sym 6634 $PACKER_VCC_NET
.sym 6636 dat[3]
.sym 6639 adr[4]
.sym 6640 dat[0]
.sym 6641 $abc$8097$techmap$techmap1588\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 6642 adr[7]
.sym 6643 adr[8]
.sym 6645 adr[2]
.sym 6647 adr[9]
.sym 6650 dat[7]
.sym 6651 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[0]
.sym 6652 dat[5]
.sym 6653 dat[4]
.sym 6654 dat[2]
.sym 6656 adr[3]
.sym 6658 dat[6]
.sym 6659 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[0]
.sym 6660 adr[5]
.sym 6662 my_adr[25]
.sym 6663 my_adr[26]
.sym 6664 my_adr[27]
.sym 6665 my_adr[28]
.sym 6666 my_adr[29]
.sym 6667 my_adr[30]
.sym 6668 my_adr[31]
.sym 6669 my_adr[1]
.sym 6670 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[0]
.sym 6671 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[0]
.sym 6672 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[0]
.sym 6673 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[0]
.sym 6674 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[0]
.sym 6675 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[0]
.sym 6676 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[0]
.sym 6677 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[0]
.sym 6678 adr[2]
.sym 6679 adr[3]
.sym 6681 adr[4]
.sym 6682 adr[5]
.sym 6683 adr[6]
.sym 6684 adr[7]
.sym 6685 adr[8]
.sym 6686 adr[9]
.sym 6689 wb_clk_$glb_clk
.sym 6690 $abc$8097$techmap$techmap1588\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 6691 dat[0]
.sym 6692 dat[1]
.sym 6693 dat[2]
.sym 6694 dat[3]
.sym 6695 dat[4]
.sym 6696 dat[5]
.sym 6697 dat[6]
.sym 6698 dat[7]
.sym 6699 $PACKER_VCC_NET
.sym 6703 dat[22]
.sym 6705 $PACKER_VCC_NET
.sym 6706 dat[0]
.sym 6707 servant.cpu.raddr[8]
.sym 6708 dat[1]
.sym 6709 $abc$8097$ram.we[1]_new_
.sym 6710 $PACKER_VCC_NET
.sym 6712 dat[3]
.sym 6713 $PACKER_VCC_NET
.sym 6716 my_adr[19]
.sym 6717 my_adr[3]
.sym 6718 dat[5]
.sym 6719 adr[8]
.sym 6720 dat[0]
.sym 6722 dat[15]
.sym 6723 servant.cpu.wen
.sym 6724 my_adr[3]
.sym 6725 recieve
.sym 6726 my_adr[4]
.sym 6727 servant.cpu.rf_ram.rdata[0]
.sym 6732 dat[15]
.sym 6733 adr[7]
.sym 6734 adr[8]
.sym 6735 dat[8]
.sym 6736 dat[13]
.sym 6738 dat[9]
.sym 6740 dat[12]
.sym 6742 dat[10]
.sym 6743 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 6745 $PACKER_VCC_NET
.sym 6746 dat[14]
.sym 6748 adr[6]
.sym 6750 adr[4]
.sym 6753 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[1]
.sym 6755 adr[3]
.sym 6757 dat[11]
.sym 6759 adr[2]
.sym 6760 adr[9]
.sym 6761 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[1]
.sym 6762 adr[5]
.sym 6764 adr[6]
.sym 6765 $abc$8097$new_n949_
.sym 6766 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[1]
.sym 6767 servant.mdu_rs1[5]
.sym 6768 $abc$8097$new_n951_
.sym 6769 wb_mem_rdt[1]
.sym 6770 adr[5]
.sym 6771 $abc$8097$auto$wreduce.cc:455:run$1258[0]
.sym 6772 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[1]
.sym 6773 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[1]
.sym 6774 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[1]
.sym 6775 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[1]
.sym 6776 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[1]
.sym 6777 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[1]
.sym 6778 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[1]
.sym 6779 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1646[1]
.sym 6780 adr[2]
.sym 6781 adr[3]
.sym 6783 adr[4]
.sym 6784 adr[5]
.sym 6785 adr[6]
.sym 6786 adr[7]
.sym 6787 adr[8]
.sym 6788 adr[9]
.sym 6791 wb_clk_$glb_clk
.sym 6792 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 6793 $PACKER_VCC_NET
.sym 6794 dat[10]
.sym 6795 dat[11]
.sym 6796 dat[12]
.sym 6797 dat[13]
.sym 6798 dat[14]
.sym 6799 dat[15]
.sym 6800 dat[8]
.sym 6801 dat[9]
.sym 6806 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[8]
.sym 6807 wb_mem_rdt[0]
.sym 6808 dat[10]
.sym 6809 dat[8]
.sym 6810 rx_from_ble.data_index[0]
.sym 6811 tx_to_ble.data_index[2]
.sym 6812 dat[13]
.sym 6813 tx_to_ble.data_index[1]
.sym 6814 dat[9]
.sym 6815 wb_mem_rdt[7]
.sym 6816 dat[15]
.sym 6817 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 6818 $PACKER_VCC_NET
.sym 6819 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[10]
.sym 6822 adr[4]
.sym 6823 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 6824 my_adr[30]
.sym 6825 adr[9]
.sym 6826 adr[9]
.sym 6827 adr[6]
.sym 6828 adr[2]
.sym 6834 adr[2]
.sym 6836 dat[3]
.sym 6838 dat[7]
.sym 6840 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[0]
.sym 6841 dat[6]
.sym 6842 dat[2]
.sym 6844 adr[7]
.sym 6845 $abc$8097$techmap$techmap1587\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1586_Y
.sym 6847 adr[8]
.sym 6848 adr[9]
.sym 6850 adr[6]
.sym 6851 adr[3]
.sym 6852 dat[1]
.sym 6853 dat[4]
.sym 6854 $PACKER_VCC_NET
.sym 6855 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[0]
.sym 6856 dat[5]
.sym 6858 dat[0]
.sym 6863 adr[4]
.sym 6864 adr[5]
.sym 6866 adr[4]
.sym 6867 adr[3]
.sym 6868 servant.cpu.rf_ram_if.wcnt[0]
.sym 6869 servant.cpu.wen
.sym 6870 $abc$8097$new_n1141_
.sym 6871 $abc$8097$new_n1142_
.sym 6872 servant.mdu_rs1[0]
.sym 6873 servant.mdu_rs1[1]
.sym 6874 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[0]
.sym 6875 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[0]
.sym 6876 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[0]
.sym 6877 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[0]
.sym 6878 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[0]
.sym 6879 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[0]
.sym 6880 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[0]
.sym 6881 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[0]
.sym 6882 adr[2]
.sym 6883 adr[3]
.sym 6885 adr[4]
.sym 6886 adr[5]
.sym 6887 adr[6]
.sym 6888 adr[7]
.sym 6889 adr[8]
.sym 6890 adr[9]
.sym 6893 wb_clk_$glb_clk
.sym 6894 $abc$8097$techmap$techmap1587\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1586_Y
.sym 6895 dat[0]
.sym 6896 dat[1]
.sym 6897 dat[2]
.sym 6898 dat[3]
.sym 6899 dat[4]
.sym 6900 dat[5]
.sym 6901 dat[6]
.sym 6902 dat[7]
.sym 6903 $PACKER_VCC_NET
.sym 6904 dat[7]
.sym 6908 $abc$8097$ram.we[0]_new_
.sym 6909 adr[5]
.sym 6910 dat[3]
.sym 6911 dat[6]
.sym 6913 tx_to_ble.clock_count[0]
.sym 6914 dat[7]
.sym 6915 adr[6]
.sym 6916 adr[7]
.sym 6917 dat[6]
.sym 6918 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[4]
.sym 6920 dat[19]
.sym 6921 servant.cpu.raddr[4]
.sym 6922 $abc$8097$ram.we[2]_new_
.sym 6923 wb_mem_rdt[2]
.sym 6924 dat[8]
.sym 6925 servant.cpu.raddr[0]
.sym 6926 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[11]
.sym 6927 servant.cpu.raddr[3]
.sym 6928 adr[5]
.sym 6929 adr[4]
.sym 6930 dat[28]
.sym 6931 adr[3]
.sym 6936 adr[6]
.sym 6938 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[1]
.sym 6939 dat[12]
.sym 6941 dat[8]
.sym 6942 dat[9]
.sym 6943 dat[14]
.sym 6946 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[1]
.sym 6948 dat[10]
.sym 6949 adr[2]
.sym 6950 adr[5]
.sym 6951 dat[15]
.sym 6952 adr[4]
.sym 6953 adr[3]
.sym 6954 dat[13]
.sym 6955 adr[7]
.sym 6956 $PACKER_VCC_NET
.sym 6961 dat[11]
.sym 6963 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 6964 adr[9]
.sym 6965 adr[8]
.sym 6970 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[2]
.sym 6971 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[3]
.sym 6972 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[4]
.sym 6973 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[1]
.sym 6974 servant.cpu.cpu.decode.opcode[1]
.sym 6975 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[0]
.sym 6976 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[1]
.sym 6977 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[1]
.sym 6978 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[1]
.sym 6979 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[1]
.sym 6980 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[1]
.sym 6981 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[1]
.sym 6982 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[1]
.sym 6983 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1648[1]
.sym 6984 adr[2]
.sym 6985 adr[3]
.sym 6987 adr[4]
.sym 6988 adr[5]
.sym 6989 adr[6]
.sym 6990 adr[7]
.sym 6991 adr[8]
.sym 6992 adr[9]
.sym 6995 wb_clk_$glb_clk
.sym 6996 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 6997 $PACKER_VCC_NET
.sym 6998 dat[10]
.sym 6999 dat[11]
.sym 7000 dat[12]
.sym 7001 dat[13]
.sym 7002 dat[14]
.sym 7003 dat[15]
.sym 7004 dat[8]
.sym 7005 dat[9]
.sym 7006 dat[4]
.sym 7010 dat[2]
.sym 7011 servant.mdu_rs1[0]
.sym 7012 servant.cpu.cpu.bufreg_en
.sym 7013 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971
.sym 7014 $abc$8097$new_n1348_
.sym 7015 servant.mdu_rs1[1]
.sym 7016 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 7017 adr[4]
.sym 7018 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 7019 adr[3]
.sym 7020 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 7022 servant.cpu.rf_ram_if.wcnt[0]
.sym 7023 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 7024 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[5]
.sym 7025 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[15]
.sym 7026 my_adr[15]
.sym 7027 servant.cpu.waddr[4]
.sym 7028 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 7029 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 7030 servant.mdu_rs1[0]
.sym 7031 adr[6]
.sym 7032 adr[7]
.sym 7033 dat[23]
.sym 7038 adr[4]
.sym 7039 adr[3]
.sym 7040 dat[21]
.sym 7041 dat[20]
.sym 7044 adr[2]
.sym 7046 adr[9]
.sym 7047 dat[23]
.sym 7048 adr[7]
.sym 7050 dat[16]
.sym 7051 adr[8]
.sym 7053 dat[17]
.sym 7054 adr[6]
.sym 7056 $abc$8097$techmap$techmap1591\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 7058 dat[19]
.sym 7061 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[0]
.sym 7062 dat[22]
.sym 7064 dat[18]
.sym 7066 adr[5]
.sym 7067 $PACKER_VCC_NET
.sym 7069 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[0]
.sym 7070 $abc$8097$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 7071 servant.cpu.cpu.decode.opcode[0]
.sym 7072 $abc$8097$techmap$techmap1591\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 7073 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$660_Y_new_
.sym 7074 $abc$8097$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$661_Y_new_inv_
.sym 7075 servant.cpu.cpu.decode.opcode[2]
.sym 7076 $abc$8097$new_n1290_
.sym 7077 $abc$8097$servant.cpu.cpu.ctrl.offset_a_new_
.sym 7078 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[0]
.sym 7079 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[0]
.sym 7080 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[0]
.sym 7081 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[0]
.sym 7082 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[0]
.sym 7083 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[0]
.sym 7084 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[0]
.sym 7085 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[0]
.sym 7086 adr[2]
.sym 7087 adr[3]
.sym 7089 adr[4]
.sym 7090 adr[5]
.sym 7091 adr[6]
.sym 7092 adr[7]
.sym 7093 adr[8]
.sym 7094 adr[9]
.sym 7097 wb_clk_$glb_clk
.sym 7098 $abc$8097$techmap$techmap1591\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 7099 dat[16]
.sym 7100 dat[17]
.sym 7101 dat[18]
.sym 7102 dat[19]
.sym 7103 dat[20]
.sym 7104 dat[21]
.sym 7105 dat[22]
.sym 7106 dat[23]
.sym 7107 $PACKER_VCC_NET
.sym 7108 adr[9]
.sym 7111 adr[9]
.sym 7113 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 7114 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 7117 dat[9]
.sym 7118 adr[9]
.sym 7119 servant.cpu.raddr[2]
.sym 7120 servant.wb_dbus_ack
.sym 7121 servant.wb_ibus_ack
.sym 7123 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 7124 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 7125 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[2]
.sym 7126 adr[8]
.sym 7127 servant.cpu.cpu.decode.opcode[2]
.sym 7128 adr[8]
.sym 7129 my_adr[19]
.sym 7130 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 7131 servant.cpu.rf_ram.rdata[0]
.sym 7133 dat[27]
.sym 7134 dat[15]
.sym 7135 servant.wb_ibus_ack
.sym 7141 dat[24]
.sym 7142 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 7144 $PACKER_VCC_NET
.sym 7145 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[1]
.sym 7146 adr[6]
.sym 7148 dat[26]
.sym 7151 adr[8]
.sym 7153 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[1]
.sym 7154 adr[7]
.sym 7156 dat[27]
.sym 7157 adr[5]
.sym 7159 dat[28]
.sym 7160 adr[2]
.sym 7162 dat[25]
.sym 7163 adr[9]
.sym 7164 dat[30]
.sym 7165 dat[31]
.sym 7167 dat[29]
.sym 7169 adr[4]
.sym 7170 adr[3]
.sym 7172 my_adr[2]
.sym 7173 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 7174 servant.cpu.waddr[4]
.sym 7175 $abc$8097$new_n1472_
.sym 7176 $abc$8097$new_n1253_
.sym 7177 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$668_Y_new_
.sym 7178 $abc$8097$new_n1129_
.sym 7179 $abc$8097$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 7180 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[1]
.sym 7181 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[1]
.sym 7182 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[1]
.sym 7183 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[1]
.sym 7184 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[1]
.sym 7185 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[1]
.sym 7186 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[1]
.sym 7187 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1640[1]
.sym 7188 adr[2]
.sym 7189 adr[3]
.sym 7191 adr[4]
.sym 7192 adr[5]
.sym 7193 adr[6]
.sym 7194 adr[7]
.sym 7195 adr[8]
.sym 7196 adr[9]
.sym 7199 wb_clk_$glb_clk
.sym 7200 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 7201 $PACKER_VCC_NET
.sym 7202 dat[26]
.sym 7203 dat[27]
.sym 7204 dat[28]
.sym 7205 dat[29]
.sym 7206 dat[30]
.sym 7207 dat[31]
.sym 7208 dat[24]
.sym 7209 dat[25]
.sym 7214 $abc$8097$new_n1307_
.sym 7215 to_pc$SB_IO_OUT
.sym 7216 dat[13]
.sym 7217 $abc$8097$new_n992_
.sym 7218 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[9]
.sym 7219 recieve
.sym 7220 $abc$8097$ram.we[3]_new_
.sym 7221 servant.wb_ibus_ack
.sym 7222 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 7223 servant.cpu.cpu.new_irq
.sym 7224 servant.wb_ibus_adr[0]
.sym 7225 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6773
.sym 7226 dat[18]
.sym 7227 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[10]
.sym 7228 $abc$8097$techmap$techmap1589\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 7229 $PACKER_VCC_NET
.sym 7230 adr[2]
.sym 7232 my_adr[30]
.sym 7233 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[13]
.sym 7234 servant.cpu.rdata0
.sym 7235 adr[6]
.sym 7243 dat[18]
.sym 7244 $abc$8097$techmap$techmap1599\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 7246 $PACKER_VCC_NET
.sym 7247 dat[20]
.sym 7248 adr[8]
.sym 7249 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 7253 dat[19]
.sym 7254 adr[3]
.sym 7255 adr[2]
.sym 7258 adr[6]
.sym 7259 dat[16]
.sym 7260 dat[23]
.sym 7261 adr[7]
.sym 7263 adr[5]
.sym 7264 dat[21]
.sym 7267 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 7268 adr[9]
.sym 7270 dat[22]
.sym 7271 adr[4]
.sym 7273 dat[17]
.sym 7274 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 7275 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:202$595_Y_new_
.sym 7276 servant.cpu.rdata0
.sym 7277 $abc$8097$servant.cpu.cpu.bufreg.i_imm_new_
.sym 7278 $abc$8097$new_n1427_
.sym 7279 $abc$8097$servant.cpu.cpu.alu.result_lt_new_inv_
.sym 7280 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 7281 $abc$8097$new_n1323_
.sym 7282 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 7283 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 7284 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 7285 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 7286 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 7287 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 7288 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 7289 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 7290 adr[2]
.sym 7291 adr[3]
.sym 7293 adr[4]
.sym 7294 adr[5]
.sym 7295 adr[6]
.sym 7296 adr[7]
.sym 7297 adr[8]
.sym 7298 adr[9]
.sym 7301 wb_clk_$glb_clk
.sym 7302 $abc$8097$techmap$techmap1599\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 7303 dat[16]
.sym 7304 dat[17]
.sym 7305 dat[18]
.sym 7306 dat[19]
.sym 7307 dat[20]
.sym 7308 dat[21]
.sym 7309 dat[22]
.sym 7310 dat[23]
.sym 7311 $PACKER_VCC_NET
.sym 7313 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[13]
.sym 7316 servant.cpu.cpu.branch_op
.sym 7317 dat[29]
.sym 7318 servant.mdu_op[2]
.sym 7319 servant.cpu.cpu.bufreg_en
.sym 7320 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 7321 dat[19]
.sym 7322 dat[24]
.sym 7323 servant.cpu.raddr[7]
.sym 7324 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 7325 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[0]
.sym 7326 servant.mdu_op[1]
.sym 7327 $PACKER_VCC_NET
.sym 7328 adr[3]
.sym 7329 adr[5]
.sym 7330 $abc$8097$ram.we[2]_new_
.sym 7331 servant.cpu.rf_ram_if.rcnt[0]
.sym 7332 $abc$8097$new_n1253_
.sym 7333 servant.cpu.raddr[4]
.sym 7334 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[11]
.sym 7335 adr[3]
.sym 7336 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[12]
.sym 7337 adr[4]
.sym 7338 $abc$8097$ram.we[3]_new_
.sym 7339 $abc$8097$ram.we[2]_new_
.sym 7345 dat[30]
.sym 7346 dat[29]
.sym 7347 dat[28]
.sym 7349 adr[9]
.sym 7350 dat[31]
.sym 7351 dat[24]
.sym 7352 adr[5]
.sym 7355 dat[25]
.sym 7357 adr[8]
.sym 7358 adr[3]
.sym 7359 adr[2]
.sym 7360 adr[4]
.sym 7363 adr[7]
.sym 7364 $PACKER_VCC_NET
.sym 7366 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 7368 dat[26]
.sym 7371 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 7373 adr[6]
.sym 7374 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 7375 dat[27]
.sym 7376 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4711[1]_new_inv_
.sym 7377 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4727[1]_new_inv_
.sym 7378 servant.cpu.cpu.alu.add_cy_r
.sym 7379 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4655[1]_new_inv_
.sym 7380 $abc$8097$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 7381 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[1]
.sym 7382 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4703[1]_new_inv_
.sym 7383 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[0]
.sym 7384 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 7385 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 7386 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 7387 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 7388 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 7389 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 7390 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 7391 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1628[1]
.sym 7392 adr[2]
.sym 7393 adr[3]
.sym 7395 adr[4]
.sym 7396 adr[5]
.sym 7397 adr[6]
.sym 7398 adr[7]
.sym 7399 adr[8]
.sym 7400 adr[9]
.sym 7403 wb_clk_$glb_clk
.sym 7404 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 7405 $PACKER_VCC_NET
.sym 7406 dat[26]
.sym 7407 dat[27]
.sym 7408 dat[28]
.sym 7409 dat[29]
.sym 7410 dat[30]
.sym 7411 dat[31]
.sym 7412 dat[24]
.sym 7413 dat[25]
.sym 7414 $abc$8097$new_n1015_
.sym 7418 servant.cpu.cpu.csr_in
.sym 7419 dat[30]
.sym 7420 dat[29]
.sym 7421 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 7423 dat[28]
.sym 7424 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[10]
.sym 7425 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 7426 servant.cpu.rf_ram.rdata[1]
.sym 7427 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 7428 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 7429 servant.cpu.rdata0
.sym 7430 my_adr[15]
.sym 7431 adr[6]
.sym 7432 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[5]
.sym 7433 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 7434 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 7435 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 7436 adr[7]
.sym 7438 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[0]
.sym 7439 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 7440 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[1]
.sym 7441 dat[23]
.sym 7449 dat[16]
.sym 7450 $PACKER_VCC_NET
.sym 7451 adr[7]
.sym 7452 dat[21]
.sym 7455 dat[19]
.sym 7456 adr[9]
.sym 7457 $abc$8097$techmap$techmap1589\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 7458 dat[20]
.sym 7459 adr[2]
.sym 7461 dat[17]
.sym 7462 adr[6]
.sym 7463 dat[18]
.sym 7464 dat[23]
.sym 7467 adr[5]
.sym 7469 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[0]
.sym 7470 dat[22]
.sym 7473 adr[8]
.sym 7474 adr[3]
.sym 7475 adr[4]
.sym 7477 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[0]
.sym 7478 $abc$8097$new_n1399_
.sym 7479 servant.cpu.rf_ram.regzero
.sym 7480 servant.cpu.raddr[4]
.sym 7481 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6938
.sym 7482 $abc$8097$new_n1473_
.sym 7483 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$265_Y_new_
.sym 7484 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4743[1]_new_inv_
.sym 7485 $abc$8097$new_n1413_
.sym 7486 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[0]
.sym 7487 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[0]
.sym 7488 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[0]
.sym 7489 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[0]
.sym 7490 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[0]
.sym 7491 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[0]
.sym 7492 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[0]
.sym 7493 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[0]
.sym 7494 adr[2]
.sym 7495 adr[3]
.sym 7497 adr[4]
.sym 7498 adr[5]
.sym 7499 adr[6]
.sym 7500 adr[7]
.sym 7501 adr[8]
.sym 7502 adr[9]
.sym 7505 wb_clk_$glb_clk
.sym 7506 $abc$8097$techmap$techmap1589\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 7507 dat[16]
.sym 7508 dat[17]
.sym 7509 dat[18]
.sym 7510 dat[19]
.sym 7511 dat[20]
.sym 7512 dat[21]
.sym 7513 dat[22]
.sym 7514 dat[23]
.sym 7515 $PACKER_VCC_NET
.sym 7516 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 7521 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4703[1]_new_inv_
.sym 7522 $abc$8097$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 7524 dat[24]
.sym 7525 servant.cpu.rf_ram.rdata[0]
.sym 7526 $PACKER_VCC_NET
.sym 7528 dat[25]
.sym 7529 dat[17]
.sym 7530 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 7531 dat[19]
.sym 7532 adr[8]
.sym 7534 dat[27]
.sym 7535 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[14]
.sym 7536 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7537 my_adr[19]
.sym 7538 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[1]
.sym 7539 adr[8]
.sym 7541 dat[27]
.sym 7543 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 7550 dat[29]
.sym 7551 adr[7]
.sym 7552 $PACKER_VCC_NET
.sym 7555 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[1]
.sym 7556 adr[5]
.sym 7557 adr[8]
.sym 7559 dat[27]
.sym 7560 dat[26]
.sym 7561 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[1]
.sym 7562 dat[28]
.sym 7563 dat[31]
.sym 7564 adr[4]
.sym 7565 adr[3]
.sym 7566 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 7568 adr[2]
.sym 7569 dat[24]
.sym 7570 dat[25]
.sym 7571 adr[9]
.sym 7572 dat[30]
.sym 7573 adr[6]
.sym 7580 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7581 $abc$8097$new_n1260_
.sym 7582 $abc$8097$new_n1421_
.sym 7583 $abc$8097$new_n1466_
.sym 7584 $abc$8097$new_n1254_
.sym 7585 $abc$8097$new_n1248_
.sym 7586 $abc$8097$new_n1459_
.sym 7587 $abc$8097$new_n1272_
.sym 7588 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[1]
.sym 7589 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[1]
.sym 7590 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[1]
.sym 7591 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[1]
.sym 7592 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[1]
.sym 7593 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[1]
.sym 7594 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[1]
.sym 7595 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1644[1]
.sym 7596 adr[2]
.sym 7597 adr[3]
.sym 7599 adr[4]
.sym 7600 adr[5]
.sym 7601 adr[6]
.sym 7602 adr[7]
.sym 7603 adr[8]
.sym 7604 adr[9]
.sym 7607 wb_clk_$glb_clk
.sym 7608 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 7609 $PACKER_VCC_NET
.sym 7610 dat[26]
.sym 7611 dat[27]
.sym 7612 dat[28]
.sym 7613 dat[29]
.sym 7614 dat[30]
.sym 7615 dat[31]
.sym 7616 dat[24]
.sym 7617 dat[25]
.sym 7619 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$265_Y_new_
.sym 7622 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[8]
.sym 7624 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 7625 $abc$8097$ram.we[3]_new_
.sym 7626 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 7627 servant.cpu.raddr[9]
.sym 7628 dat[26]
.sym 7629 servant.cpu.raddr[5]
.sym 7631 dat[19]
.sym 7633 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[2]
.sym 7634 adr[2]
.sym 7636 dat[25]
.sym 7638 $PACKER_VCC_NET
.sym 7639 adr[6]
.sym 7641 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[9]
.sym 7642 dat[18]
.sym 7643 adr[6]
.sym 7645 my_adr[30]
.sym 7650 adr[8]
.sym 7652 dat[19]
.sym 7653 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7655 dat[20]
.sym 7657 dat[16]
.sym 7659 adr[2]
.sym 7660 dat[22]
.sym 7661 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7662 adr[3]
.sym 7663 $PACKER_VCC_NET
.sym 7664 adr[7]
.sym 7665 adr[6]
.sym 7667 dat[18]
.sym 7668 dat[23]
.sym 7671 adr[5]
.sym 7672 dat[21]
.sym 7675 dat[17]
.sym 7677 $abc$8097$techmap$techmap1580\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1579_Y
.sym 7678 adr[9]
.sym 7679 adr[4]
.sym 7690 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7691 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7692 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7693 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7694 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7695 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7696 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7697 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[0]
.sym 7698 adr[2]
.sym 7699 adr[3]
.sym 7701 adr[4]
.sym 7702 adr[5]
.sym 7703 adr[6]
.sym 7704 adr[7]
.sym 7705 adr[8]
.sym 7706 adr[9]
.sym 7709 wb_clk_$glb_clk
.sym 7710 $abc$8097$techmap$techmap1580\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1579_Y
.sym 7711 dat[16]
.sym 7712 dat[17]
.sym 7713 dat[18]
.sym 7714 dat[19]
.sym 7715 dat[20]
.sym 7716 dat[21]
.sym 7717 dat[22]
.sym 7718 dat[23]
.sym 7719 $PACKER_VCC_NET
.sym 7724 $PACKER_VCC_NET
.sym 7725 $abc$8097$new_n1459_
.sym 7726 dat[19]
.sym 7728 dat[22]
.sym 7729 $abc$8097$new_n1272_
.sym 7730 dat[29]
.sym 7732 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[3]
.sym 7733 $abc$8097$ram.we[3]_new_
.sym 7734 $abc$8097$techmap$techmap1594\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 7737 adr[5]
.sym 7738 dat[23]
.sym 7739 dat[28]
.sym 7743 my_adr[23]
.sym 7744 adr[3]
.sym 7745 adr[4]
.sym 7752 dat[31]
.sym 7754 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 7755 dat[30]
.sym 7756 dat[29]
.sym 7759 dat[24]
.sym 7760 adr[5]
.sym 7761 adr[8]
.sym 7762 dat[28]
.sym 7763 dat[27]
.sym 7764 dat[26]
.sym 7765 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7768 adr[4]
.sym 7769 adr[3]
.sym 7771 adr[9]
.sym 7772 adr[2]
.sym 7774 dat[25]
.sym 7775 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7777 adr[6]
.sym 7778 adr[7]
.sym 7781 $PACKER_VCC_NET
.sym 7792 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7793 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7794 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7795 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7796 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7797 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7798 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7799 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1626[1]
.sym 7800 adr[2]
.sym 7801 adr[3]
.sym 7803 adr[4]
.sym 7804 adr[5]
.sym 7805 adr[6]
.sym 7806 adr[7]
.sym 7807 adr[8]
.sym 7808 adr[9]
.sym 7811 wb_clk_$glb_clk
.sym 7812 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 7813 $PACKER_VCC_NET
.sym 7814 dat[26]
.sym 7815 dat[27]
.sym 7816 dat[28]
.sym 7817 dat[29]
.sym 7818 dat[30]
.sym 7819 dat[31]
.sym 7820 dat[24]
.sym 7821 dat[25]
.sym 7826 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[8]
.sym 7828 dat[24]
.sym 7831 dat[30]
.sym 7832 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[10]
.sym 7834 dat[30]
.sym 7835 dat[24]
.sym 7837 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[14]
.sym 7840 adr[6]
.sym 7844 adr[7]
.sym 7846 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[0]
.sym 7849 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[15]
.sym 7856 dat[19]
.sym 7857 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[0]
.sym 7858 adr[8]
.sym 7859 dat[22]
.sym 7860 dat[21]
.sym 7861 adr[7]
.sym 7862 dat[20]
.sym 7863 adr[2]
.sym 7864 adr[9]
.sym 7865 dat[17]
.sym 7867 $PACKER_VCC_NET
.sym 7868 dat[16]
.sym 7869 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[0]
.sym 7870 adr[6]
.sym 7871 dat[18]
.sym 7872 $abc$8097$techmap$techmap1594\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 7875 adr[5]
.sym 7876 dat[23]
.sym 7882 adr[3]
.sym 7883 adr[4]
.sym 7886 $abc$8097$auto$alumacc.cc:491:replace_alu$1332[31]
.sym 7887 $abc$8097$new_n947_
.sym 7888 $abc$8097$auto$dff2dffe.cc:175:make_patterns_logic$5668
.sym 7889 my_adr[23]
.sym 7890 $abc$8097$auto$ice40_ffinit.cc:141:execute$7735
.sym 7892 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$2899[1]_new_
.sym 7893 $abc$8097$auto$ice40_ffinit.cc:141:execute$7739
.sym 7894 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[0]
.sym 7895 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[0]
.sym 7896 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[0]
.sym 7897 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[0]
.sym 7898 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[0]
.sym 7899 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[0]
.sym 7900 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[0]
.sym 7901 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[0]
.sym 7902 adr[2]
.sym 7903 adr[3]
.sym 7905 adr[4]
.sym 7906 adr[5]
.sym 7907 adr[6]
.sym 7908 adr[7]
.sym 7909 adr[8]
.sym 7910 adr[9]
.sym 7913 wb_clk_$glb_clk
.sym 7914 $abc$8097$techmap$techmap1594\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 7915 dat[16]
.sym 7916 dat[17]
.sym 7917 dat[18]
.sym 7918 dat[19]
.sym 7919 dat[20]
.sym 7920 dat[21]
.sym 7921 dat[22]
.sym 7922 dat[23]
.sym 7923 $PACKER_VCC_NET
.sym 7924 dat[22]
.sym 7930 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[5]
.sym 7933 dat[17]
.sym 7936 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[3]
.sym 7938 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[4]
.sym 7940 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[12]
.sym 7942 dat[27]
.sym 7944 dat[26]
.sym 7949 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[6]
.sym 7950 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[9]
.sym 7958 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 7959 adr[7]
.sym 7960 adr[8]
.sym 7961 dat[26]
.sym 7964 adr[5]
.sym 7966 dat[28]
.sym 7967 dat[27]
.sym 7969 $PACKER_VCC_NET
.sym 7971 dat[29]
.sym 7972 adr[4]
.sym 7973 adr[3]
.sym 7974 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[1]
.sym 7975 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[1]
.sym 7978 adr[6]
.sym 7979 adr[9]
.sym 7981 adr[2]
.sym 7982 dat[24]
.sym 7983 dat[25]
.sym 7985 dat[31]
.sym 7986 dat[30]
.sym 7992 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[1]
.sym 7993 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[1]
.sym 7994 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[1]
.sym 7995 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[1]
.sym 7996 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[1]
.sym 7997 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[1]
.sym 7998 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[1]
.sym 7999 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1638[1]
.sym 8000 adr[2]
.sym 8001 adr[3]
.sym 8003 adr[4]
.sym 8004 adr[5]
.sym 8005 adr[6]
.sym 8006 adr[7]
.sym 8007 adr[8]
.sym 8008 adr[9]
.sym 8011 wb_clk_$glb_clk
.sym 8012 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 8013 $PACKER_VCC_NET
.sym 8014 dat[26]
.sym 8015 dat[27]
.sym 8016 dat[28]
.sym 8017 dat[29]
.sym 8018 dat[30]
.sym 8019 dat[31]
.sym 8020 dat[24]
.sym 8021 dat[25]
.sym 8026 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[8]
.sym 8029 recieve
.sym 8031 dat[21]
.sym 8032 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[10]
.sym 8041 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[11]
.sym 8043 adr[2]
.sym 8045 dat[25]
.sym 8049 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[15]
.sym 8118 tx_to_ble.clock_count[6]
.sym 8119 tx_to_ble.clock_count[5]
.sym 8124 tx_to_ble.clock_count[4]
.sym 8128 $abc$8097$new_n949_
.sym 8131 my_adr[23]
.sym 8132 $add$src/servant_1.2.1/servant/service.v:157$80_Y[22]
.sym 8134 $add$src/servant_1.2.1/servant/service.v:157$80_Y[23]
.sym 8135 my_adr[16]
.sym 8136 my_adr[24]
.sym 8137 my_adr[31]
.sym 8139 my_adr[17]
.sym 8140 my_adr[1]
.sym 8142 my_adr[25]
.sym 8146 my_adr[18]
.sym 8148 my_adr[5]
.sym 8149 my_adr[26]
.sym 8163 my_adr[1]
.sym 8165 my_adr[6]
.sym 8170 my_adr[3]
.sym 8172 my_adr[5]
.sym 8174 my_adr[7]
.sym 8179 my_adr[4]
.sym 8186 my_adr[2]
.sym 8191 my_adr[8]
.sym 8192 $nextpnr_ICESTORM_LC_8$O
.sym 8194 my_adr[1]
.sym 8198 $auto$alumacc.cc:474:replace_alu$1341.C[3]
.sym 8201 my_adr[2]
.sym 8204 $auto$alumacc.cc:474:replace_alu$1341.C[4]
.sym 8206 my_adr[3]
.sym 8208 $auto$alumacc.cc:474:replace_alu$1341.C[3]
.sym 8210 $auto$alumacc.cc:474:replace_alu$1341.C[5]
.sym 8213 my_adr[4]
.sym 8214 $auto$alumacc.cc:474:replace_alu$1341.C[4]
.sym 8216 $auto$alumacc.cc:474:replace_alu$1341.C[6]
.sym 8218 my_adr[5]
.sym 8220 $auto$alumacc.cc:474:replace_alu$1341.C[5]
.sym 8222 $auto$alumacc.cc:474:replace_alu$1341.C[7]
.sym 8225 my_adr[6]
.sym 8226 $auto$alumacc.cc:474:replace_alu$1341.C[6]
.sym 8228 $auto$alumacc.cc:474:replace_alu$1341.C[8]
.sym 8230 my_adr[7]
.sym 8232 $auto$alumacc.cc:474:replace_alu$1341.C[7]
.sym 8234 $auto$alumacc.cc:474:replace_alu$1341.C[9]
.sym 8236 my_adr[8]
.sym 8238 $auto$alumacc.cc:474:replace_alu$1341.C[8]
.sym 8239 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5629_$glb_ce
.sym 8240 wb_clk_$glb_clk
.sym 8241 $abc$8097$auto$rtlil.cc:1969:NotGate$7787_$glb_sr
.sym 8253 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 8256 servant.cpu.rf_ram.regzero
.sym 8257 adr[6]
.sym 8260 my_adr[6]
.sym 8263 my_adr[1]
.sym 8268 my_adr[5]
.sym 8269 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 8275 my_adr[7]
.sym 8280 my_adr[2]
.sym 8286 my_adr[4]
.sym 8288 my_adr[17]
.sym 8290 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 8292 my_adr[7]
.sym 8295 my_adr[8]
.sym 8297 my_adr[22]
.sym 8300 my_adr[13]
.sym 8302 wb_mem_rdt[4]
.sym 8308 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 8309 my_adr[9]
.sym 8318 $auto$alumacc.cc:474:replace_alu$1341.C[9]
.sym 8324 my_adr[10]
.sym 8330 my_adr[16]
.sym 8337 my_adr[15]
.sym 8343 my_adr[13]
.sym 8344 my_adr[14]
.sym 8347 my_adr[9]
.sym 8349 my_adr[11]
.sym 8350 my_adr[12]
.sym 8355 $auto$alumacc.cc:474:replace_alu$1341.C[10]
.sym 8357 my_adr[9]
.sym 8359 $auto$alumacc.cc:474:replace_alu$1341.C[9]
.sym 8361 $auto$alumacc.cc:474:replace_alu$1341.C[11]
.sym 8364 my_adr[10]
.sym 8365 $auto$alumacc.cc:474:replace_alu$1341.C[10]
.sym 8367 $auto$alumacc.cc:474:replace_alu$1341.C[12]
.sym 8369 my_adr[11]
.sym 8371 $auto$alumacc.cc:474:replace_alu$1341.C[11]
.sym 8373 $auto$alumacc.cc:474:replace_alu$1341.C[13]
.sym 8375 my_adr[12]
.sym 8377 $auto$alumacc.cc:474:replace_alu$1341.C[12]
.sym 8379 $auto$alumacc.cc:474:replace_alu$1341.C[14]
.sym 8382 my_adr[13]
.sym 8383 $auto$alumacc.cc:474:replace_alu$1341.C[13]
.sym 8385 $auto$alumacc.cc:474:replace_alu$1341.C[15]
.sym 8388 my_adr[14]
.sym 8389 $auto$alumacc.cc:474:replace_alu$1341.C[14]
.sym 8391 $auto$alumacc.cc:474:replace_alu$1341.C[16]
.sym 8393 my_adr[15]
.sym 8395 $auto$alumacc.cc:474:replace_alu$1341.C[15]
.sym 8397 $auto$alumacc.cc:474:replace_alu$1341.C[17]
.sym 8400 my_adr[16]
.sym 8401 $auto$alumacc.cc:474:replace_alu$1341.C[16]
.sym 8402 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5629_$glb_ce
.sym 8403 wb_clk_$glb_clk
.sym 8404 $abc$8097$auto$rtlil.cc:1969:NotGate$7787_$glb_sr
.sym 8405 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2233_Y_new_inv_
.sym 8406 $abc$8097$new_n950_
.sym 8408 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 8409 tx_active
.sym 8410 $abc$8097$techmap\tx_to_ble.$procmux$1116_Y[0]_new_inv_
.sym 8412 $abc$8097$techmap\tx_to_ble.$add$src/servant_1.2.1/servant/uart_tx.v:77$113_Y[0]
.sym 8415 my_adr[20]
.sym 8416 my_adr[27]
.sym 8417 wb_mem_dat[0]
.sym 8420 servant.cpu.cpu.rd_addr[4]
.sym 8423 wb_mem_dat[3]
.sym 8425 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 8429 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[5]_new_inv_
.sym 8431 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 8432 my_adr[12]
.sym 8433 $0\tx_active[0:0]
.sym 8434 servant.wb_timer_rdt[3]
.sym 8435 servant.mdu_rs1[5]
.sym 8436 my_adr[14]
.sym 8437 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[3]_new_inv_
.sym 8438 $abc$8097$auto$dff2dffe.cc:175:make_patterns_logic$7189
.sym 8439 wb_mem_rdt[1]
.sym 8441 $auto$alumacc.cc:474:replace_alu$1341.C[17]
.sym 8447 my_adr[18]
.sym 8448 my_adr[19]
.sym 8450 my_adr[21]
.sym 8457 my_adr[20]
.sym 8461 my_adr[24]
.sym 8462 my_adr[17]
.sym 8463 my_adr[22]
.sym 8471 my_adr[23]
.sym 8478 $auto$alumacc.cc:474:replace_alu$1341.C[18]
.sym 8481 my_adr[17]
.sym 8482 $auto$alumacc.cc:474:replace_alu$1341.C[17]
.sym 8484 $auto$alumacc.cc:474:replace_alu$1341.C[19]
.sym 8487 my_adr[18]
.sym 8488 $auto$alumacc.cc:474:replace_alu$1341.C[18]
.sym 8490 $auto$alumacc.cc:474:replace_alu$1341.C[20]
.sym 8493 my_adr[19]
.sym 8494 $auto$alumacc.cc:474:replace_alu$1341.C[19]
.sym 8496 $auto$alumacc.cc:474:replace_alu$1341.C[21]
.sym 8498 my_adr[20]
.sym 8500 $auto$alumacc.cc:474:replace_alu$1341.C[20]
.sym 8502 $auto$alumacc.cc:474:replace_alu$1341.C[22]
.sym 8505 my_adr[21]
.sym 8506 $auto$alumacc.cc:474:replace_alu$1341.C[21]
.sym 8508 $auto$alumacc.cc:474:replace_alu$1341.C[23]
.sym 8511 my_adr[22]
.sym 8512 $auto$alumacc.cc:474:replace_alu$1341.C[22]
.sym 8514 $auto$alumacc.cc:474:replace_alu$1341.C[24]
.sym 8517 my_adr[23]
.sym 8518 $auto$alumacc.cc:474:replace_alu$1341.C[23]
.sym 8520 $auto$alumacc.cc:474:replace_alu$1341.C[25]
.sym 8522 my_adr[24]
.sym 8524 $auto$alumacc.cc:474:replace_alu$1341.C[24]
.sym 8525 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5629_$glb_ce
.sym 8526 wb_clk_$glb_clk
.sym 8527 $abc$8097$auto$rtlil.cc:1969:NotGate$7787_$glb_sr
.sym 8528 rx_from_ble.data_index[2]
.sym 8529 rx_from_ble.data_index[1]
.sym 8530 $abc$8097$new_n1705_
.sym 8531 wb_mem_rdt[5]
.sym 8532 $abc$8097$techmap\tx_to_ble.$procmux$1091_Y[0]_new_
.sym 8533 rx_from_ble.data_index[0]
.sym 8534 wb_mem_rdt[3]
.sym 8535 $abc$8097$auto$wreduce.cc:455:run$1254[0]
.sym 8538 my_adr[28]
.sym 8540 my_adr[8]
.sym 8541 servant.mdu_rs1[31]
.sym 8545 tx_to_ble.state[0]
.sym 8549 servant.mdu_rs1[31]
.sym 8550 adr[6]
.sym 8552 my_adr[4]
.sym 8554 my_adr[30]
.sym 8555 my_adr[20]
.sym 8556 servant.cpu.rf_ram_if.wcnt[0]
.sym 8557 my_adr[21]
.sym 8558 my_adr[2]
.sym 8561 my_adr[7]
.sym 8562 wb_mem_dat[1]
.sym 8563 $abc$8097$ram.we[1]_new_
.sym 8564 $auto$alumacc.cc:474:replace_alu$1341.C[25]
.sym 8573 my_adr[29]
.sym 8580 my_adr[28]
.sym 8586 my_adr[26]
.sym 8587 my_adr[27]
.sym 8591 my_adr[31]
.sym 8592 my_adr[1]
.sym 8593 my_adr[25]
.sym 8598 my_adr[30]
.sym 8601 $auto$alumacc.cc:474:replace_alu$1341.C[26]
.sym 8603 my_adr[25]
.sym 8605 $auto$alumacc.cc:474:replace_alu$1341.C[25]
.sym 8607 $auto$alumacc.cc:474:replace_alu$1341.C[27]
.sym 8610 my_adr[26]
.sym 8611 $auto$alumacc.cc:474:replace_alu$1341.C[26]
.sym 8613 $auto$alumacc.cc:474:replace_alu$1341.C[28]
.sym 8616 my_adr[27]
.sym 8617 $auto$alumacc.cc:474:replace_alu$1341.C[27]
.sym 8619 $auto$alumacc.cc:474:replace_alu$1341.C[29]
.sym 8621 my_adr[28]
.sym 8623 $auto$alumacc.cc:474:replace_alu$1341.C[28]
.sym 8625 $auto$alumacc.cc:474:replace_alu$1341.C[30]
.sym 8628 my_adr[29]
.sym 8629 $auto$alumacc.cc:474:replace_alu$1341.C[29]
.sym 8631 $auto$alumacc.cc:474:replace_alu$1341.C[31]
.sym 8633 my_adr[30]
.sym 8635 $auto$alumacc.cc:474:replace_alu$1341.C[30]
.sym 8638 my_adr[31]
.sym 8641 $auto$alumacc.cc:474:replace_alu$1341.C[31]
.sym 8644 my_adr[1]
.sym 8648 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5629_$glb_ce
.sym 8649 wb_clk_$glb_clk
.sym 8650 $abc$8097$auto$rtlil.cc:1969:NotGate$7787_$glb_sr
.sym 8651 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[6]_new_inv_
.sym 8652 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 8653 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[5]_new_inv_
.sym 8654 wb_mem_dat[1]
.sym 8655 $abc$8097$auto$dff2dffe.cc:175:make_patterns_logic$7189
.sym 8656 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 8657 $abc$8097$new_n1708_
.sym 8658 adr[7]
.sym 8661 my_adr[18]
.sym 8663 dat[12]
.sym 8665 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[3]
.sym 8667 wb_mem_rdt[2]
.sym 8668 adr[3]
.sym 8669 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[0]
.sym 8670 rx_from_ble.data_index[2]
.sym 8672 rx_from_ble.data_index[1]
.sym 8674 $abc$8097$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/servant/uart_tx.v:65$109.buffer[0]_new_inv_
.sym 8675 my_adr[17]
.sym 8676 servant.mdu_rs1[8]
.sym 8677 my_adr[8]
.sym 8678 my_adr[28]
.sym 8679 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 8680 my_adr[29]
.sym 8681 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[5]
.sym 8682 adr[3]
.sym 8683 wb_mem_rdt[3]
.sym 8684 my_adr[31]
.sym 8685 servant.mdu_rs1[30]
.sym 8692 my_adr[5]
.sym 8695 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[1]
.sym 8697 my_adr[3]
.sym 8698 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 8699 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[1]_new_inv_
.sym 8701 my_adr[11]
.sym 8702 my_adr[12]
.sym 8703 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 8704 my_adr[6]
.sym 8705 recieve
.sym 8706 tx_to_ble.clock_count[0]
.sym 8708 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[6]_new_inv_
.sym 8709 $PACKER_VCC_NET
.sym 8710 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[5]_new_inv_
.sym 8712 my_adr[4]
.sym 8715 my_adr[20]
.sym 8716 my_adr[5]
.sym 8717 my_adr[21]
.sym 8719 servant.cpu.cpu.bufreg_en
.sym 8722 servant.mdu_rs1[6]
.sym 8723 $abc$8097$ram.we[1]_new_
.sym 8725 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[6]_new_inv_
.sym 8726 my_adr[6]
.sym 8727 recieve
.sym 8731 my_adr[12]
.sym 8732 my_adr[11]
.sym 8733 my_adr[20]
.sym 8734 my_adr[21]
.sym 8737 $abc$8097$ram.we[1]_new_
.sym 8739 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 8745 servant.mdu_rs1[6]
.sym 8749 my_adr[4]
.sym 8750 my_adr[3]
.sym 8751 my_adr[5]
.sym 8752 my_adr[6]
.sym 8755 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[1]
.sym 8757 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[1]_new_inv_
.sym 8758 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 8761 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[5]_new_inv_
.sym 8762 my_adr[5]
.sym 8763 recieve
.sym 8767 tx_to_ble.clock_count[0]
.sym 8769 $PACKER_VCC_NET
.sym 8771 servant.cpu.cpu.bufreg_en
.sym 8772 wb_clk_$glb_clk
.sym 8774 servant.mdu_rs1[2]
.sym 8775 servant.mdu_rs1[3]
.sym 8776 adr[8]
.sym 8777 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[4]_new_inv_
.sym 8778 servant.mdu_rs1[7]
.sym 8779 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[3]_new_inv_
.sym 8780 servant.mdu_rs1[6]
.sym 8781 servant.mdu_rs1[4]
.sym 8784 my_adr[26]
.sym 8788 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[11]
.sym 8789 wb_mem_dat[1]
.sym 8790 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 8791 adr[7]
.sym 8793 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[6]
.sym 8794 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 8796 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 8797 servant.mdu_rs1[31]
.sym 8798 clock_gen.pll.rst_reg[1]
.sym 8799 my_adr[9]
.sym 8800 servant.cpu.raddr[1]
.sym 8801 servant.cpu.cpu.cnt_en
.sym 8802 clock_gen.pll.rst_reg[1]
.sym 8803 $abc$8097$new_n951_
.sym 8804 servant.mdu_rs1[1]
.sym 8805 wb_mem_rdt[4]
.sym 8806 my_adr[13]
.sym 8807 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[2]
.sym 8808 adr[2]
.sym 8809 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[3]
.sym 8815 adr[4]
.sym 8816 my_adr[3]
.sym 8817 servant.cpu.rf_ram_if.wcnt[0]
.sym 8818 my_adr[4]
.sym 8820 $abc$8097$new_n1142_
.sym 8821 adr[5]
.sym 8822 $abc$8097$new_n1348_
.sym 8823 adr[6]
.sym 8826 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6512
.sym 8827 $PACKER_VCC_NET
.sym 8829 recieve
.sym 8830 adr[7]
.sym 8831 servant.mdu_rs1[2]
.sym 8832 adr[3]
.sym 8833 $abc$8097$new_n1143_
.sym 8836 servant.cpu.rf_ram_if.wen1_r
.sym 8838 servant.cpu.rf_ram_if.rcnt[0]
.sym 8841 adr[8]
.sym 8842 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[4]_new_inv_
.sym 8843 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 8844 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[3]_new_inv_
.sym 8845 servant.cpu.rf_ram_if.wen0_r
.sym 8846 servant.mdu_rs1[1]
.sym 8848 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[4]_new_inv_
.sym 8849 recieve
.sym 8851 my_adr[4]
.sym 8854 recieve
.sym 8856 my_adr[3]
.sym 8857 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[3]_new_inv_
.sym 8861 $PACKER_VCC_NET
.sym 8863 servant.cpu.rf_ram_if.rcnt[0]
.sym 8866 servant.cpu.rf_ram_if.wen1_r
.sym 8867 servant.cpu.rf_ram_if.wcnt[0]
.sym 8868 servant.cpu.rf_ram_if.wen0_r
.sym 8872 $abc$8097$new_n1143_
.sym 8873 adr[3]
.sym 8874 adr[4]
.sym 8875 $abc$8097$new_n1142_
.sym 8878 adr[8]
.sym 8879 adr[7]
.sym 8880 adr[6]
.sym 8881 adr[5]
.sym 8884 servant.mdu_rs1[1]
.sym 8890 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 8891 servant.mdu_rs1[2]
.sym 8892 $abc$8097$new_n1348_
.sym 8894 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6512
.sym 8895 wb_clk_$glb_clk
.sym 8897 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6716
.sym 8898 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[2]_new_inv_
.sym 8899 $abc$8097$new_n1143_
.sym 8900 adr[2]
.sym 8901 $abc$8097$ram.i_wb_cyc_new_inv_
.sym 8902 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163
.sym 8903 adr[9]
.sym 8904 servant.wb_dbus_ack
.sym 8907 $abc$8097$new_n949_
.sym 8908 $abc$8097$auto$dff2dffe.cc:175:make_patterns_logic$5668
.sym 8909 adr[4]
.sym 8911 recieve
.sym 8912 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6512
.sym 8913 adr[3]
.sym 8914 dat[5]
.sym 8916 dat[0]
.sym 8920 adr[8]
.sym 8921 servant.cpu.cpu.rd_addr[1]
.sym 8922 servant.cpu.rf_ram_if.wcnt[0]
.sym 8923 servant.wb_ibus_adr[2]
.sym 8924 my_adr[14]
.sym 8925 servant.wb_ibus_adr[0]
.sym 8926 servant.cpu.cpu.ebreak
.sym 8927 servant.cpu.cpu.ebreak
.sym 8928 my_adr[14]
.sym 8929 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 8930 servant.cpu.cpu.state.misalign_trap_sync
.sym 8931 servant.cpu.cpu.decode.op26
.sym 8932 servant.cpu.cpu.state.init_done
.sym 8938 servant.cpu.raddr[2]
.sym 8939 servant.cpu.raddr[0]
.sym 8940 servant.wb_ibus_ack
.sym 8944 $abc$8097$ram.we[2]_new_
.sym 8949 servant.cpu.raddr[3]
.sym 8951 $abc$8097$ram.we[3]_new_
.sym 8953 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 8955 wb_mem_rdt[3]
.sym 8960 servant.cpu.raddr[1]
.sym 8963 servant.cpu.rf_ram_if.rcnt[0]
.sym 8970 $nextpnr_ICESTORM_LC_15$O
.sym 8973 servant.cpu.rf_ram_if.rcnt[0]
.sym 8976 $auto$alumacc.cc:474:replace_alu$1377.C[2]
.sym 8979 servant.cpu.raddr[0]
.sym 8982 $auto$alumacc.cc:474:replace_alu$1377.C[3]
.sym 8985 servant.cpu.raddr[1]
.sym 8986 $auto$alumacc.cc:474:replace_alu$1377.C[2]
.sym 8988 $auto$alumacc.cc:474:replace_alu$1377.C[4]
.sym 8990 servant.cpu.raddr[2]
.sym 8992 $auto$alumacc.cc:474:replace_alu$1377.C[3]
.sym 8997 servant.cpu.raddr[3]
.sym 8998 $auto$alumacc.cc:474:replace_alu$1377.C[4]
.sym 9002 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 9004 $abc$8097$ram.we[3]_new_
.sym 9008 wb_mem_rdt[3]
.sym 9014 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 9016 $abc$8097$ram.we[2]_new_
.sym 9017 servant.wb_ibus_ack
.sym 9018 wb_clk_$glb_clk
.sym 9020 servant.wb_ibus_adr[0]
.sym 9021 $abc$8097$new_n1146_
.sym 9022 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 9023 $abc$8097$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 9024 $abc$8097$new_n1307_
.sym 9025 $abc$8097$new_n1312_
.sym 9026 $abc$8097$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 9027 $abc$8097$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 9030 my_adr[23]
.sym 9032 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[10]
.sym 9033 adr[9]
.sym 9034 $abc$8097$techmap$techmap1595\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 9035 adr[2]
.sym 9036 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[5]
.sym 9037 servant.wb_dbus_ack
.sym 9038 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 9039 adr[4]
.sym 9040 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 9042 $PACKER_VCC_NET
.sym 9043 wb_mem_rdt[14]
.sym 9045 my_adr[21]
.sym 9046 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 9047 wb_mem_rdt[12]
.sym 9048 servant.mdu_op[1]
.sym 9049 my_adr[2]
.sym 9050 servant.wb_ibus_ack
.sym 9051 my_adr[30]
.sym 9052 servant.mdu_rs1[0]
.sym 9053 servant.cpu.rf_ram_if.wcnt[0]
.sym 9054 servant.cpu.cpu.decode.opcode[0]
.sym 9055 $abc$8097$ram.we[1]_new_
.sym 9063 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 9064 $abc$8097$ram.we[2]_new_
.sym 9065 $abc$8097$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$661_Y_new_inv_
.sym 9070 $abc$8097$ram.we[3]_new_
.sym 9071 wb_mem_rdt[2]
.sym 9073 servant.mdu_rs1[0]
.sym 9074 servant.cpu.cpu.decode.opcode[2]
.sym 9075 wb_mem_rdt[4]
.sym 9076 servant.mdu_rs1[1]
.sym 9077 servant.mdu_op[1]
.sym 9079 servant.wb_ibus_ack
.sym 9080 servant.mdu_op[0]
.sym 9081 servant.cpu.cpu.rd_addr[1]
.sym 9082 servant.cpu.rf_ram_if.wcnt[0]
.sym 9083 $abc$8097$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 9084 servant.cpu.cpu.cnt_en
.sym 9085 servant.wb_ibus_adr[0]
.sym 9086 servant.cpu.cpu.ebreak
.sym 9088 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$660_Y_new_
.sym 9089 servant.cpu.cpu.branch_op
.sym 9091 servant.cpu.cpu.decode.op26
.sym 9092 servant.cpu.cpu.state.init_done
.sym 9094 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$660_Y_new_
.sym 9096 $abc$8097$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$661_Y_new_inv_
.sym 9100 wb_mem_rdt[2]
.sym 9106 $abc$8097$ram.we[3]_new_
.sym 9108 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 9109 $abc$8097$ram.we[2]_new_
.sym 9112 servant.cpu.cpu.cnt_en
.sym 9113 servant.cpu.cpu.decode.opcode[2]
.sym 9114 servant.cpu.cpu.branch_op
.sym 9115 servant.cpu.cpu.state.init_done
.sym 9118 servant.mdu_op[1]
.sym 9119 servant.mdu_op[0]
.sym 9120 servant.mdu_rs1[1]
.sym 9121 servant.mdu_rs1[0]
.sym 9124 wb_mem_rdt[4]
.sym 9130 servant.cpu.cpu.rd_addr[1]
.sym 9131 servant.cpu.rf_ram_if.wcnt[0]
.sym 9132 servant.cpu.cpu.ebreak
.sym 9133 servant.cpu.cpu.decode.op26
.sym 9138 servant.wb_ibus_adr[0]
.sym 9139 $abc$8097$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 9140 servant.wb_ibus_ack
.sym 9141 wb_clk_$glb_clk
.sym 9143 servant.mdu_op[1]
.sym 9144 servant.mdu_op[2]
.sym 9145 $abc$8097$new_n1302_
.sym 9146 servant.mdu_op[0]
.sym 9147 servant.cpu.cpu.branch_op
.sym 9148 servant.wb_dbus_we
.sym 9149 servant.cpu.cpu.decode.op21
.sym 9150 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 9153 $add$src/servant_1.2.1/servant/service.v:157$80_Y[22]
.sym 9155 $abc$8097$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 9157 servant.cpu.cpu.decode.opcode[2]
.sym 9158 dat[28]
.sym 9159 servant.cpu.cpu.decode.opcode[0]
.sym 9160 $abc$8097$ram.we[2]_new_
.sym 9162 dat[8]
.sym 9165 dat[19]
.sym 9166 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6743
.sym 9167 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 9168 servant.cpu.cpu.branch_op
.sym 9169 servant.mdu_rs1[30]
.sym 9170 servant.wb_dbus_we
.sym 9171 my_adr[28]
.sym 9172 my_adr[29]
.sym 9173 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9174 servant.cpu.cpu.decode.opcode[2]
.sym 9175 my_adr[17]
.sym 9176 servant.mdu_op[1]
.sym 9177 my_adr[31]
.sym 9178 servant.mdu_op[2]
.sym 9184 my_adr[2]
.sym 9185 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:202$595_Y_new_
.sym 9188 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 9189 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[5]
.sym 9190 $abc$8097$new_n1129_
.sym 9191 servant.cpu.cpu.decode.opcode[2]
.sym 9193 servant.cpu.cpu.decode.opcode[0]
.sym 9194 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[2]
.sym 9195 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[5]
.sym 9197 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[2]
.sym 9199 $abc$8097$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 9200 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 9201 servant.cpu.cpu.rd_addr[0]
.sym 9203 servant.mdu_op[0]
.sym 9204 servant.cpu.cpu.branch_op
.sym 9207 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 9208 servant.mdu_op[1]
.sym 9210 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 9211 $abc$8097$auto$dff2dffe.cc:175:make_patterns_logic$5668
.sym 9213 servant.cpu.rf_ram_if.wcnt[0]
.sym 9214 $abc$8097$ram.we[2]_new_
.sym 9215 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$573_Y_new_
.sym 9219 my_adr[2]
.sym 9223 $abc$8097$ram.we[2]_new_
.sym 9224 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 9229 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$573_Y_new_
.sym 9230 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 9231 servant.cpu.rf_ram_if.wcnt[0]
.sym 9232 servant.cpu.cpu.rd_addr[0]
.sym 9235 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[2]
.sym 9236 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[2]
.sym 9237 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 9238 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 9241 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[5]
.sym 9242 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[5]
.sym 9243 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 9244 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 9247 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 9248 servant.cpu.cpu.branch_op
.sym 9250 $abc$8097$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 9253 servant.cpu.cpu.branch_op
.sym 9254 servant.mdu_op[0]
.sym 9255 servant.cpu.cpu.decode.opcode[0]
.sym 9256 servant.mdu_op[1]
.sym 9259 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:202$595_Y_new_
.sym 9260 $abc$8097$new_n1129_
.sym 9261 servant.cpu.cpu.decode.opcode[2]
.sym 9263 $abc$8097$auto$dff2dffe.cc:175:make_patterns_logic$5668
.sym 9264 wb_clk_$glb_clk
.sym 9265 $abc$8097$auto$rtlil.cc:1969:NotGate$7787_$glb_sr
.sym 9266 $abc$8097$new_n1301_
.sym 9267 $abc$8097$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 9268 servant.cpu.rdata[1]
.sym 9269 servant.cpu.cpu.mem_if.dat_valid
.sym 9270 $abc$8097$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 9271 $abc$8097$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$560_Y_new_
.sym 9272 $abc$8097$new_n1015_
.sym 9273 servant.cpu.rf_ram_if.rdata0[1]
.sym 9274 wb_mem_rdt[13]
.sym 9276 my_adr[16]
.sym 9277 $add$src/servant_1.2.1/servant/service.v:157$80_Y[23]
.sym 9279 adr[7]
.sym 9280 dat[23]
.sym 9281 servant.mdu_op[0]
.sym 9282 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 9283 servant.cpu.cpu.cnt_done
.sym 9284 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 9285 wb_mem_rdt[14]
.sym 9286 $abc$8097$new_n1472_
.sym 9287 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 9288 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[15]
.sym 9289 servant.cpu.cpu.rd_addr[0]
.sym 9291 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9292 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 9293 servant.cpu.cpu.cnt_en
.sym 9294 my_adr[13]
.sym 9295 $abc$8097$new_n951_
.sym 9296 servant.mdu_rs1[1]
.sym 9297 servant.cpu.rf_ram_if.rtrig1
.sym 9298 servant.cpu.cpu.decode.op21
.sym 9299 $abc$8097$ram.we[3]_new_
.sym 9300 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 9301 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$573_Y_new_
.sym 9307 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 9308 servant.mdu_op[2]
.sym 9309 $abc$8097$new_n1302_
.sym 9310 $abc$8097$ram.we[3]_new_
.sym 9311 $abc$8097$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 9312 $abc$8097$new_n1301_
.sym 9313 servant.cpu.rf_ram.rdata[0]
.sym 9315 servant.mdu_op[1]
.sym 9316 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 9317 servant.cpu.rdata0
.sym 9318 servant.mdu_op[0]
.sym 9319 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[12]
.sym 9320 servant.wb_dbus_we
.sym 9322 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 9323 $abc$8097$new_n1301_
.sym 9325 servant.cpu.rf_ram_if.rcnt[0]
.sym 9330 servant.cpu.rf_ram_if.rdata0[1]
.sym 9331 $abc$8097$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 9332 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[12]
.sym 9333 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9335 $abc$8097$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 9337 servant.cpu.rf_ram.regzero
.sym 9340 $abc$8097$new_n1302_
.sym 9341 $abc$8097$new_n1301_
.sym 9342 servant.wb_dbus_we
.sym 9343 $abc$8097$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 9346 servant.mdu_op[1]
.sym 9348 servant.mdu_op[2]
.sym 9352 servant.cpu.rf_ram.rdata[0]
.sym 9353 servant.cpu.rf_ram.regzero
.sym 9354 servant.cpu.rf_ram_if.rcnt[0]
.sym 9355 servant.cpu.rf_ram_if.rdata0[1]
.sym 9359 $abc$8097$new_n1301_
.sym 9361 $abc$8097$new_n1302_
.sym 9364 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 9365 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[12]
.sym 9366 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[12]
.sym 9367 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9370 $abc$8097$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 9371 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 9372 servant.cpu.rdata0
.sym 9373 $abc$8097$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 9376 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 9379 $abc$8097$ram.we[3]_new_
.sym 9382 servant.cpu.rdata0
.sym 9383 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 9384 servant.mdu_op[2]
.sym 9385 servant.mdu_op[0]
.sym 9387 wb_clk_$glb_clk
.sym 9389 $abc$8097$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 9390 $abc$8097$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 9391 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$577_Y_new_
.sym 9392 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$258_Y_new_
.sym 9393 $abc$8097$auto$rtlil.cc:1969:NotGate$7997
.sym 9394 $abc$8097$servant.cpu.cpu.decode.csr_op_new_
.sym 9395 servant.cpu.rf_ram_if.rdata1
.sym 9396 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 9399 my_adr[24]
.sym 9400 my_adr[31]
.sym 9401 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 9402 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 9403 $abc$8097$servant.cpu.cpu.alu.result_lt_new_inv_
.sym 9404 dat[15]
.sym 9405 servant.cpu.cpu.decode.opcode[2]
.sym 9408 $abc$8097$new_n1301_
.sym 9413 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 9414 my_adr[14]
.sym 9415 servant.cpu.cpu.decode.op26
.sym 9417 my_adr[14]
.sym 9418 servant.cpu.cpu.ebreak
.sym 9420 servant.cpu.rf_ram.regzero
.sym 9421 servant.cpu.rreg0[0]
.sym 9424 servant.cpu.cpu.decode.op22
.sym 9430 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 9431 servant.cpu.rdata0
.sym 9433 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 9434 $abc$8097$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 9436 $abc$8097$ram.we[3]_new_
.sym 9437 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 9438 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[10]
.sym 9439 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9440 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[11]
.sym 9441 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 9442 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[4]
.sym 9444 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[13]
.sym 9445 $abc$8097$ram.we[2]_new_
.sym 9447 $abc$8097$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 9448 servant.cpu.cpu.alu.add_cy_r
.sym 9449 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[11]
.sym 9451 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 9453 servant.cpu.cpu.cnt_en
.sym 9456 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[10]
.sym 9459 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[13]
.sym 9463 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9464 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[11]
.sym 9465 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 9466 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[11]
.sym 9469 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 9470 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9471 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[13]
.sym 9472 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[13]
.sym 9476 $abc$8097$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 9477 $abc$8097$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 9478 servant.cpu.cpu.cnt_en
.sym 9481 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 9482 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9483 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[4]
.sym 9484 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 9487 servant.cpu.cpu.alu.add_cy_r
.sym 9488 servant.cpu.rdata0
.sym 9489 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 9490 $abc$8097$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 9493 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 9494 $abc$8097$ram.we[3]_new_
.sym 9499 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9500 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[10]
.sym 9501 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 9502 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[10]
.sym 9507 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 9508 $abc$8097$ram.we[2]_new_
.sym 9510 wb_clk_$glb_clk
.sym 9512 $abc$8097$new_n1329_
.sym 9513 $abc$8097$new_n1765_
.sym 9514 $abc$8097$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$358_Y[1]_new_inv_
.sym 9515 $abc$8097$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$243_Y_new_inv_
.sym 9516 $abc$8097$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 9517 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$573_Y_new_
.sym 9518 $abc$8097$new_n1167_
.sym 9519 servant.cpu.cpu.decode.op26
.sym 9521 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9522 my_adr[1]
.sym 9523 my_adr[17]
.sym 9524 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4711[1]_new_inv_
.sym 9525 dat[18]
.sym 9526 $abc$8097$techmap$techmap1589\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 9527 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 9528 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4727[1]_new_inv_
.sym 9530 servant.cpu.cpu.csr.mie_mtie
.sym 9533 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 9535 dat[18]
.sym 9537 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 9539 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4655[1]_new_inv_
.sym 9540 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4743[1]_new_inv_
.sym 9541 my_adr[2]
.sym 9542 servant.wb_ibus_ack
.sym 9543 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[15]
.sym 9544 my_adr[30]
.sym 9545 my_adr[21]
.sym 9547 servant.wb_ibus_ack
.sym 9554 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[9]
.sym 9555 servant.cpu.rf_ram_if.rcnt[0]
.sym 9557 servant.cpu.raddr[4]
.sym 9558 $abc$8097$servant.cpu.cpu.decode.csr_op_new_
.sym 9559 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[14]
.sym 9560 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 9561 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9563 servant.cpu.cpu.cnt_en
.sym 9566 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 9567 servant.cpu.raddr[9]
.sym 9569 $abc$8097$new_n1329_
.sym 9571 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[2]
.sym 9572 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 9573 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 9575 servant.cpu.cpu.cnt_done
.sym 9576 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[7]
.sym 9578 $abc$8097$new_n1765_
.sym 9579 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[2]
.sym 9580 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[9]
.sym 9581 servant.cpu.rreg0[0]
.sym 9583 $abc$8097$new_n1167_
.sym 9584 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[7]
.sym 9586 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[7]
.sym 9587 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9588 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 9589 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[7]
.sym 9592 $abc$8097$new_n1167_
.sym 9593 servant.cpu.raddr[4]
.sym 9594 servant.cpu.raddr[9]
.sym 9598 $abc$8097$new_n1765_
.sym 9599 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 9600 servant.cpu.rf_ram_if.rcnt[0]
.sym 9601 servant.cpu.rreg0[0]
.sym 9604 $abc$8097$servant.cpu.cpu.decode.csr_op_new_
.sym 9605 $abc$8097$new_n1329_
.sym 9606 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 9607 servant.cpu.cpu.cnt_done
.sym 9610 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[2]
.sym 9611 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[2]
.sym 9612 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 9613 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9616 servant.cpu.cpu.cnt_en
.sym 9617 $abc$8097$new_n1329_
.sym 9618 $abc$8097$servant.cpu.cpu.decode.csr_op_new_
.sym 9622 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[14]
.sym 9623 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9624 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 9625 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 9628 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9629 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[9]
.sym 9630 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[9]
.sym 9631 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 9633 wb_clk_$glb_clk
.sym 9635 $abc$8097$techmap$techmap1594\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 9636 $abc$8097$new_n1144_
.sym 9637 servant.cpu.cpu.ebreak
.sym 9638 $abc$8097$new_n1278_
.sym 9639 $abc$8097$techmap$techmap1580\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1579_Y
.sym 9640 servant.cpu.cpu.decode.op22
.sym 9641 servant.cpu.cpu.immdec.imm31
.sym 9642 $abc$8097$new_n944_
.sym 9643 $abc$8097$new_n1473_
.sym 9646 my_adr[25]
.sym 9647 $abc$8097$new_n1399_
.sym 9648 adr[3]
.sym 9649 $abc$8097$ram.we[2]_new_
.sym 9650 $abc$8097$new_n1253_
.sym 9651 dat[28]
.sym 9653 servant.cpu.raddr[4]
.sym 9655 $abc$8097$ram.we[3]_new_
.sym 9656 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 9657 servant.cpu.rf_ram_if.rcnt[0]
.sym 9658 $abc$8097$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$358_Y[1]_new_inv_
.sym 9659 my_adr[28]
.sym 9660 my_adr[29]
.sym 9662 servant.cpu.cpu.decode.op22
.sym 9663 my_adr[17]
.sym 9665 servant.mdu_rs1[30]
.sym 9668 wb_mem_rdt[31]
.sym 9669 my_adr[31]
.sym 9677 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[0]
.sym 9678 $abc$8097$ram.we[3]_new_
.sym 9679 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[5]
.sym 9680 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 9681 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[5]
.sym 9683 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 9684 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[0]
.sym 9685 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 9686 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 9687 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[1]
.sym 9688 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[4]
.sym 9689 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 9690 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[6]
.sym 9691 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[14]
.sym 9692 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 9695 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[11]
.sym 9696 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9697 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 9699 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[1]
.sym 9704 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9706 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[14]
.sym 9709 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 9711 $abc$8097$ram.we[3]_new_
.sym 9715 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[6]
.sym 9716 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 9717 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 9718 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 9721 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 9722 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[11]
.sym 9723 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 9724 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 9727 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9728 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 9729 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[1]
.sym 9730 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[1]
.sym 9733 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9734 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[5]
.sym 9735 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 9736 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[5]
.sym 9739 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[4]
.sym 9740 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 9741 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 9742 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 9745 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 9746 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[0]
.sym 9747 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 9748 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[0]
.sym 9751 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[14]
.sym 9752 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[14]
.sym 9753 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 9754 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 9758 $abc$8097$new_n945_
.sym 9759 servant.mdu_rs1[30]
.sym 9760 $abc$8097$new_n1145_
.sym 9761 $abc$8097$new_n942_
.sym 9762 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[95]_new_
.sym 9763 $abc$8097$new_n946_
.sym 9764 $abc$8097$new_n1162_
.sym 9765 $abc$8097$new_n1406_
.sym 9766 adr[6]
.sym 9771 my_adr[15]
.sym 9772 dat[23]
.sym 9774 $abc$8097$new_n1260_
.sym 9775 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[15]
.sym 9776 $abc$8097$new_n1421_
.sym 9778 $abc$8097$new_n1466_
.sym 9780 $abc$8097$new_n1254_
.sym 9781 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[0]
.sym 9783 $abc$8097$new_n951_
.sym 9786 my_adr[13]
.sym 9791 my_adr[13]
.sym 9792 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[15]
.sym 9793 servant.mdu_rs1[30]
.sym 9799 $PACKER_VCC_NET
.sym 9803 my_adr[19]
.sym 9807 $PACKER_VCC_NET
.sym 9815 my_adr[21]
.sym 9816 my_adr[20]
.sym 9820 my_adr[18]
.sym 9821 my_adr[23]
.sym 9822 my_adr[22]
.sym 9826 my_adr[17]
.sym 9829 my_adr[16]
.sym 9831 $nextpnr_ICESTORM_LC_0$O
.sym 9833 my_adr[16]
.sym 9837 $auto$alumacc.cc:474:replace_alu$1330.C[18]
.sym 9839 my_adr[17]
.sym 9843 $auto$alumacc.cc:474:replace_alu$1330.C[19]
.sym 9845 my_adr[18]
.sym 9849 $auto$alumacc.cc:474:replace_alu$1330.C[20]
.sym 9851 my_adr[19]
.sym 9855 $auto$alumacc.cc:474:replace_alu$1330.C[21]
.sym 9857 my_adr[20]
.sym 9858 $PACKER_VCC_NET
.sym 9861 $auto$alumacc.cc:474:replace_alu$1330.C[22]
.sym 9863 my_adr[21]
.sym 9864 $PACKER_VCC_NET
.sym 9867 $auto$alumacc.cc:474:replace_alu$1330.C[23]
.sym 9869 my_adr[22]
.sym 9870 $PACKER_VCC_NET
.sym 9873 $auto$alumacc.cc:474:replace_alu$1330.C[24]
.sym 9875 my_adr[23]
.sym 9876 $PACKER_VCC_NET
.sym 9881 $abc$8097$new_n1161_
.sym 9882 $abc$8097$new_n1159_
.sym 9883 $abc$8097$new_n1160_
.sym 9884 $abc$8097$new_n943_
.sym 9885 wb_mem_rdt[31]
.sym 9886 my_adr[0]
.sym 9887 $abc$8097$auto$rtlil.cc:1835:ReduceAnd$1334_new_
.sym 9888 my_adr[22]
.sym 9890 my_adr[20]
.sym 9892 my_adr[27]
.sym 9895 my_adr[19]
.sym 9896 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[9]
.sym 9898 dat[27]
.sym 9899 wb_mem_dat[31]
.sym 9900 dat[26]
.sym 9901 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[12]
.sym 9902 servant.mdu_rs1[30]
.sym 9903 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[6]
.sym 9910 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 9917 $auto$alumacc.cc:474:replace_alu$1330.C[24]
.sym 9924 my_adr[30]
.sym 9927 $PACKER_VCC_NET
.sym 9930 my_adr[29]
.sym 9935 $PACKER_VCC_NET
.sym 9939 my_adr[28]
.sym 9941 my_adr[25]
.sym 9943 my_adr[26]
.sym 9944 my_adr[24]
.sym 9945 my_adr[27]
.sym 9953 my_adr[31]
.sym 9954 $auto$alumacc.cc:474:replace_alu$1330.C[25]
.sym 9956 $PACKER_VCC_NET
.sym 9957 my_adr[24]
.sym 9960 $auto$alumacc.cc:474:replace_alu$1330.C[26]
.sym 9962 $PACKER_VCC_NET
.sym 9963 my_adr[25]
.sym 9966 $auto$alumacc.cc:474:replace_alu$1330.C[27]
.sym 9968 my_adr[26]
.sym 9969 $PACKER_VCC_NET
.sym 9972 $auto$alumacc.cc:474:replace_alu$1330.C[28]
.sym 9974 $PACKER_VCC_NET
.sym 9975 my_adr[27]
.sym 9978 $auto$alumacc.cc:474:replace_alu$1330.C[29]
.sym 9980 my_adr[28]
.sym 9981 $PACKER_VCC_NET
.sym 9984 $auto$alumacc.cc:474:replace_alu$1330.C[30]
.sym 9986 $PACKER_VCC_NET
.sym 9987 my_adr[29]
.sym 9990 $auto$alumacc.cc:474:replace_alu$1330.C[31]
.sym 9993 my_adr[30]
.sym 9996 $nextpnr_ICESTORM_LC_1$I3
.sym 9998 my_adr[31]
.sym 10008 $abc$8097$auto$rtlil.cc:1969:NotGate$7787
.sym 10018 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[15]
.sym 10021 dat[25]
.sym 10022 my_adr[30]
.sym 10025 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[11]
.sym 10040 $nextpnr_ICESTORM_LC_1$I3
.sym 10051 recieve
.sym 10059 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$2899[1]_new_
.sym 10063 my_adr[26]
.sym 10065 my_adr[27]
.sym 10066 my_adr[24]
.sym 10067 my_adr[1]
.sym 10068 $abc$8097$auto$ice40_ffinit.cc:141:execute$7739
.sym 10069 my_adr[25]
.sym 10070 $add$src/servant_1.2.1/servant/service.v:157$80_Y[22]
.sym 10072 $add$src/servant_1.2.1/servant/service.v:157$80_Y[23]
.sym 10073 $abc$8097$auto$rtlil.cc:1969:NotGate$7787
.sym 10074 $abc$8097$new_n949_
.sym 10081 $nextpnr_ICESTORM_LC_1$I3
.sym 10085 $abc$8097$new_n949_
.sym 10086 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$2899[1]_new_
.sym 10090 my_adr[1]
.sym 10092 recieve
.sym 10093 $abc$8097$auto$rtlil.cc:1969:NotGate$7787
.sym 10096 $abc$8097$auto$ice40_ffinit.cc:141:execute$7739
.sym 10104 $add$src/servant_1.2.1/servant/service.v:157$80_Y[22]
.sym 10105 $abc$8097$auto$rtlil.cc:1969:NotGate$7787
.sym 10114 my_adr[26]
.sym 10115 my_adr[25]
.sym 10116 my_adr[27]
.sym 10117 my_adr[24]
.sym 10120 $abc$8097$auto$rtlil.cc:1969:NotGate$7787
.sym 10123 $add$src/servant_1.2.1/servant/service.v:157$80_Y[23]
.sym 10124 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5629_$glb_ce
.sym 10125 wb_clk_$glb_clk
.sym 10140 dat[23]
.sym 10228 $abc$8097$auto$wreduce.cc:455:run$1257[2]
.sym 10229 $abc$8097$auto$wreduce.cc:455:run$1257[3]
.sym 10230 $abc$8097$auto$wreduce.cc:455:run$1257[4]
.sym 10231 $abc$8097$auto$wreduce.cc:455:run$1257[5]
.sym 10244 my_adr[22]
.sym 10248 $abc$8097$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 10249 $abc$8097$new_n950_
.sym 10269 $abc$8097$auto$wreduce.cc:455:run$1258[6]
.sym 10272 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 10283 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 10289 $abc$8097$auto$wreduce.cc:455:run$1258[4]
.sym 10299 $abc$8097$auto$wreduce.cc:455:run$1258[5]
.sym 10302 $abc$8097$auto$wreduce.cc:455:run$1258[6]
.sym 10303 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 10308 $abc$8097$auto$wreduce.cc:455:run$1258[5]
.sym 10310 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 10337 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 10340 $abc$8097$auto$wreduce.cc:455:run$1258[4]
.sym 10348 i_clk$SB_IO_IN_$glb_clk
.sym 10349 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 10352 wb_clk
.sym 10354 wb_mem_dat[4]
.sym 10355 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 10356 wb_mem_dat[2]
.sym 10357 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 10358 wb_mem_dat[0]
.sym 10359 wb_mem_dat[5]
.sym 10360 wb_mem_dat[3]
.sym 10361 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 10371 servant.wb_timer_rdt[3]
.sym 10377 $abc$8097$auto$wreduce.cc:455:run$1258[6]
.sym 10394 my_adr[10]
.sym 10395 $PACKER_VCC_NET
.sym 10396 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 10397 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163
.sym 10398 $PACKER_VCC_NET
.sym 10399 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 10402 $abc$8097$techmap$techmap1588\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 10405 tx_to_ble.clock_count[2]
.sym 10411 wb_mem_dat[5]
.sym 10413 tx_to_ble.state[1]
.sym 10415 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 10416 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 10418 tx_to_ble.data_index[1]
.sym 10431 tx_to_ble.clock_count[6]
.sym 10432 tx_to_ble.clock_count[1]
.sym 10440 tx_to_ble.clock_count[5]
.sym 10445 tx_to_ble.clock_count[4]
.sym 10449 tx_to_ble.clock_count[3]
.sym 10452 $PACKER_VCC_NET
.sym 10453 $PACKER_VCC_NET
.sym 10458 tx_to_ble.clock_count[0]
.sym 10459 tx_to_ble.clock_count[2]
.sym 10463 $nextpnr_ICESTORM_LC_2$O
.sym 10466 tx_to_ble.clock_count[0]
.sym 10469 $auto$alumacc.cc:474:replace_alu$1307.C[2]
.sym 10472 tx_to_ble.clock_count[1]
.sym 10475 $auto$alumacc.cc:474:replace_alu$1307.C[3]
.sym 10477 tx_to_ble.clock_count[2]
.sym 10481 $auto$alumacc.cc:474:replace_alu$1307.C[4]
.sym 10483 tx_to_ble.clock_count[3]
.sym 10484 $PACKER_VCC_NET
.sym 10487 $auto$alumacc.cc:474:replace_alu$1307.C[5]
.sym 10489 tx_to_ble.clock_count[4]
.sym 10490 $PACKER_VCC_NET
.sym 10493 $auto$alumacc.cc:474:replace_alu$1307.C[6]
.sym 10495 tx_to_ble.clock_count[5]
.sym 10499 $nextpnr_ICESTORM_LC_3$I3
.sym 10502 tx_to_ble.clock_count[6]
.sym 10505 $nextpnr_ICESTORM_LC_3$COUT
.sym 10507 $PACKER_VCC_NET
.sym 10509 $nextpnr_ICESTORM_LC_3$I3
.sym 10513 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 10514 servant.wb_ibus_adr[5]
.sym 10515 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 10516 $abc$8097$auto$wreduce.cc:455:run$1257[0]
.sym 10517 servant.wb_ibus_adr[6]
.sym 10518 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 10519 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 10520 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 10523 my_adr[16]
.sym 10526 tx_to_ble.clock_count[1]
.sym 10527 servant.cpu.cpu.rd_addr[3]
.sym 10529 servant.cpu.cpu.rd_addr[2]
.sym 10536 wb_mem_dat[2]
.sym 10537 wb_mem_dat[2]
.sym 10538 servant.wb_ibus_adr[6]
.sym 10539 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 10541 wb_mem_dat[0]
.sym 10542 rx_from_ble.data_index[2]
.sym 10543 wb_mem_dat[1]
.sym 10544 tx_to_ble.clock_count[0]
.sym 10545 $abc$8097$auto$wreduce.cc:455:run$1258[2]
.sym 10546 wb_mem_rdt[6]
.sym 10548 servant.wb_ibus_adr[5]
.sym 10549 $nextpnr_ICESTORM_LC_3$COUT
.sym 10556 servant.mdu_rs1[31]
.sym 10558 $abc$8097$techmap\tx_to_ble.$procmux$1091_Y[0]_new_
.sym 10559 my_adr[8]
.sym 10560 tx_to_ble.state[0]
.sym 10561 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 10562 $PACKER_VCC_NET
.sym 10563 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 10567 my_adr[7]
.sym 10568 wb_mem_rdt[3]
.sym 10569 $abc$8097$techmap\tx_to_ble.$add$src/servant_1.2.1/servant/uart_tx.v:77$113_Y[0]
.sym 10570 my_adr[9]
.sym 10571 my_adr[10]
.sym 10573 tx_to_ble.data_index[0]
.sym 10578 tx_to_ble.state[1]
.sym 10581 tx_to_ble.data_index[0]
.sym 10582 servant.wb_timer_rdt[3]
.sym 10583 $0\tx_active[0:0]
.sym 10587 tx_to_ble.state[0]
.sym 10588 tx_to_ble.state[1]
.sym 10589 $abc$8097$techmap\tx_to_ble.$procmux$1091_Y[0]_new_
.sym 10590 $nextpnr_ICESTORM_LC_3$COUT
.sym 10593 my_adr[8]
.sym 10594 my_adr[9]
.sym 10595 my_adr[10]
.sym 10596 my_adr[7]
.sym 10605 servant.wb_timer_rdt[3]
.sym 10606 servant.mdu_rs1[31]
.sym 10607 wb_mem_rdt[3]
.sym 10608 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 10611 $0\tx_active[0:0]
.sym 10617 tx_to_ble.data_index[0]
.sym 10618 $abc$8097$techmap\tx_to_ble.$add$src/servant_1.2.1/servant/uart_tx.v:77$113_Y[0]
.sym 10619 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 10620 $abc$8097$techmap\tx_to_ble.$procmux$1091_Y[0]_new_
.sym 10629 $PACKER_VCC_NET
.sym 10630 tx_to_ble.data_index[0]
.sym 10634 wb_clk_$glb_clk
.sym 10636 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6107
.sym 10637 tx_to_ble.data_index[2]
.sym 10638 wb_mem_rdt[0]
.sym 10639 tx_to_ble.data_index[0]
.sym 10640 tx_to_ble.data_index[1]
.sym 10641 wb_mem_rdt[2]
.sym 10642 $abc$8097$auto$simplemap.cc:309:simplemap_lut$3738_new_
.sym 10643 wb_mem_rdt[4]
.sym 10646 wb_mem_rdt[5]
.sym 10648 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2233_Y_new_inv_
.sym 10649 servant.wb_timer_rdt[4]
.sym 10651 servant.wb_timer_rdt[9]
.sym 10653 servant.wb_timer_rdt[5]
.sym 10654 servant.mdu_rs1[30]
.sym 10656 adr[3]
.sym 10657 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[3]
.sym 10658 tx_active
.sym 10660 my_adr[10]
.sym 10662 rx_from_ble.data_index[0]
.sym 10663 wb_mem_rdt[2]
.sym 10664 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 10665 $abc$8097$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 10667 servant.wb_dbus_ack
.sym 10670 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 10671 recieve
.sym 10678 rx_from_ble.data_index[1]
.sym 10679 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6029
.sym 10681 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[5]_new_inv_
.sym 10682 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 10683 $abc$8097$new_n1708_
.sym 10684 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[3]
.sym 10687 $abc$8097$new_n1705_
.sym 10689 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[3]_new_inv_
.sym 10690 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 10691 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 10693 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 10696 tx_to_ble.data_index[0]
.sym 10697 tx_to_ble.data_index[1]
.sym 10698 $PACKER_VCC_NET
.sym 10699 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 10700 $abc$8097$auto$wreduce.cc:455:run$1254[0]
.sym 10701 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 10702 tx_to_ble.data_index[2]
.sym 10703 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[5]
.sym 10706 rx_from_ble.data_index[0]
.sym 10710 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 10711 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 10712 $abc$8097$new_n1708_
.sym 10716 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 10717 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 10718 rx_from_ble.data_index[1]
.sym 10719 rx_from_ble.data_index[0]
.sym 10722 rx_from_ble.data_index[0]
.sym 10723 $abc$8097$auto$wreduce.cc:455:run$1254[0]
.sym 10724 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 10728 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[5]
.sym 10730 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 10731 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[5]_new_inv_
.sym 10734 tx_to_ble.data_index[1]
.sym 10736 tx_to_ble.data_index[2]
.sym 10737 tx_to_ble.data_index[0]
.sym 10740 $abc$8097$new_n1705_
.sym 10741 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 10742 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 10746 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 10747 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[3]_new_inv_
.sym 10749 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[3]
.sym 10753 rx_from_ble.data_index[0]
.sym 10754 $PACKER_VCC_NET
.sym 10756 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6029
.sym 10757 i_clk$SB_IO_IN_$glb_clk
.sym 10761 $abc$8097$auto$wreduce.cc:455:run$1254[2]
.sym 10762 tx_to_ble.clock_count[0]
.sym 10763 wb_mem_rdt[6]
.sym 10764 tx_to_ble.clock_count[2]
.sym 10765 tx_to_ble.state[1]
.sym 10769 my_adr[1]
.sym 10770 adr[8]
.sym 10771 rx_from_ble.data_index[2]
.sym 10772 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[9]
.sym 10773 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6029
.sym 10774 clock_gen.pll.rst_reg[1]
.sym 10775 rx_from_ble.data_index[1]
.sym 10776 wb_mem_rdt[4]
.sym 10778 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 10779 wb_mem_rdt[5]
.sym 10780 tx_to_ble.data_index[2]
.sym 10782 dat[11]
.sym 10783 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[0]_new_inv_
.sym 10784 $PACKER_VCC_NET
.sym 10785 my_adr[18]
.sym 10786 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[2]
.sym 10787 $PACKER_VCC_NET
.sym 10788 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 10789 adr[7]
.sym 10790 rx_from_ble.data_index[0]
.sym 10792 adr[8]
.sym 10793 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163
.sym 10794 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 10800 rx_from_ble.data_index[2]
.sym 10801 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 10802 $abc$8097$auto$dff2dffe.cc:175:make_patterns_logic$7189
.sym 10803 wb_mem_dat[1]
.sym 10804 servant.mdu_rs1[31]
.sym 10805 my_adr[7]
.sym 10807 servant.mdu_rs1[5]
.sym 10808 servant.wb_ibus_adr[6]
.sym 10809 wb_mem_dat[2]
.sym 10810 servant.wb_timer_rdt[1]
.sym 10811 wb_mem_rdt[1]
.sym 10812 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 10813 wb_mem_dat[0]
.sym 10814 servant.mdu_rs1[6]
.sym 10817 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 10818 servant.wb_ibus_adr[5]
.sym 10819 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163
.sym 10820 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 10824 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 10826 $abc$8097$auto$wreduce.cc:455:run$1254[2]
.sym 10827 servant.wb_dbus_ack
.sym 10828 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 10829 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 10830 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[7]_new_inv_
.sym 10831 recieve
.sym 10833 recieve
.sym 10834 servant.wb_ibus_adr[6]
.sym 10835 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 10836 servant.mdu_rs1[6]
.sym 10839 wb_mem_dat[1]
.sym 10841 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 10842 wb_mem_dat[2]
.sym 10845 servant.wb_ibus_adr[5]
.sym 10846 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 10847 recieve
.sym 10848 servant.mdu_rs1[5]
.sym 10852 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 10853 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 10854 servant.wb_dbus_ack
.sym 10857 wb_mem_dat[0]
.sym 10858 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 10859 servant.wb_dbus_ack
.sym 10860 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163
.sym 10863 servant.wb_timer_rdt[1]
.sym 10864 wb_mem_rdt[1]
.sym 10865 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 10866 servant.mdu_rs1[31]
.sym 10870 $abc$8097$auto$wreduce.cc:455:run$1254[2]
.sym 10871 rx_from_ble.data_index[2]
.sym 10872 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 10875 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[7]_new_inv_
.sym 10876 recieve
.sym 10877 my_adr[7]
.sym 10879 $abc$8097$auto$dff2dffe.cc:175:make_patterns_logic$7189
.sym 10880 wb_clk_$glb_clk
.sym 10882 servant.wb_ibus_adr[4]
.sym 10883 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6710
.sym 10884 $abc$8097$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 10885 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[8]_new_inv_
.sym 10886 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 10887 servant.wb_ibus_adr[3]
.sym 10888 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[7]_new_inv_
.sym 10889 servant.wb_ibus_adr[7]
.sym 10894 $0\tx_active[0:0]
.sym 10895 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[5]_new_inv_
.sym 10896 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[5]
.sym 10897 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 10898 $abc$8097$auto$dff2dffe.cc:175:make_patterns_logic$7189
.sym 10899 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 10902 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 10904 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[2]
.sym 10905 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[3]_new_inv_
.sym 10906 wb_mem_dat[6]
.sym 10907 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 10909 wb_mem_dat[5]
.sym 10910 $PACKER_VCC_NET
.sym 10911 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6716
.sym 10912 recieve
.sym 10914 tx_to_ble.state[1]
.sym 10916 $abc$8097$new_n1312_
.sym 10917 adr[7]
.sym 10928 servant.mdu_rs1[8]
.sym 10937 my_adr[8]
.sym 10940 servant.mdu_rs1[3]
.sym 10941 servant.cpu.cpu.bufreg_en
.sym 10942 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[8]_new_inv_
.sym 10943 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 10944 servant.wb_ibus_adr[3]
.sym 10946 servant.mdu_rs1[4]
.sym 10947 servant.wb_ibus_adr[4]
.sym 10950 servant.mdu_rs1[5]
.sym 10951 servant.mdu_rs1[7]
.sym 10954 recieve
.sym 10959 servant.mdu_rs1[3]
.sym 10964 servant.mdu_rs1[4]
.sym 10969 my_adr[8]
.sym 10970 recieve
.sym 10971 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[8]_new_inv_
.sym 10974 servant.mdu_rs1[4]
.sym 10975 recieve
.sym 10976 servant.wb_ibus_adr[4]
.sym 10977 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 10983 servant.mdu_rs1[8]
.sym 10986 servant.wb_ibus_adr[3]
.sym 10987 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 10988 servant.mdu_rs1[3]
.sym 10989 recieve
.sym 10995 servant.mdu_rs1[7]
.sym 11001 servant.mdu_rs1[5]
.sym 11002 servant.cpu.cpu.bufreg_en
.sym 11003 wb_clk_$glb_clk
.sym 11005 $PACKER_VCC_NET
.sym 11006 servant.wb_ibus_adr[9]
.sym 11007 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 11008 $abc$8097$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$656_Y_new_inv_
.sym 11009 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[9]_new_inv_
.sym 11010 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 11011 servant.wb_ibus_adr[8]
.sym 11012 $abc$8097$new_n1509_
.sym 11015 recieve
.sym 11017 clock_gen.pll.rst_reg[1]
.sym 11018 dat[11]
.sym 11019 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 11020 wb_mem_dat[1]
.sym 11022 servant.wb_ibus_ack
.sym 11023 adr[8]
.sym 11024 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 11027 wb_mem_rdt[12]
.sym 11029 wb_mem_rdt[21]
.sym 11030 adr[8]
.sym 11031 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 11032 wb_mem_rdt[6]
.sym 11033 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 11034 servant.wb_ibus_adr[10]
.sym 11035 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 11036 $abc$8097$new_n1144_
.sym 11037 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6716
.sym 11038 $PACKER_VCC_NET
.sym 11039 servant.wb_dbus_we
.sym 11040 $abc$8097$techmap$techmap1587\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1586_Y
.sym 11046 servant.mdu_rs1[2]
.sym 11047 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[2]_new_inv_
.sym 11049 adr[2]
.sym 11050 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 11051 my_adr[9]
.sym 11052 $abc$8097$new_n1144_
.sym 11053 $abc$8097$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11054 clock_gen.pll.rst_reg[1]
.sym 11055 $abc$8097$new_n1146_
.sym 11057 servant.cpu.cpu.cnt_done
.sym 11061 servant.cpu.cpu.cnt_en
.sym 11063 my_adr[2]
.sym 11065 servant.wb_ibus_adr[2]
.sym 11066 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[9]_new_inv_
.sym 11068 recieve
.sym 11069 servant.wb_dbus_ack
.sym 11070 $abc$8097$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 11071 $abc$8097$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 11072 recieve
.sym 11073 recieve
.sym 11075 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 11079 servant.cpu.cpu.cnt_done
.sym 11080 clock_gen.pll.rst_reg[1]
.sym 11085 servant.wb_ibus_adr[2]
.sym 11086 servant.mdu_rs1[2]
.sym 11087 recieve
.sym 11088 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 11091 $abc$8097$new_n1144_
.sym 11093 $abc$8097$new_n1146_
.sym 11094 adr[2]
.sym 11097 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[2]_new_inv_
.sym 11098 recieve
.sym 11099 my_adr[2]
.sym 11103 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 11104 recieve
.sym 11105 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 11106 $abc$8097$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 11109 $abc$8097$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11110 servant.cpu.cpu.cnt_en
.sym 11111 servant.wb_dbus_ack
.sym 11112 $abc$8097$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 11115 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[9]_new_inv_
.sym 11116 my_adr[9]
.sym 11117 recieve
.sym 11121 servant.wb_dbus_ack
.sym 11123 $abc$8097$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 11126 wb_clk_$glb_clk
.sym 11127 wb_rst_$glb_sr
.sym 11128 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6944
.sym 11129 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[56]_new_
.sym 11130 $abc$8097$new_n1661_
.sym 11131 $abc$8097$new_n1662_
.sym 11132 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[10]_new_inv_
.sym 11133 servant.cpu.cpu.new_irq
.sym 11134 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6773
.sym 11135 $abc$8097$new_n992_
.sym 11139 servant.cpu.cpu.immdec.imm31
.sym 11140 servant.mdu_rs1[8]
.sym 11141 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 11142 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[1]
.sym 11143 servant.cpu.cpu.cnt_done
.sym 11147 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 11148 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 11150 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[0]
.sym 11152 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 11153 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 11154 recieve
.sym 11155 adr[2]
.sym 11157 my_adr[10]
.sym 11158 servant.cpu.cpu.mem_if.dat_valid
.sym 11159 recieve
.sym 11160 servant.mdu_rs1[0]
.sym 11161 adr[9]
.sym 11162 servant.cpu.rf_ram_if.wen1_r
.sym 11163 servant.wb_dbus_ack
.sym 11169 servant.mdu_op[1]
.sym 11170 servant.cpu.cpu.decode.opcode[0]
.sym 11171 servant.cpu.cpu.ebreak
.sym 11174 servant.wb_dbus_we
.sym 11176 $abc$8097$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11177 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 11178 servant.mdu_op[2]
.sym 11179 wb_mem_dat[5]
.sym 11181 servant.cpu.cpu.branch_op
.sym 11182 servant.cpu.cpu.decode.opcode[2]
.sym 11184 servant.cpu.cpu.state.init_done
.sym 11188 $abc$8097$new_n1312_
.sym 11190 servant.cpu.cpu.new_irq
.sym 11191 servant.cpu.cpu.decode.opcode[1]
.sym 11193 servant.wb_ibus_adr[0]
.sym 11194 servant.wb_ibus_adr[1]
.sym 11196 recieve
.sym 11200 $abc$8097$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 11202 servant.wb_ibus_adr[1]
.sym 11208 servant.wb_ibus_adr[0]
.sym 11209 recieve
.sym 11210 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 11211 servant.wb_ibus_adr[1]
.sym 11214 servant.cpu.cpu.state.init_done
.sym 11216 $abc$8097$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 11217 servant.cpu.cpu.new_irq
.sym 11220 servant.cpu.cpu.decode.opcode[0]
.sym 11221 servant.cpu.cpu.decode.opcode[2]
.sym 11222 servant.wb_dbus_we
.sym 11223 servant.cpu.cpu.decode.opcode[1]
.sym 11226 servant.cpu.cpu.state.init_done
.sym 11227 $abc$8097$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 11228 servant.mdu_op[2]
.sym 11229 wb_mem_dat[5]
.sym 11232 servant.cpu.cpu.branch_op
.sym 11233 servant.cpu.cpu.decode.opcode[2]
.sym 11234 servant.wb_dbus_we
.sym 11235 servant.cpu.cpu.ebreak
.sym 11238 servant.cpu.cpu.decode.opcode[2]
.sym 11239 servant.cpu.cpu.decode.opcode[0]
.sym 11240 servant.cpu.cpu.decode.opcode[1]
.sym 11241 $abc$8097$new_n1312_
.sym 11245 servant.mdu_op[1]
.sym 11247 servant.cpu.cpu.decode.opcode[2]
.sym 11248 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971_$glb_ce
.sym 11249 wb_clk_$glb_clk
.sym 11250 wb_rst_$glb_sr
.sym 11251 $abc$8097$techmap$techmap1588\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 11252 servant.wb_ibus_adr[1]
.sym 11253 servant.wb_ibus_adr[10]
.sym 11254 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 11255 servant.wb_ibus_adr[11]
.sym 11256 $abc$8097$techmap$techmap1587\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1586_Y
.sym 11257 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 11258 servant.wb_ibus_adr[2]
.sym 11263 dat[8]
.sym 11264 clock_gen.pll.rst_reg[1]
.sym 11265 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[3]
.sym 11266 servant.cpu.cpu.cnt_done
.sym 11267 servant.cpu.cpu.cnt_en
.sym 11268 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[12]
.sym 11269 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 11271 dat[31]
.sym 11273 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[8]
.sym 11275 servant.cpu.cpu.branch_op
.sym 11276 dat[20]
.sym 11277 $abc$8097$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 11278 servant.mdu_rs1[30]
.sym 11279 servant.mdu_rs1[31]
.sym 11280 servant.cpu.cpu.decode.opcode[1]
.sym 11281 adr[7]
.sym 11282 my_adr[18]
.sym 11283 servant.mdu_op[1]
.sym 11284 adr[8]
.sym 11285 servant.mdu_op[2]
.sym 11292 wb_mem_rdt[14]
.sym 11294 servant.wb_ibus_ack
.sym 11295 $abc$8097$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 11296 servant.cpu.cpu.rd_addr[0]
.sym 11298 servant.cpu.cpu.cnt_done
.sym 11300 servant.cpu.cpu.state.misalign_trap_sync
.sym 11301 wb_mem_rdt[21]
.sym 11302 wb_mem_rdt[6]
.sym 11303 wb_mem_rdt[13]
.sym 11305 servant.cpu.cpu.new_irq
.sym 11306 $abc$8097$new_n1015_
.sym 11307 wb_mem_rdt[12]
.sym 11313 wb_mem_rdt[5]
.sym 11321 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 11322 servant.cpu.cpu.rs2_addr[0]
.sym 11327 wb_mem_rdt[13]
.sym 11332 wb_mem_rdt[14]
.sym 11337 servant.cpu.cpu.rd_addr[0]
.sym 11338 servant.cpu.cpu.rs2_addr[0]
.sym 11339 servant.cpu.cpu.cnt_done
.sym 11340 $abc$8097$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 11346 wb_mem_rdt[12]
.sym 11350 wb_mem_rdt[6]
.sym 11355 wb_mem_rdt[5]
.sym 11363 wb_mem_rdt[21]
.sym 11367 servant.cpu.cpu.state.misalign_trap_sync
.sym 11368 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 11369 $abc$8097$new_n1015_
.sym 11370 servant.cpu.cpu.new_irq
.sym 11371 servant.wb_ibus_ack
.sym 11372 wb_clk_$glb_clk
.sym 11374 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 11375 servant.cpu.cpu.mem_if.signbit
.sym 11376 $abc$8097$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$570_Y_new_inv_
.sym 11377 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[11]_new_inv_
.sym 11378 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 11379 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 11380 $abc$8097$adr[11]_new_inv_
.sym 11381 $abc$8097$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 11383 $abc$8097$techmap$techmap1597\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 11386 my_adr[14]
.sym 11387 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 11390 servant.cpu.cpu.state.misalign_trap_sync
.sym 11391 servant.wb_ibus_adr[2]
.sym 11394 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 11396 servant.cpu.cpu.rd_addr[1]
.sym 11397 dat[16]
.sym 11399 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 11400 servant.cpu.cpu.decode.opcode[0]
.sym 11401 servant.mdu_op[0]
.sym 11402 $abc$8097$new_n1015_
.sym 11405 servant.wb_dbus_we
.sym 11406 servant.mdu_rs1[10]
.sym 11407 servant.cpu.cpu.decode.op21
.sym 11408 servant.cpu.cpu.rs2_addr[0]
.sym 11409 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 11416 servant.mdu_op[2]
.sym 11419 $abc$8097$auto$rtlil.cc:1969:NotGate$7997
.sym 11420 servant.cpu.cpu.cnt_done
.sym 11423 servant.mdu_op[1]
.sym 11424 servant.mdu_rs1[0]
.sym 11426 servant.mdu_op[0]
.sym 11428 servant.mdu_op[1]
.sym 11429 servant.cpu.cpu.decode.op21
.sym 11430 servant.mdu_op[2]
.sym 11432 servant.cpu.cpu.mem_bytecnt[1]
.sym 11434 servant.cpu.cpu.immdec.imm31
.sym 11436 servant.cpu.cpu.mem_bytecnt[0]
.sym 11441 servant.cpu.rdata[1]
.sym 11442 servant.cpu.rf_ram.regzero
.sym 11444 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 11445 servant.cpu.rf_ram.rdata[1]
.sym 11446 servant.mdu_rs1[1]
.sym 11448 servant.mdu_op[2]
.sym 11449 servant.cpu.cpu.cnt_done
.sym 11450 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 11451 servant.cpu.cpu.immdec.imm31
.sym 11454 servant.cpu.cpu.mem_bytecnt[0]
.sym 11455 servant.mdu_rs1[1]
.sym 11456 servant.cpu.cpu.mem_bytecnt[1]
.sym 11457 servant.mdu_rs1[0]
.sym 11461 servant.cpu.rf_ram.rdata[1]
.sym 11462 servant.cpu.rf_ram.regzero
.sym 11466 servant.cpu.cpu.mem_bytecnt[0]
.sym 11467 servant.mdu_op[0]
.sym 11468 servant.cpu.cpu.mem_bytecnt[1]
.sym 11469 servant.mdu_op[1]
.sym 11472 servant.mdu_op[0]
.sym 11473 servant.mdu_op[2]
.sym 11475 servant.mdu_op[1]
.sym 11478 servant.mdu_op[2]
.sym 11479 servant.mdu_op[0]
.sym 11480 servant.mdu_op[1]
.sym 11484 servant.mdu_op[2]
.sym 11485 servant.cpu.cpu.decode.op21
.sym 11486 servant.mdu_op[0]
.sym 11487 servant.mdu_op[1]
.sym 11490 servant.cpu.rdata[1]
.sym 11495 wb_clk_$glb_clk
.sym 11496 $abc$8097$auto$rtlil.cc:1969:NotGate$7997
.sym 11497 servant.mdu_rs1[12]
.sym 11498 $abc$8097$techmap$techmap1589\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 11499 servant.mdu_rs1[10]
.sym 11500 servant.mdu_rs1[11]
.sym 11501 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[12]_new_inv_
.sym 11502 $abc$8097$techmap$techmap1599\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 11503 $abc$8097$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 11504 $abc$8097$new_n991_
.sym 11506 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 11507 my_adr[22]
.sym 11509 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 11511 $abc$8097$ram.we[1]_new_
.sym 11512 wb_mem_dat[14]
.sym 11513 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 11515 dat[26]
.sym 11516 servant.cpu.cpu.cnt_done
.sym 11519 $abc$8097$new_n1427_
.sym 11520 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 11521 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 11522 adr[8]
.sym 11523 $abc$8097$new_n1144_
.sym 11524 $abc$8097$techmap$techmap1599\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 11526 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 11527 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 11528 servant.cpu.cpu.bufreg_en
.sym 11529 $abc$8097$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 11530 servant.wb_ibus_adr[12]
.sym 11531 servant.cpu.cpu.bufreg_en
.sym 11532 wb_mem_rdt[21]
.sym 11540 $abc$8097$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$570_Y_new_inv_
.sym 11543 $abc$8097$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$560_Y_new_
.sym 11545 servant.cpu.cpu.decode.op26
.sym 11546 servant.cpu.cpu.branch_op
.sym 11548 servant.cpu.rdata[1]
.sym 11549 servant.cpu.rf_ram_if.rtrig1
.sym 11550 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$577_Y_new_
.sym 11551 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 11552 servant.cpu.rf_ram_if.rdata1
.sym 11555 servant.cpu.rf_ram.regzero
.sym 11556 servant.cpu.cpu.decode.op22
.sym 11560 servant.cpu.rf_ram_if.rtrig1
.sym 11564 servant.cpu.rf_ram_if.rcnt[0]
.sym 11565 servant.cpu.rf_ram.rdata[0]
.sym 11567 servant.cpu.cpu.decode.op21
.sym 11568 servant.cpu.cpu.state.o_cnt_r[3]
.sym 11569 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 11571 servant.cpu.rf_ram.rdata[0]
.sym 11572 servant.cpu.rf_ram_if.rdata1
.sym 11573 servant.cpu.rf_ram_if.rtrig1
.sym 11574 servant.cpu.rf_ram.regzero
.sym 11579 servant.cpu.cpu.branch_op
.sym 11580 $abc$8097$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$570_Y_new_inv_
.sym 11583 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 11584 servant.cpu.cpu.decode.op26
.sym 11586 $abc$8097$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$560_Y_new_
.sym 11589 servant.cpu.cpu.state.o_cnt_r[3]
.sym 11590 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 11591 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$577_Y_new_
.sym 11592 servant.cpu.cpu.decode.op22
.sym 11598 servant.cpu.rf_ram_if.rcnt[0]
.sym 11601 $abc$8097$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$560_Y_new_
.sym 11604 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 11608 servant.cpu.rdata[1]
.sym 11614 servant.cpu.cpu.decode.op21
.sym 11615 $abc$8097$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$560_Y_new_
.sym 11616 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 11617 servant.cpu.rf_ram_if.rtrig1
.sym 11618 wb_clk_$glb_clk
.sym 11620 servant.cpu.rf_ram_if.wen1_r
.sym 11621 $abc$8097$ram.we[2]_new_
.sym 11622 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6914
.sym 11623 servant.cpu.raddr[9]
.sym 11624 servant.cpu.raddr[5]
.sym 11625 $abc$8097$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 11626 servant.cpu.rf_ram_if.rtrig1
.sym 11627 $abc$8097$ram.we[3]_new_
.sym 11636 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 11638 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$577_Y_new_
.sym 11640 servant.cpu.cpu.branch_op
.sym 11641 servant.cpu.cpu.decode.op22
.sym 11642 servant.wb_dbus_we
.sym 11644 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 11645 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 11646 recieve
.sym 11647 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$258_Y_new_
.sym 11648 dat[31]
.sym 11651 servant.wb_dbus_ack
.sym 11652 servant.mdu_rs1[0]
.sym 11653 servant.cpu.rf_ram_if.wen1_r
.sym 11654 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 11655 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 11662 servant.cpu.cpu.decode.op21
.sym 11663 servant.cpu.cpu.ebreak
.sym 11664 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$258_Y_new_
.sym 11665 $abc$8097$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 11666 $abc$8097$servant.cpu.cpu.decode.csr_op_new_
.sym 11669 $abc$8097$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 11673 wb_mem_rdt[26]
.sym 11676 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 11677 servant.cpu.cpu.csr.mstatus_mie
.sym 11678 servant.cpu.raddr[6]
.sym 11679 servant.wb_ibus_ack
.sym 11680 servant.cpu.cpu.rs2_addr[0]
.sym 11681 servant.cpu.raddr[5]
.sym 11682 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$573_Y_new_
.sym 11684 servant.cpu.cpu.decode.op26
.sym 11687 servant.cpu.raddr[8]
.sym 11690 servant.cpu.raddr[7]
.sym 11695 servant.cpu.cpu.decode.op21
.sym 11696 servant.cpu.cpu.ebreak
.sym 11700 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$573_Y_new_
.sym 11701 $abc$8097$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 11702 servant.cpu.cpu.rs2_addr[0]
.sym 11703 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 11706 servant.cpu.cpu.ebreak
.sym 11707 $abc$8097$servant.cpu.cpu.decode.csr_op_new_
.sym 11708 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 11709 servant.cpu.cpu.decode.op26
.sym 11712 $abc$8097$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 11713 servant.cpu.cpu.csr.mstatus_mie
.sym 11714 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$258_Y_new_
.sym 11715 $abc$8097$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 11718 servant.cpu.cpu.ebreak
.sym 11719 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$573_Y_new_
.sym 11721 $abc$8097$servant.cpu.cpu.decode.csr_op_new_
.sym 11724 servant.cpu.cpu.decode.op26
.sym 11726 servant.cpu.cpu.decode.op21
.sym 11730 servant.cpu.raddr[5]
.sym 11731 servant.cpu.raddr[6]
.sym 11732 servant.cpu.raddr[7]
.sym 11733 servant.cpu.raddr[8]
.sym 11736 wb_mem_rdt[26]
.sym 11740 servant.wb_ibus_ack
.sym 11741 wb_clk_$glb_clk
.sym 11743 servant.cpu.cpu.csr.mstatus_mie
.sym 11744 servant.cpu.raddr[6]
.sym 11745 servant.cpu.raddr[8]
.sym 11746 $abc$8097$new_n1481_
.sym 11747 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[6]_new_inv_
.sym 11748 servant.cpu.raddr[7]
.sym 11749 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6959
.sym 11750 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6965
.sym 11753 $abc$8097$new_n950_
.sym 11755 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 11756 servant.cpu.rf_ram_if.rtrig1
.sym 11757 servant.mdu_rs1[30]
.sym 11760 $abc$8097$ram.we[3]_new_
.sym 11761 servant.cpu.rreg0[0]
.sym 11762 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 11764 servant.mdu_rs1[1]
.sym 11765 servant.cpu.cpu.cnt_en
.sym 11766 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6914
.sym 11767 servant.mdu_rs1[31]
.sym 11768 servant.cpu.rf_ram_if.rcnt[0]
.sym 11769 wb_mem_rdt[20]
.sym 11770 my_adr[18]
.sym 11771 servant.cpu.cpu.immdec.imm31
.sym 11772 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[3]
.sym 11773 $abc$8097$new_n944_
.sym 11774 servant.mdu_rs1[30]
.sym 11775 dat[20]
.sym 11776 adr[8]
.sym 11778 adr[7]
.sym 11785 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 11786 servant.wb_ibus_ack
.sym 11790 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[15]
.sym 11791 $abc$8097$ram.we[3]_new_
.sym 11792 my_adr[14]
.sym 11793 $abc$8097$ram.we[2]_new_
.sym 11794 $abc$8097$new_n1145_
.sym 11795 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 11796 my_adr[15]
.sym 11797 my_adr[14]
.sym 11800 my_adr[29]
.sym 11802 recieve
.sym 11804 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 11805 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 11808 wb_mem_rdt[31]
.sym 11809 my_adr[28]
.sym 11810 wb_mem_rdt[22]
.sym 11814 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[15]
.sym 11815 wb_mem_rdt[20]
.sym 11817 $abc$8097$ram.we[2]_new_
.sym 11818 $abc$8097$ram.we[3]_new_
.sym 11820 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 11823 $abc$8097$new_n1145_
.sym 11824 recieve
.sym 11825 my_adr[15]
.sym 11826 my_adr[14]
.sym 11831 wb_mem_rdt[20]
.sym 11835 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 11836 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[15]
.sym 11837 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[15]
.sym 11838 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 11841 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 11842 $abc$8097$ram.we[3]_new_
.sym 11843 $abc$8097$ram.we[2]_new_
.sym 11849 wb_mem_rdt[22]
.sym 11856 wb_mem_rdt[31]
.sym 11859 my_adr[14]
.sym 11860 my_adr[29]
.sym 11861 my_adr[15]
.sym 11862 my_adr[28]
.sym 11863 servant.wb_ibus_ack
.sym 11864 wb_clk_$glb_clk
.sym 11866 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[4]_new_inv_
.sym 11867 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[8]_new_inv_
.sym 11868 wb_mem_rdt[22]
.sym 11869 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6842
.sym 11870 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[15]_new_inv_
.sym 11871 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 11872 wb_mem_dat[31]
.sym 11873 wb_mem_rdt[20]
.sym 11878 servant.cpu.rreg0[4]
.sym 11880 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 11881 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6959
.sym 11883 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 11884 servant.cpu.cpu.ebreak
.sym 11885 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 11886 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[26]_new_
.sym 11887 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 11888 $abc$8097$techmap$techmap1580\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1579_Y
.sym 11889 servant.cpu.rreg0[0]
.sym 11890 servant.cpu.cpu.rs2_addr[2]
.sym 11892 servant.cpu.cpu.rs2_addr[0]
.sym 11896 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6965
.sym 11899 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4671[1]_new_inv_
.sym 11900 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6965
.sym 11901 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 11907 my_adr[21]
.sym 11909 my_adr[20]
.sym 11911 my_adr[2]
.sym 11912 $abc$8097$new_n946_
.sym 11913 my_adr[31]
.sym 11914 my_adr[19]
.sym 11915 my_adr[17]
.sym 11916 my_adr[30]
.sym 11918 $abc$8097$new_n943_
.sym 11920 my_adr[0]
.sym 11921 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[15]
.sym 11923 $abc$8097$new_n945_
.sym 11924 my_adr[16]
.sym 11925 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 11926 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 11927 servant.mdu_rs1[31]
.sym 11928 my_adr[13]
.sym 11930 my_adr[18]
.sym 11931 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[8]
.sym 11932 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 11933 $abc$8097$new_n944_
.sym 11934 servant.cpu.cpu.bufreg_en
.sym 11936 my_adr[1]
.sym 11940 my_adr[0]
.sym 11941 my_adr[17]
.sym 11942 my_adr[2]
.sym 11943 my_adr[16]
.sym 11947 servant.mdu_rs1[31]
.sym 11952 my_adr[1]
.sym 11954 my_adr[0]
.sym 11955 my_adr[13]
.sym 11958 $abc$8097$new_n944_
.sym 11959 $abc$8097$new_n945_
.sym 11960 $abc$8097$new_n946_
.sym 11961 $abc$8097$new_n943_
.sym 11965 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 11967 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[15]
.sym 11970 my_adr[19]
.sym 11971 my_adr[31]
.sym 11972 my_adr[18]
.sym 11973 my_adr[30]
.sym 11976 my_adr[21]
.sym 11977 my_adr[17]
.sym 11978 my_adr[20]
.sym 11979 my_adr[16]
.sym 11982 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 11983 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 11984 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[8]
.sym 11985 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 11986 servant.cpu.cpu.bufreg_en
.sym 11987 wb_clk_$glb_clk
.sym 11989 $abc$8097$ram.o_wb_rdt[23]_new_inv_
.sym 11990 wb_mem_rdt[21]
.sym 11991 servant.cpu.cpu.rs2_addr[1]
.sym 11992 $abc$8097$ram.o_wb_rdt[24]_new_inv_
.sym 11993 servant.cpu.cpu.rs2_addr[4]
.sym 11994 servant.cpu.cpu.rs2_addr[3]
.sym 11995 servant.cpu.cpu.rs2_addr[2]
.sym 11996 servant.cpu.cpu.rs2_addr[0]
.sym 12001 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[12]
.sym 12002 wb_mem_dat[31]
.sym 12003 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6878
.sym 12004 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4743[1]_new_inv_
.sym 12005 servant.mdu_rs1[30]
.sym 12006 servant.wb_timer_rdt[31]
.sym 12007 servant.wb_ibus_ack
.sym 12008 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[13]
.sym 12009 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6878
.sym 12010 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[24]_new_
.sym 12011 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4655[1]_new_inv_
.sym 12016 $abc$8097$new_n1248_
.sym 12017 servant.wb_ibus_adr[12]
.sym 12018 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 12020 servant.cpu.cpu.bufreg_en
.sym 12024 wb_mem_rdt[21]
.sym 12030 my_adr[29]
.sym 12031 my_adr[28]
.sym 12032 $abc$8097$new_n1160_
.sym 12033 $abc$8097$new_n942_
.sym 12034 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[15]_new_inv_
.sym 12035 my_adr[13]
.sym 12037 my_adr[19]
.sym 12038 $abc$8097$new_n1161_
.sym 12039 my_adr[30]
.sym 12040 my_adr[18]
.sym 12041 my_adr[31]
.sym 12042 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 12043 $abc$8097$new_n951_
.sym 12044 $abc$8097$new_n1162_
.sym 12045 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[15]
.sym 12048 my_adr[1]
.sym 12052 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$2899[1]_new_
.sym 12055 $abc$8097$new_n947_
.sym 12056 $abc$8097$new_n950_
.sym 12058 $abc$8097$auto$ice40_ffinit.cc:141:execute$7735
.sym 12059 my_adr[0]
.sym 12061 $abc$8097$auto$ice40_ffinit.cc:141:execute$7739
.sym 12063 my_adr[29]
.sym 12064 my_adr[28]
.sym 12065 $abc$8097$auto$ice40_ffinit.cc:141:execute$7739
.sym 12066 $abc$8097$auto$ice40_ffinit.cc:141:execute$7735
.sym 12069 $abc$8097$new_n1161_
.sym 12070 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$2899[1]_new_
.sym 12071 $abc$8097$new_n1162_
.sym 12072 $abc$8097$new_n1160_
.sym 12075 my_adr[31]
.sym 12076 my_adr[19]
.sym 12077 my_adr[30]
.sym 12078 my_adr[18]
.sym 12081 $abc$8097$auto$ice40_ffinit.cc:141:execute$7735
.sym 12082 my_adr[1]
.sym 12083 my_adr[13]
.sym 12084 $abc$8097$auto$ice40_ffinit.cc:141:execute$7739
.sym 12087 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[15]
.sym 12088 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 12089 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[15]_new_inv_
.sym 12096 my_adr[0]
.sym 12099 $abc$8097$new_n951_
.sym 12100 $abc$8097$new_n942_
.sym 12101 $abc$8097$new_n947_
.sym 12102 $abc$8097$new_n950_
.sym 12105 $abc$8097$auto$ice40_ffinit.cc:141:execute$7735
.sym 12109 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5629_$glb_ce
.sym 12110 wb_clk_$glb_clk
.sym 12111 $abc$8097$auto$rtlil.cc:1969:NotGate$7787_$glb_sr
.sym 12112 servant.wb_ibus_adr[12]
.sym 12114 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5629
.sym 12128 $abc$8097$new_n1159_
.sym 12132 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[1]
.sym 12143 recieve
.sym 12159 $abc$8097$auto$rtlil.cc:1835:ReduceAnd$1334_new_
.sym 12161 $abc$8097$auto$alumacc.cc:491:replace_alu$1332[31]
.sym 12210 $abc$8097$auto$rtlil.cc:1835:ReduceAnd$1334_new_
.sym 12211 $abc$8097$auto$alumacc.cc:491:replace_alu$1332[31]
.sym 12239 adr[8]
.sym 12245 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[13]
.sym 12250 dat[31]
.sym 12309 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163
.sym 12329 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163
.sym 12351 $abc$8097$techmap$techmap1588\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 12353 tx_to_ble.clock_count[2]
.sym 12354 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 12357 servant.wb_ibus_adr[3]
.sym 12358 servant.wb_ibus_adr[5]
.sym 12369 wb_clk
.sym 12377 wb_mem_dat[4]
.sym 12382 wb_mem_dat[5]
.sym 12387 wb_mem_dat[2]
.sym 12389 wb_mem_dat[0]
.sym 12391 wb_mem_dat[3]
.sym 12392 wb_mem_dat[1]
.sym 12401 $PACKER_VCC_NET
.sym 12404 $PACKER_VCC_NET
.sym 12409 $nextpnr_ICESTORM_LC_7$O
.sym 12411 wb_mem_dat[0]
.sym 12415 $auto$alumacc.cc:474:replace_alu$1368.C[2]
.sym 12417 wb_mem_dat[1]
.sym 12418 $PACKER_VCC_NET
.sym 12421 $auto$alumacc.cc:474:replace_alu$1368.C[3]
.sym 12423 wb_mem_dat[2]
.sym 12424 $PACKER_VCC_NET
.sym 12425 $auto$alumacc.cc:474:replace_alu$1368.C[2]
.sym 12427 $auto$alumacc.cc:474:replace_alu$1368.C[4]
.sym 12429 $PACKER_VCC_NET
.sym 12430 wb_mem_dat[3]
.sym 12431 $auto$alumacc.cc:474:replace_alu$1368.C[3]
.sym 12433 $auto$alumacc.cc:474:replace_alu$1368.C[5]
.sym 12435 $PACKER_VCC_NET
.sym 12436 wb_mem_dat[4]
.sym 12437 $auto$alumacc.cc:474:replace_alu$1368.C[4]
.sym 12440 wb_mem_dat[5]
.sym 12442 $PACKER_VCC_NET
.sym 12443 $auto$alumacc.cc:474:replace_alu$1368.C[5]
.sym 12463 servant.timer.mtimecmp[2]
.sym 12464 servant.timer.mtimecmp[3]
.sym 12467 $abc$8097$new_n1040_
.sym 12468 servant.wb_timer_rdt[2]
.sym 12469 servant.timer.mtimecmp[4]
.sym 12470 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[3]
.sym 12473 servant.cpu.cpu.new_irq
.sym 12484 wb_mem_dat[1]
.sym 12504 servant.wb_dbus_ack
.sym 12515 servant.wb_ibus_adr[7]
.sym 12517 to_pc$SB_IO_OUT
.sym 12519 tx_to_ble.data_index[2]
.sym 12520 wb_mem_rdt[7]
.sym 12524 wb_mem_rdt[7]
.sym 12525 $abc$8097$auto$wreduce.cc:455:run$1257[5]
.sym 12526 wb_mem_dat[4]
.sym 12528 dat[8]
.sym 12541 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 12542 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 12543 $abc$8097$auto$wreduce.cc:455:run$1257[3]
.sym 12544 $abc$8097$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 12546 servant.wb_dbus_ack
.sym 12547 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 12548 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 12549 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 12550 $abc$8097$auto$wreduce.cc:455:run$1257[2]
.sym 12551 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 12552 $abc$8097$auto$wreduce.cc:455:run$1257[4]
.sym 12553 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 12554 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 12555 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 12556 wb_mem_dat[4]
.sym 12559 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 12561 servant.wb_dbus_ack
.sym 12562 wb_mem_dat[3]
.sym 12569 wb_mem_dat[5]
.sym 12573 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 12575 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 12576 servant.wb_dbus_ack
.sym 12579 $abc$8097$auto$wreduce.cc:455:run$1257[2]
.sym 12580 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 12582 wb_mem_dat[3]
.sym 12586 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 12587 servant.wb_dbus_ack
.sym 12588 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 12591 $abc$8097$auto$wreduce.cc:455:run$1257[3]
.sym 12592 wb_mem_dat[4]
.sym 12594 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 12597 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 12598 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 12599 servant.wb_dbus_ack
.sym 12604 $abc$8097$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 12605 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 12606 servant.wb_dbus_ack
.sym 12609 servant.wb_dbus_ack
.sym 12610 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 12611 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 12616 wb_mem_dat[5]
.sym 12617 $abc$8097$auto$wreduce.cc:455:run$1257[4]
.sym 12618 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 12619 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 12620 wb_clk_$glb_clk
.sym 12623 $abc$8097$new_n1494_
.sym 12625 tx_to_ble.state[0]
.sym 12626 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[18]_new_
.sym 12627 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 12628 to_pc$SB_IO_OUT
.sym 12629 $abc$8097$auto$ice40_ffinit.cc:141:execute$7779
.sym 12632 servant.cpu.raddr[6]
.sym 12633 servant.mdu_rs1[13]
.sym 12635 servant.timer.mtimecmp[4]
.sym 12636 wb_mem_dat[5]
.sym 12637 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 12639 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[3]
.sym 12640 $abc$8097$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 12642 servant.wb_dbus_ack
.sym 12644 wb_mem_dat[0]
.sym 12647 $PACKER_VCC_NET
.sym 12648 servant.wb_timer_rdt[7]
.sym 12649 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 12650 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[4]
.sym 12651 wb_mem_dat[0]
.sym 12656 tx_to_ble.clock_count[2]
.sym 12664 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 12665 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 12666 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 12667 servant.wb_timer_rdt[4]
.sym 12668 servant.wb_timer_rdt[2]
.sym 12670 wb_mem_rdt[4]
.sym 12671 $PACKER_VCC_NET
.sym 12672 servant.mdu_rs1[30]
.sym 12673 wb_mem_rdt[0]
.sym 12674 $abc$8097$auto$wreduce.cc:455:run$1257[0]
.sym 12675 wb_mem_dat[0]
.sym 12676 wb_mem_rdt[2]
.sym 12677 servant.wb_timer_rdt[5]
.sym 12680 $abc$8097$new_n1494_
.sym 12681 servant.wb_ibus_adr[7]
.sym 12683 servant.wb_ibus_adr[6]
.sym 12686 servant.mdu_rs1[31]
.sym 12688 servant.mdu_rs1[31]
.sym 12690 wb_mem_rdt[5]
.sym 12694 wb_mem_dat[1]
.sym 12696 servant.mdu_rs1[30]
.sym 12697 servant.mdu_rs1[31]
.sym 12698 wb_mem_rdt[5]
.sym 12699 servant.wb_timer_rdt[5]
.sym 12705 servant.wb_ibus_adr[6]
.sym 12708 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 12709 wb_mem_rdt[0]
.sym 12711 $abc$8097$new_n1494_
.sym 12714 $PACKER_VCC_NET
.sym 12716 wb_mem_dat[0]
.sym 12722 servant.wb_ibus_adr[7]
.sym 12726 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 12727 servant.wb_timer_rdt[4]
.sym 12728 wb_mem_rdt[4]
.sym 12729 servant.mdu_rs1[31]
.sym 12732 $abc$8097$auto$wreduce.cc:455:run$1257[0]
.sym 12733 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 12734 wb_mem_dat[1]
.sym 12738 servant.wb_timer_rdt[2]
.sym 12739 wb_mem_rdt[2]
.sym 12740 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 12741 servant.mdu_rs1[31]
.sym 12742 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971_$glb_ce
.sym 12743 wb_clk_$glb_clk
.sym 12744 wb_rst_$glb_sr
.sym 12746 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6029
.sym 12747 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 12748 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[20]_new_
.sym 12749 wb_mem_dat[7]
.sym 12750 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 12751 wb_mem_dat[6]
.sym 12752 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[2]_new_inv_
.sym 12756 servant.cpu.raddr[8]
.sym 12757 adr[7]
.sym 12759 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 12760 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[7]
.sym 12762 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 12763 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6413
.sym 12765 rx_from_ble.data_index[0]
.sym 12766 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[2]
.sym 12767 adr[8]
.sym 12768 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 12770 tx_to_ble.state[1]
.sym 12771 tx_to_ble.state[0]
.sym 12772 my_adr[11]
.sym 12774 my_adr[12]
.sym 12775 wb_mem_rdt[4]
.sym 12777 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6107
.sym 12779 servant.wb_timer_rdt[8]
.sym 12786 $abc$8097$techmap\tx_to_ble.$procmux$1116_Y[2]_new_inv_
.sym 12788 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6107
.sym 12789 tx_to_ble.data_index[0]
.sym 12790 tx_to_ble.data_index[1]
.sym 12792 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 12793 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 12797 tx_to_ble.state[0]
.sym 12800 tx_to_ble.state[1]
.sym 12806 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[0]
.sym 12807 $abc$8097$techmap\tx_to_ble.$procmux$1116_Y[0]_new_inv_
.sym 12808 $abc$8097$auto$simplemap.cc:309:simplemap_lut$3738_new_
.sym 12809 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[2]
.sym 12810 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[4]
.sym 12814 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[0]_new_inv_
.sym 12815 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[4]_new_inv_
.sym 12817 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[2]_new_inv_
.sym 12821 tx_to_ble.state[0]
.sym 12826 $abc$8097$techmap\tx_to_ble.$procmux$1116_Y[2]_new_inv_
.sym 12828 $abc$8097$auto$simplemap.cc:309:simplemap_lut$3738_new_
.sym 12831 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[0]
.sym 12833 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 12834 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[0]_new_inv_
.sym 12837 $abc$8097$techmap\tx_to_ble.$procmux$1116_Y[0]_new_inv_
.sym 12838 $abc$8097$auto$simplemap.cc:309:simplemap_lut$3738_new_
.sym 12843 $abc$8097$auto$simplemap.cc:309:simplemap_lut$3738_new_
.sym 12844 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 12845 tx_to_ble.data_index[1]
.sym 12846 tx_to_ble.data_index[0]
.sym 12849 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[2]
.sym 12850 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[2]_new_inv_
.sym 12852 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 12856 tx_to_ble.state[1]
.sym 12857 tx_to_ble.state[0]
.sym 12861 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[4]
.sym 12862 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 12864 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[4]_new_inv_
.sym 12865 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6107
.sym 12866 i_clk$SB_IO_IN_$glb_clk
.sym 12868 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[52]_new_
.sym 12869 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[6]_new_inv_
.sym 12870 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[50]_new_
.sym 12871 wb_mem_dat[12]
.sym 12872 $abc$8097$new_n1194_
.sym 12873 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[4]_new_inv_
.sym 12874 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[54]_new_
.sym 12875 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 12880 $abc$8097$techmap\tx_to_ble.$procmux$1116_Y[2]_new_inv_
.sym 12881 wb_mem_dat[6]
.sym 12882 recieve
.sym 12884 wb_mem_dat[5]
.sym 12885 adr[7]
.sym 12887 $PACKER_VCC_NET
.sym 12888 $abc$8097$new_n1193_
.sym 12890 dat[14]
.sym 12892 $PACKER_VCC_NET
.sym 12893 servant.wb_dbus_ack
.sym 12894 $abc$8097$ram.we[1]_new_
.sym 12895 servant.wb_ibus_adr[7]
.sym 12896 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[4]
.sym 12897 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 12898 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 12899 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6710
.sym 12900 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 12901 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 12902 $abc$8097$new_n1205_
.sym 12903 $abc$8097$new_n1229_
.sym 12911 $abc$8097$auto$wreduce.cc:455:run$1258[0]
.sym 12913 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 12915 tx_to_ble.state[1]
.sym 12918 $abc$8097$auto$wreduce.cc:455:run$1258[2]
.sym 12923 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 12925 rx_from_ble.data_index[2]
.sym 12926 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[6]_new_inv_
.sym 12930 rx_from_ble.data_index[0]
.sym 12931 tx_to_ble.state[0]
.sym 12934 rx_from_ble.data_index[1]
.sym 12935 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 12938 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[6]
.sym 12941 $nextpnr_ICESTORM_LC_11$O
.sym 12943 rx_from_ble.data_index[0]
.sym 12947 $auto$alumacc.cc:474:replace_alu$1347.C[2]
.sym 12949 rx_from_ble.data_index[1]
.sym 12956 rx_from_ble.data_index[2]
.sym 12957 $auto$alumacc.cc:474:replace_alu$1347.C[2]
.sym 12960 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 12963 $abc$8097$auto$wreduce.cc:455:run$1258[0]
.sym 12966 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[6]
.sym 12967 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 12969 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[6]_new_inv_
.sym 12974 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 12975 $abc$8097$auto$wreduce.cc:455:run$1258[2]
.sym 12978 tx_to_ble.state[1]
.sym 12979 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 12980 tx_to_ble.state[0]
.sym 12989 i_clk$SB_IO_IN_$glb_clk
.sym 12990 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 12991 wb_mem_rdt[12]
.sym 12992 servant.cpu.cpu.state.ibus_cyc
.sym 12993 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[28]_new_
.sym 12994 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[12]_new_inv_
.sym 12995 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[60]_new_
.sym 12996 $abc$8097$new_n1206_
.sym 12997 dat[10]
.sym 12998 dat[12]
.sym 13001 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[56]_new_
.sym 13002 $abc$8097$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 13003 adr[8]
.sym 13005 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[1]
.sym 13006 adr[6]
.sym 13008 $abc$8097$techmap$techmap1587\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1586_Y
.sym 13009 rx_from_ble.data_index[2]
.sym 13010 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[0]
.sym 13011 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[22]_new_
.sym 13012 adr[5]
.sym 13013 wb_mem_rdt[6]
.sym 13015 to_pc$SB_IO_OUT
.sym 13016 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 13017 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6773
.sym 13018 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 13019 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[8]
.sym 13020 dat[10]
.sym 13022 dat[9]
.sym 13023 $abc$8097$auto$wreduce.cc:455:run$1257[5]
.sym 13024 dat[8]
.sym 13025 wb_mem_rdt[7]
.sym 13026 dat[13]
.sym 13034 recieve
.sym 13038 servant.wb_ibus_ack
.sym 13042 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 13044 servant.mdu_rs1[7]
.sym 13045 clock_gen.pll.rst_reg[1]
.sym 13046 servant.wb_ibus_adr[8]
.sym 13047 $abc$8097$new_n1509_
.sym 13048 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6716
.sym 13049 servant.cpu.cpu.state.ibus_cyc
.sym 13052 servant.mdu_rs1[8]
.sym 13056 servant.wb_ibus_adr[4]
.sym 13057 wb_mem_dat[6]
.sym 13060 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 13061 servant.wb_ibus_adr[5]
.sym 13063 servant.wb_ibus_adr[7]
.sym 13067 servant.wb_ibus_adr[5]
.sym 13072 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6716
.sym 13074 servant.wb_ibus_ack
.sym 13077 wb_mem_dat[6]
.sym 13078 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 13079 $abc$8097$new_n1509_
.sym 13083 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 13084 recieve
.sym 13085 servant.wb_ibus_adr[8]
.sym 13086 servant.mdu_rs1[8]
.sym 13089 clock_gen.pll.rst_reg[1]
.sym 13090 servant.cpu.cpu.state.ibus_cyc
.sym 13097 servant.wb_ibus_adr[4]
.sym 13101 recieve
.sym 13102 servant.mdu_rs1[7]
.sym 13103 servant.wb_ibus_adr[7]
.sym 13104 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 13109 servant.wb_ibus_adr[8]
.sym 13111 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971_$glb_ce
.sym 13112 wb_clk_$glb_clk
.sym 13113 wb_rst_$glb_sr
.sym 13114 servant.mdu_rs1[31]
.sym 13115 $abc$8097$new_n1230_
.sym 13116 servant.mdu_rs1[9]
.sym 13117 wb_mem_rdt[7]
.sym 13118 servant.mdu_rs1[8]
.sym 13119 $abc$8097$ram.o_wb_rdt[8]_new_inv_
.sym 13120 wb_mem_rdt[14]
.sym 13121 $abc$8097$new_n1218_
.sym 13125 servant.mdu_rs1[0]
.sym 13127 dat[10]
.sym 13128 servant.wb_dbus_ack
.sym 13130 adr[2]
.sym 13131 dat[12]
.sym 13132 recieve
.sym 13133 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[12]
.sym 13134 recieve
.sym 13135 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 13136 adr[9]
.sym 13137 rx_from_ble.data_index[0]
.sym 13138 adr[5]
.sym 13139 servant.cpu.cpu.branch_op
.sym 13141 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 13143 servant.cpu.cpu.bufreg_sh_signed
.sym 13145 $abc$8097$ram.we[0]_new_
.sym 13146 $PACKER_VCC_NET
.sym 13147 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[4]
.sym 13148 servant.cpu.cpu.bufreg_en
.sym 13149 adr[6]
.sym 13157 $abc$8097$new_n1661_
.sym 13159 servant.mdu_op[2]
.sym 13161 servant.cpu.cpu.cnt_done
.sym 13164 servant.wb_ibus_adr[9]
.sym 13165 $abc$8097$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 13167 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 13170 servant.mdu_rs1[30]
.sym 13171 servant.mdu_rs1[31]
.sym 13173 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 13175 servant.wb_ibus_adr[10]
.sym 13178 $abc$8097$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 13181 servant.mdu_rs1[9]
.sym 13182 recieve
.sym 13183 $abc$8097$auto$wreduce.cc:455:run$1257[5]
.sym 13195 servant.wb_ibus_adr[10]
.sym 13200 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 13201 $abc$8097$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 13206 $abc$8097$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 13207 servant.mdu_op[2]
.sym 13208 $abc$8097$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 13209 $abc$8097$new_n1661_
.sym 13212 recieve
.sym 13213 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 13214 servant.wb_ibus_adr[9]
.sym 13215 servant.mdu_rs1[9]
.sym 13219 servant.mdu_rs1[31]
.sym 13221 servant.mdu_rs1[30]
.sym 13226 servant.wb_ibus_adr[9]
.sym 13230 $abc$8097$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 13231 servant.cpu.cpu.cnt_done
.sym 13232 $abc$8097$auto$wreduce.cc:455:run$1257[5]
.sym 13233 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 13234 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971_$glb_ce
.sym 13235 wb_clk_$glb_clk
.sym 13236 wb_rst_$glb_sr
.sym 13237 $abc$8097$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 13238 servant.cpu.cpu.csr.timer_irq_r
.sym 13239 $abc$8097$new_n1703_
.sym 13240 dat[9]
.sym 13241 dat[8]
.sym 13242 dat[13]
.sym 13243 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6743
.sym 13244 $abc$8097$new_n1702_
.sym 13247 $abc$8097$ram.we[3]_new_
.sym 13249 $PACKER_VCC_NET
.sym 13250 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[0]_new_inv_
.sym 13251 dat[16]
.sym 13252 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[7]
.sym 13253 $abc$8097$new_n1348_
.sym 13255 servant.mdu_op[2]
.sym 13256 servant.mdu_rs1[31]
.sym 13257 rx_from_ble.data_index[0]
.sym 13258 servant.mdu_rs1[30]
.sym 13260 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 13261 servant.mdu_rs1[0]
.sym 13262 my_adr[12]
.sym 13263 servant.cpu.cpu.new_irq
.sym 13264 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 13265 my_adr[11]
.sym 13267 $abc$8097$ram.o_wb_rdt[8]_new_inv_
.sym 13269 wb_mem_dat[9]
.sym 13270 servant.mdu_rs1[1]
.sym 13271 servant.wb_timer_rdt[8]
.sym 13272 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[12]
.sym 13278 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 13279 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 13280 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 13284 servant.wb_dbus_we
.sym 13285 servant.cpu.cpu.csr.timer_irq_r
.sym 13286 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 13287 servant.mdu_rs1[10]
.sym 13288 servant.wb_ibus_adr[10]
.sym 13289 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6773
.sym 13290 clock_gen.pll.rst_reg[1]
.sym 13291 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[8]
.sym 13292 servant.cpu.cpu.cnt_done
.sym 13294 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6944
.sym 13295 servant.mdu_op[2]
.sym 13298 $abc$8097$ram.i_wb_cyc_new_inv_
.sym 13299 servant.wb_dbus_we
.sym 13300 recieve
.sym 13302 servant.mdu_op[1]
.sym 13303 servant.cpu.cpu.bufreg_sh_signed
.sym 13304 servant.cpu.cpu.decode.opcode[2]
.sym 13305 $abc$8097$new_n1662_
.sym 13306 servant.cpu.cpu.branch_op
.sym 13307 servant.cpu.cpu.csr.timer_irq
.sym 13308 recieve
.sym 13309 servant.wb_dbus_ack
.sym 13312 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 13314 servant.cpu.cpu.cnt_done
.sym 13318 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[8]
.sym 13320 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 13323 $abc$8097$new_n1662_
.sym 13324 servant.cpu.cpu.branch_op
.sym 13325 servant.wb_dbus_ack
.sym 13326 servant.cpu.cpu.decode.opcode[2]
.sym 13329 servant.mdu_op[2]
.sym 13330 servant.wb_dbus_we
.sym 13331 servant.mdu_op[1]
.sym 13332 servant.cpu.cpu.bufreg_sh_signed
.sym 13335 servant.mdu_rs1[10]
.sym 13336 servant.wb_ibus_adr[10]
.sym 13337 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 13338 recieve
.sym 13341 servant.cpu.cpu.csr.timer_irq_r
.sym 13342 servant.cpu.cpu.csr.timer_irq
.sym 13347 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6944
.sym 13348 clock_gen.pll.rst_reg[1]
.sym 13353 servant.wb_dbus_we
.sym 13354 $abc$8097$ram.i_wb_cyc_new_inv_
.sym 13355 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 13356 recieve
.sym 13357 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6773
.sym 13358 wb_clk_$glb_clk
.sym 13359 wb_rst_$glb_sr
.sym 13360 servant.cpu.cpu.rd_addr[1]
.sym 13361 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 13362 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 13363 $abc$8097$ram.we[0]_new_
.sym 13364 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 13366 servant.cpu.cpu.rd_addr[0]
.sym 13367 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 13370 servant.cpu.cpu.rs2_addr[3]
.sym 13372 dat[11]
.sym 13373 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 13374 recieve
.sym 13375 dat[9]
.sym 13377 $abc$8097$new_n1702_
.sym 13378 adr[7]
.sym 13380 servant.wb_dbus_we
.sym 13381 servant.cpu.cpu.csr.timer_irq_r
.sym 13383 servant.mdu_rs1[10]
.sym 13385 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 13386 dat[9]
.sym 13388 servant.mdu_rs1[10]
.sym 13389 $PACKER_VCC_NET
.sym 13390 $abc$8097$ram.we[1]_new_
.sym 13392 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 13393 servant.cpu.cpu.csr.timer_irq
.sym 13394 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 13395 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 13401 servant.wb_ibus_adr[12]
.sym 13405 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[10]_new_inv_
.sym 13407 $abc$8097$adr[11]_new_inv_
.sym 13409 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 13410 my_adr[10]
.sym 13413 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 13415 recieve
.sym 13420 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 13424 servant.wb_ibus_adr[2]
.sym 13426 $abc$8097$ram.we[1]_new_
.sym 13428 $abc$8097$ram.we[0]_new_
.sym 13429 servant.wb_ibus_adr[11]
.sym 13430 servant.wb_ibus_adr[3]
.sym 13431 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 13434 $abc$8097$ram.we[1]_new_
.sym 13436 $abc$8097$ram.we[0]_new_
.sym 13437 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 13442 servant.wb_ibus_adr[2]
.sym 13447 servant.wb_ibus_adr[11]
.sym 13453 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[10]_new_inv_
.sym 13454 recieve
.sym 13455 my_adr[10]
.sym 13458 servant.wb_ibus_adr[12]
.sym 13464 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 13465 $abc$8097$ram.we[0]_new_
.sym 13467 $abc$8097$ram.we[1]_new_
.sym 13471 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 13472 $abc$8097$adr[11]_new_inv_
.sym 13473 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 13479 servant.wb_ibus_adr[3]
.sym 13480 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971_$glb_ce
.sym 13481 wb_clk_$glb_clk
.sym 13482 wb_rst_$glb_sr
.sym 13483 wb_mem_dat[8]
.sym 13484 $abc$8097$ram.we[1]_new_
.sym 13485 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 13486 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 13487 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 13488 wb_mem_dat[13]
.sym 13489 $abc$8097$new_n1775_
.sym 13490 servant.cpu.cpu.bufreg2_q
.sym 13495 adr[8]
.sym 13496 servant.cpu.cpu.rd_addr[0]
.sym 13497 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 13498 $abc$8097$ram.we[0]_new_
.sym 13499 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 13501 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 13502 dat[20]
.sym 13503 adr[8]
.sym 13504 $abc$8097$techmap$techmap1599\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 13505 servant.wb_ibus_adr[12]
.sym 13506 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 13508 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 13509 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 13510 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[9]
.sym 13511 servant.wb_ibus_ack
.sym 13512 $abc$8097$new_n992_
.sym 13513 servant.wb_ibus_ack
.sym 13515 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 13516 recieve
.sym 13518 servant.mdu_rs1[11]
.sym 13525 servant.mdu_rs1[11]
.sym 13527 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 13528 servant.wb_ibus_adr[11]
.sym 13530 recieve
.sym 13531 servant.cpu.cpu.mem_if.dat_valid
.sym 13532 my_adr[12]
.sym 13533 servant.cpu.cpu.mem_if.signbit
.sym 13535 servant.cpu.cpu.mem_if.dat_valid
.sym 13536 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[12]_new_inv_
.sym 13537 my_adr[11]
.sym 13540 servant.mdu_op[1]
.sym 13542 servant.cpu.cpu.decode.opcode[2]
.sym 13543 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[11]_new_inv_
.sym 13544 servant.cpu.cpu.branch_op
.sym 13545 servant.wb_dbus_we
.sym 13546 $abc$8097$adr[11]_new_inv_
.sym 13547 servant.cpu.cpu.bufreg2_q
.sym 13548 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 13549 servant.mdu_op[2]
.sym 13550 servant.cpu.cpu.bufreg_sh_signed
.sym 13551 servant.mdu_op[0]
.sym 13552 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 13557 $abc$8097$adr[11]_new_inv_
.sym 13558 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 13560 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 13565 servant.cpu.cpu.bufreg2_q
.sym 13569 servant.mdu_op[0]
.sym 13570 servant.wb_dbus_we
.sym 13571 servant.mdu_op[1]
.sym 13572 servant.cpu.cpu.bufreg_sh_signed
.sym 13575 servant.mdu_rs1[11]
.sym 13576 servant.wb_ibus_adr[11]
.sym 13577 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 13578 recieve
.sym 13581 recieve
.sym 13582 my_adr[12]
.sym 13584 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[12]_new_inv_
.sym 13588 servant.cpu.cpu.branch_op
.sym 13590 servant.cpu.cpu.decode.opcode[2]
.sym 13593 recieve
.sym 13595 my_adr[11]
.sym 13596 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[11]_new_inv_
.sym 13599 servant.cpu.cpu.mem_if.dat_valid
.sym 13600 servant.mdu_op[2]
.sym 13601 servant.cpu.cpu.bufreg2_q
.sym 13602 servant.cpu.cpu.mem_if.signbit
.sym 13603 servant.cpu.cpu.mem_if.dat_valid
.sym 13604 wb_clk_$glb_clk
.sym 13606 $abc$8097$new_n1681_
.sym 13607 $abc$8097$servant.cpu.cpu.immdec.i_ctrl[1]_new_
.sym 13608 servant.cpu.cpu.bufreg_sh_signed
.sym 13609 $abc$8097$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 13610 servant.cpu.cpu.csr.timer_irq
.sym 13611 $abc$8097$servant.cpu.cpu.immdec.signbit_new_
.sym 13612 $abc$8097$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$468_Y_new_
.sym 13613 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[57]_new_
.sym 13618 servant.cpu.cpu.csr.mcause3_0[0]
.sym 13620 servant.wb_dbus_ack
.sym 13621 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 13622 adr[9]
.sym 13623 wb_mem_dat[16]
.sym 13624 servant.wb_dbus_ack
.sym 13625 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 13626 recieve
.sym 13627 $abc$8097$ram.we[1]_new_
.sym 13628 adr[2]
.sym 13629 dat[14]
.sym 13630 servant.cpu.cpu.csr.mstatus_mie
.sym 13631 $PACKER_VCC_NET
.sym 13632 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 13633 $abc$8097$ram.we[3]_new_
.sym 13634 servant.cpu.cpu.branch_op
.sym 13635 servant.cpu.cpu.csr.mstatus_mpie
.sym 13636 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6788
.sym 13637 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 13638 servant.cpu.rreg0[1]
.sym 13639 servant.mdu_op[1]
.sym 13640 servant.cpu.raddr[7]
.sym 13641 servant.mdu_op[2]
.sym 13648 servant.mdu_op[1]
.sym 13650 servant.mdu_rs1[11]
.sym 13652 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 13654 servant.mdu_op[0]
.sym 13655 servant.mdu_rs1[12]
.sym 13656 $abc$8097$ram.we[2]_new_
.sym 13657 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 13658 servant.wb_dbus_we
.sym 13659 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 13660 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 13661 servant.cpu.cpu.decode.opcode[0]
.sym 13662 $abc$8097$ram.we[3]_new_
.sym 13667 servant.mdu_rs1[0]
.sym 13671 servant.wb_ibus_adr[12]
.sym 13672 $abc$8097$new_n992_
.sym 13674 servant.cpu.cpu.bufreg_en
.sym 13676 recieve
.sym 13678 servant.mdu_rs1[13]
.sym 13680 servant.mdu_rs1[13]
.sym 13686 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 13687 $abc$8097$ram.we[3]_new_
.sym 13689 $abc$8097$ram.we[2]_new_
.sym 13693 servant.mdu_rs1[11]
.sym 13700 servant.mdu_rs1[12]
.sym 13704 recieve
.sym 13705 servant.mdu_rs1[12]
.sym 13706 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 13707 servant.wb_ibus_adr[12]
.sym 13710 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 13711 $abc$8097$ram.we[3]_new_
.sym 13713 $abc$8097$ram.we[2]_new_
.sym 13716 servant.wb_dbus_we
.sym 13717 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 13719 servant.cpu.cpu.decode.opcode[0]
.sym 13722 servant.mdu_op[0]
.sym 13723 servant.mdu_rs1[0]
.sym 13724 servant.mdu_op[1]
.sym 13725 $abc$8097$new_n992_
.sym 13726 servant.cpu.cpu.bufreg_en
.sym 13727 wb_clk_$glb_clk
.sym 13729 $abc$8097$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$469_Y_new_inv_
.sym 13730 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6788
.sym 13731 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6782
.sym 13732 $abc$8097$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$462_Y_new_inv_
.sym 13733 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[55]_new_
.sym 13734 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[7]_new_inv_
.sym 13735 servant.cpu.cpu.immdec.imm7
.sym 13736 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[90]_new_
.sym 13742 servant.cpu.cpu.branch_op
.sym 13743 dat[16]
.sym 13744 servant.mdu_op[2]
.sym 13745 servant.timer_irq
.sym 13747 servant.cpu.cpu.decode.opcode[1]
.sym 13748 servant.cpu.cpu.immdec.imm31
.sym 13751 wb_mem_rdt[20]
.sym 13752 dat[17]
.sym 13753 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[10]
.sym 13754 servant.cpu.cpu.csr_in
.sym 13755 $abc$8097$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 13756 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[20]_new_
.sym 13757 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[10]
.sym 13758 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[10]
.sym 13759 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 13762 $abc$8097$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$469_Y_new_inv_
.sym 13763 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 13764 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 13770 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 13772 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 13774 $abc$8097$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 13775 servant.cpu.cpu.cnt_en
.sym 13776 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6959
.sym 13777 $abc$8097$new_n991_
.sym 13779 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 13780 servant.mdu_rs1[1]
.sym 13782 $abc$8097$new_n992_
.sym 13783 $abc$8097$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 13784 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$265_Y_new_
.sym 13786 servant.cpu.rf_ram_if.rcnt[0]
.sym 13787 $abc$8097$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$358_Y[1]_new_inv_
.sym 13790 servant.mdu_rs1[0]
.sym 13791 servant.cpu.rf_ram_if.rcnt[0]
.sym 13793 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 13794 servant.cpu.cpu.rs2_addr[1]
.sym 13798 servant.cpu.rreg0[1]
.sym 13799 servant.mdu_op[1]
.sym 13803 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 13805 $abc$8097$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 13806 servant.cpu.cpu.cnt_en
.sym 13809 $abc$8097$new_n992_
.sym 13810 servant.mdu_op[1]
.sym 13811 servant.mdu_rs1[1]
.sym 13812 servant.mdu_rs1[0]
.sym 13815 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6959
.sym 13817 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 13818 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$265_Y_new_
.sym 13821 servant.cpu.rf_ram_if.rcnt[0]
.sym 13822 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 13823 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 13824 $abc$8097$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 13828 servant.cpu.rf_ram_if.rcnt[0]
.sym 13829 $abc$8097$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 13830 servant.cpu.rreg0[1]
.sym 13833 servant.cpu.cpu.rs2_addr[1]
.sym 13834 $abc$8097$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 13835 $abc$8097$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$358_Y[1]_new_inv_
.sym 13836 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 13841 servant.cpu.rf_ram_if.rcnt[0]
.sym 13845 servant.mdu_rs1[1]
.sym 13846 servant.mdu_op[1]
.sym 13847 $abc$8097$new_n991_
.sym 13850 wb_clk_$glb_clk
.sym 13852 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4647[2]_new_inv_
.sym 13853 $abc$8097$techmap$techmap1596\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 13854 servant.cpu.cpu.csr.mstatus_mpie
.sym 13855 $abc$8097$new_n1405_
.sym 13856 $abc$8097$techmap$techmap1590\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 13857 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[10]_new_inv_
.sym 13858 $abc$8097$new_n1266_
.sym 13859 $abc$8097$new_n1277_
.sym 13864 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$272_Y_new_
.sym 13868 $abc$8097$ram.we[2]_new_
.sym 13869 servant.cpu.cpu.rs2_addr[0]
.sym 13871 $abc$8097$new_n1015_
.sym 13872 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 13873 dat[31]
.sym 13875 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 13876 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4703[1]_new_inv_
.sym 13877 servant.mdu_rs1[31]
.sym 13878 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 13879 wb_mem_dat[24]
.sym 13880 servant.cpu.cpu.rs2_addr[1]
.sym 13882 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[7]_new_inv_
.sym 13883 dat[25]
.sym 13884 servant.cpu.cpu.rs2_addr[4]
.sym 13885 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[4]
.sym 13887 dat[17]
.sym 13893 servant.cpu.cpu.cnt_done
.sym 13895 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 13896 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[22]_new_
.sym 13897 servant.cpu.rreg0[2]
.sym 13898 servant.cpu.rreg0[4]
.sym 13900 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$258_Y_new_
.sym 13901 servant.cpu.rreg0[3]
.sym 13902 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[70]_new_
.sym 13904 servant.cpu.raddr[9]
.sym 13905 servant.cpu.cpu.csr.mstatus_mpie
.sym 13907 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 13908 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 13909 servant.cpu.rf_ram_if.rcnt[0]
.sym 13910 servant.cpu.cpu.rs2_addr[4]
.sym 13911 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6965
.sym 13912 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[3]
.sym 13913 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[3]
.sym 13914 servant.cpu.cpu.csr_in
.sym 13915 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6959
.sym 13917 servant.cpu.rf_ram_if.rcnt[0]
.sym 13919 $abc$8097$new_n1260_
.sym 13921 servant.cpu.cpu.rs2_addr[2]
.sym 13922 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4671[1]_new_inv_
.sym 13923 servant.cpu.cpu.rs2_addr[3]
.sym 13924 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 13926 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 13927 servant.cpu.cpu.csr_in
.sym 13928 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 13929 servant.cpu.cpu.csr.mstatus_mpie
.sym 13932 servant.cpu.cpu.rs2_addr[2]
.sym 13933 servant.cpu.rreg0[2]
.sym 13934 servant.cpu.rf_ram_if.rcnt[0]
.sym 13935 servant.cpu.raddr[9]
.sym 13938 servant.cpu.raddr[9]
.sym 13939 servant.cpu.rreg0[4]
.sym 13940 servant.cpu.rf_ram_if.rcnt[0]
.sym 13941 servant.cpu.cpu.rs2_addr[4]
.sym 13944 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 13945 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[3]
.sym 13946 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[3]
.sym 13947 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 13950 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[70]_new_
.sym 13951 $abc$8097$new_n1260_
.sym 13952 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4671[1]_new_inv_
.sym 13953 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[22]_new_
.sym 13956 servant.cpu.rreg0[3]
.sym 13957 servant.cpu.raddr[9]
.sym 13958 servant.cpu.cpu.rs2_addr[3]
.sym 13959 servant.cpu.rf_ram_if.rcnt[0]
.sym 13962 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 13964 servant.cpu.cpu.cnt_done
.sym 13968 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$258_Y_new_
.sym 13969 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6959
.sym 13971 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 13972 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6965
.sym 13973 wb_clk_$glb_clk
.sym 13975 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[3]_new_inv_
.sym 13976 wb_mem_rdt[30]
.sym 13977 wb_mem_rdt[26]
.sym 13978 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[5]_new_inv_
.sym 13979 servant.cpu.cpu.immdec.imm30_25[5]
.sym 13980 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[14]_new_inv_
.sym 13981 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[51]_new_
.sym 13982 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6878
.sym 13987 servant.cpu.cpu.cnt_done
.sym 13988 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[70]_new_
.sym 13991 dat[16]
.sym 13992 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[22]_new_
.sym 13993 servant.cpu.rreg0[2]
.sym 13994 dat[20]
.sym 13996 $abc$8097$techmap$techmap1596\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 13997 servant.cpu.rreg0[3]
.sym 13998 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 13999 servant.wb_ibus_ack
.sym 14000 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[8]
.sym 14003 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[8]
.sym 14004 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[10]
.sym 14005 wb_mem_rdt[20]
.sym 14006 wb_mem_rdt[21]
.sym 14007 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[14]
.sym 14008 recieve
.sym 14010 wb_mem_dat[25]
.sym 14017 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[68]_new_
.sym 14018 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[24]_new_
.sym 14019 $abc$8097$new_n1405_
.sym 14020 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[95]_new_
.sym 14021 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 14022 servant.wb_timer_rdt[31]
.sym 14023 $abc$8097$new_n1277_
.sym 14024 servant.cpu.cpu.cnt_en
.sym 14025 servant.wb_ibus_ack
.sym 14026 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[20]_new_
.sym 14027 servant.mdu_rs1[30]
.sym 14028 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[6]_new_inv_
.sym 14029 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4655[1]_new_inv_
.sym 14030 servant.wb_dbus_ack
.sym 14031 $abc$8097$new_n1406_
.sym 14032 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[6]
.sym 14033 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 14034 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 14035 $abc$8097$new_n1278_
.sym 14037 servant.mdu_rs1[31]
.sym 14038 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[31]_new_
.sym 14039 $abc$8097$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 14040 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[4]_new_inv_
.sym 14044 wb_mem_rdt[31]
.sym 14045 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[4]
.sym 14046 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[56]_new_
.sym 14047 $abc$8097$new_n1248_
.sym 14049 $abc$8097$new_n1248_
.sym 14050 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[68]_new_
.sym 14051 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4655[1]_new_inv_
.sym 14052 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[20]_new_
.sym 14055 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[56]_new_
.sym 14056 $abc$8097$new_n1406_
.sym 14057 $abc$8097$new_n1405_
.sym 14058 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[24]_new_
.sym 14062 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[6]_new_inv_
.sym 14063 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[6]
.sym 14064 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 14067 servant.cpu.cpu.cnt_en
.sym 14068 servant.wb_ibus_ack
.sym 14069 $abc$8097$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 14073 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[95]_new_
.sym 14074 $abc$8097$new_n1278_
.sym 14075 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[31]_new_
.sym 14076 $abc$8097$new_n1277_
.sym 14079 servant.mdu_rs1[31]
.sym 14080 servant.wb_timer_rdt[31]
.sym 14081 wb_mem_rdt[31]
.sym 14082 servant.mdu_rs1[30]
.sym 14086 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 14087 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 14088 servant.wb_dbus_ack
.sym 14091 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[4]_new_inv_
.sym 14093 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 14094 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[4]
.sym 14095 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 14096 wb_clk_$glb_clk
.sym 14098 dat[22]
.sym 14099 wb_mem_dat[24]
.sym 14100 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 14101 dat[25]
.sym 14102 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 14103 $abc$8097$ram.o_wb_rdt[19]_new_inv_
.sym 14104 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[31]_new_
.sym 14105 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[30]_new_
.sym 14110 servant.wb_dbus_ack
.sym 14111 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[69]_new_
.sym 14114 servant.cpu.cpu.cnt_en
.sym 14115 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[78]_new_
.sym 14117 dat[31]
.sym 14118 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[21]_new_
.sym 14120 servant.cpu.cpu.cnt_en
.sym 14121 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[68]_new_
.sym 14124 $abc$8097$new_n1272_
.sym 14131 dat[22]
.sym 14139 $abc$8097$ram.o_wb_rdt[23]_new_inv_
.sym 14140 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[8]_new_inv_
.sym 14141 wb_mem_rdt[22]
.sym 14142 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[5]_new_inv_
.sym 14144 servant.cpu.cpu.rs2_addr[3]
.sym 14146 wb_mem_rdt[20]
.sym 14148 servant.wb_ibus_ack
.sym 14149 servant.cpu.cpu.immdec.imm30_25[0]
.sym 14150 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6842
.sym 14153 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[7]
.sym 14154 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[7]_new_inv_
.sym 14156 wb_mem_rdt[21]
.sym 14157 servant.cpu.cpu.rs2_addr[1]
.sym 14158 $abc$8097$ram.o_wb_rdt[24]_new_inv_
.sym 14159 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 14160 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[8]
.sym 14161 servant.cpu.cpu.rs2_addr[2]
.sym 14167 servant.cpu.cpu.rs2_addr[4]
.sym 14170 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[5]
.sym 14172 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[7]_new_inv_
.sym 14174 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 14175 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[7]
.sym 14179 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[5]
.sym 14180 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[5]_new_inv_
.sym 14181 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 14184 servant.cpu.cpu.rs2_addr[2]
.sym 14185 wb_mem_rdt[21]
.sym 14186 servant.wb_ibus_ack
.sym 14190 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[8]_new_inv_
.sym 14191 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 14192 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[8]
.sym 14197 servant.cpu.cpu.immdec.imm30_25[0]
.sym 14198 servant.wb_ibus_ack
.sym 14199 $abc$8097$ram.o_wb_rdt[24]_new_inv_
.sym 14203 $abc$8097$ram.o_wb_rdt[23]_new_inv_
.sym 14204 servant.cpu.cpu.rs2_addr[4]
.sym 14205 servant.wb_ibus_ack
.sym 14208 servant.wb_ibus_ack
.sym 14210 wb_mem_rdt[22]
.sym 14211 servant.cpu.cpu.rs2_addr[3]
.sym 14215 servant.wb_ibus_ack
.sym 14216 wb_mem_rdt[20]
.sym 14217 servant.cpu.cpu.rs2_addr[1]
.sym 14218 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6842
.sym 14219 wb_clk_$glb_clk
.sym 14222 wb_mem_dat[23]
.sym 14224 dat[23]
.sym 14226 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 14227 wb_mem_dat[22]
.sym 14233 servant.mdu_rs1[30]
.sym 14236 dat[25]
.sym 14237 servant.cpu.cpu.immdec.imm30_25[0]
.sym 14238 dat[16]
.sym 14240 dat[22]
.sym 14241 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[7]
.sym 14244 dat[20]
.sym 14266 $abc$8097$auto$rtlil.cc:1969:NotGate$7787
.sym 14267 servant.wb_ibus_adr[13]
.sym 14292 recieve
.sym 14298 servant.wb_ibus_adr[13]
.sym 14307 $abc$8097$auto$rtlil.cc:1969:NotGate$7787
.sym 14310 recieve
.sym 14341 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971_$glb_ce
.sym 14342 wb_clk_$glb_clk
.sym 14343 wb_rst_$glb_sr
.sym 14355 dat[23]
.sym 14382 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6965
.sym 14388 $abc$8097$auto$rtlil.cc:1969:NotGate$7787
.sym 14410 $abc$8097$auto$rtlil.cc:1969:NotGate$7787
.sym 14418 wb_clk
.sym 14442 wb_clk
.sym 14446 servant.wb_timer_rdt[2]
.sym 14447 servant.wb_timer_rdt[3]
.sym 14448 servant.wb_timer_rdt[4]
.sym 14449 servant.wb_timer_rdt[5]
.sym 14450 servant.wb_timer_rdt[6]
.sym 14451 servant.wb_timer_rdt[7]
.sym 14456 servant.mdu_rs1[31]
.sym 14462 wb_mem_rdt[7]
.sym 14463 wb_mem_dat[8]
.sym 14468 dat[10]
.sym 14572 servant.wb_timer_rdt[8]
.sym 14573 servant.wb_timer_rdt[9]
.sym 14574 servant.wb_timer_rdt[10]
.sym 14575 servant.wb_timer_rdt[11]
.sym 14576 servant.wb_timer_rdt[12]
.sym 14577 servant.wb_timer_rdt[13]
.sym 14578 servant.wb_timer_rdt[14]
.sym 14579 servant.wb_timer_rdt[15]
.sym 14580 $abc$8097$auto$wreduce.cc:455:run$1253[6]
.sym 14583 servant.cpu.cpu.bufreg_sh_signed
.sym 14584 $PACKER_VCC_NET
.sym 14585 servant.wb_timer_rdt[6]
.sym 14589 servant.wb_timer_rdt[7]
.sym 14591 $PACKER_VCC_NET
.sym 14592 rx_from_ble.state[1]
.sym 14611 servant.cpu.cpu.rd_addr[4]
.sym 14617 servant.timer.mtimecmp[2]
.sym 14626 servant.wb_timer_rdt[22]
.sym 14628 $abc$8097$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/servant/uart_tx.v:65$109.buffer[0]_new_inv_
.sym 14635 servant.wb_timer_rdt[6]
.sym 14636 wb_mem_dat[8]
.sym 14638 servant.wb_timer_rdt[9]
.sym 14651 servant.wb_timer_rdt[2]
.sym 14653 servant.wb_timer_rdt[4]
.sym 14655 wb_mem_dat[3]
.sym 14657 wb_mem_dat[4]
.sym 14659 wb_mem_dat[2]
.sym 14660 servant.wb_timer_rdt[3]
.sym 14666 servant.timer.mtimecmp[3]
.sym 14679 servant.timer.mtimecmp[4]
.sym 14683 wb_mem_dat[2]
.sym 14689 wb_mem_dat[3]
.sym 14706 servant.wb_timer_rdt[4]
.sym 14707 servant.timer.mtimecmp[4]
.sym 14708 servant.wb_timer_rdt[3]
.sym 14709 servant.timer.mtimecmp[3]
.sym 14713 servant.wb_timer_rdt[2]
.sym 14719 wb_mem_dat[4]
.sym 14726 servant.timer.mtimecmp[3]
.sym 14728 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6125_$glb_ce
.sym 14729 wb_clk_$glb_clk
.sym 14730 wb_rst_$glb_sr
.sym 14731 servant.wb_timer_rdt[16]
.sym 14732 servant.wb_timer_rdt[17]
.sym 14733 servant.wb_timer_rdt[18]
.sym 14734 servant.wb_timer_rdt[19]
.sym 14735 servant.wb_timer_rdt[20]
.sym 14736 servant.wb_timer_rdt[21]
.sym 14737 servant.wb_timer_rdt[22]
.sym 14738 servant.wb_timer_rdt[23]
.sym 14741 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[15]
.sym 14742 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6743
.sym 14744 servant.wb_timer_rdt[14]
.sym 14748 servant.wb_timer_rdt[15]
.sym 14750 servant.wb_timer_rdt[8]
.sym 14751 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 14753 $abc$8097$new_n1040_
.sym 14756 servant.wb_timer_rdt[20]
.sym 14757 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 14761 servant.wb_timer_rdt[13]
.sym 14762 servant.wb_timer_rdt[23]
.sym 14765 servant.wb_timer_rdt[27]
.sym 14766 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 14772 servant.wb_gpio_rdt
.sym 14774 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[2]
.sym 14776 servant.wb_timer_rdt[0]
.sym 14780 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 14787 $abc$8097$auto$ice40_ffinit.cc:141:execute$7779
.sym 14788 tx_active
.sym 14791 tx_to_ble.state[0]
.sym 14793 tx_to_ble.state[1]
.sym 14794 $abc$8097$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/servant/uart_tx.v:65$109.buffer[0]_new_inv_
.sym 14796 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2233_Y_new_inv_
.sym 14798 servant.mdu_rs1[30]
.sym 14800 servant.mdu_rs1[31]
.sym 14801 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 14811 servant.mdu_rs1[31]
.sym 14812 servant.wb_gpio_rdt
.sym 14813 servant.mdu_rs1[30]
.sym 14814 servant.wb_timer_rdt[0]
.sym 14824 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 14825 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2233_Y_new_inv_
.sym 14826 tx_active
.sym 14831 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[2]
.sym 14832 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 14835 tx_to_ble.state[0]
.sym 14837 tx_to_ble.state[1]
.sym 14843 $abc$8097$auto$ice40_ffinit.cc:141:execute$7779
.sym 14847 tx_to_ble.state[0]
.sym 14849 tx_to_ble.state[1]
.sym 14850 $abc$8097$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/servant/uart_tx.v:65$109.buffer[0]_new_inv_
.sym 14852 i_clk$SB_IO_IN_$glb_clk
.sym 14854 servant.wb_timer_rdt[24]
.sym 14855 servant.wb_timer_rdt[25]
.sym 14856 servant.wb_timer_rdt[26]
.sym 14857 servant.wb_timer_rdt[27]
.sym 14858 servant.wb_timer_rdt[28]
.sym 14859 servant.wb_timer_rdt[29]
.sym 14860 servant.wb_timer_rdt[30]
.sym 14861 servant.wb_timer_rdt[31]
.sym 14865 servant.mdu_rs1[31]
.sym 14866 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 14867 $PACKER_VCC_NET
.sym 14868 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 14869 dat[1]
.sym 14871 dat[3]
.sym 14872 servant.wb_timer_rdt[0]
.sym 14873 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[4]
.sym 14874 $abc$8097$ram.we[1]_new_
.sym 14875 dat[0]
.sym 14876 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 14877 servant.wb_timer_rdt[18]
.sym 14879 servant.wb_timer_rdt[28]
.sym 14881 servant.wb_timer_rdt[29]
.sym 14882 wb_mem_dat[0]
.sym 14884 servant.mdu_rs1[30]
.sym 14885 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 14886 wb_mem_dat[3]
.sym 14887 servant.wb_timer_rdt[12]
.sym 14888 wb_mem_dat[13]
.sym 14889 servant.wb_timer_rdt[10]
.sym 14897 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[50]_new_
.sym 14898 $abc$8097$new_n1193_
.sym 14899 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[18]_new_
.sym 14901 servant.wb_timer_rdt[7]
.sym 14902 servant.mdu_rs1[30]
.sym 14903 wb_mem_dat[7]
.sym 14905 wb_mem_rdt[7]
.sym 14906 rx_from_ble.state[0]
.sym 14907 $abc$8097$new_n1194_
.sym 14908 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 14911 wb_mem_dat[8]
.sym 14912 servant.wb_timer_rdt[6]
.sym 14913 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 14915 wb_mem_rdt[6]
.sym 14916 servant.wb_dbus_ack
.sym 14919 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[4]
.sym 14924 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 14926 servant.mdu_rs1[31]
.sym 14937 rx_from_ble.state[0]
.sym 14940 servant.wb_timer_rdt[7]
.sym 14941 servant.mdu_rs1[30]
.sym 14942 servant.mdu_rs1[31]
.sym 14943 wb_mem_rdt[7]
.sym 14946 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[4]
.sym 14947 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 14952 wb_mem_dat[8]
.sym 14953 servant.wb_dbus_ack
.sym 14954 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 14958 servant.wb_timer_rdt[6]
.sym 14959 servant.mdu_rs1[31]
.sym 14960 servant.mdu_rs1[30]
.sym 14961 wb_mem_rdt[6]
.sym 14965 servant.wb_dbus_ack
.sym 14966 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 14967 wb_mem_dat[7]
.sym 14970 $abc$8097$new_n1193_
.sym 14971 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[50]_new_
.sym 14972 $abc$8097$new_n1194_
.sym 14973 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[18]_new_
.sym 14974 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 14975 wb_clk_$glb_clk
.sym 14977 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[5]_new_inv_
.sym 14978 $abc$8097$new_n1200_
.sym 14979 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[51]_new_
.sym 14980 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[24]_new_
.sym 14981 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[19]_new_
.sym 14982 $abc$8097$new_n1212_
.sym 14983 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[3]_new_inv_
.sym 14984 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[53]_new_
.sym 14987 wb_mem_dat[24]
.sym 14989 dat[15]
.sym 14990 dat[8]
.sym 14991 dat[13]
.sym 14992 rx_from_ble.state[0]
.sym 14993 rx_from_ble.data_index[0]
.sym 14994 servant.wb_timer_rdt[31]
.sym 14995 dat[10]
.sym 14996 servant.wb_timer_rdt[24]
.sym 14998 to_pc$SB_IO_OUT
.sym 14999 wb_mem_dat[7]
.sym 15000 wb_mem_dat[4]
.sym 15001 servant.mdu_rs1[31]
.sym 15003 servant.wb_timer_rdt[27]
.sym 15004 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 15005 adr[2]
.sym 15006 wb_mem_dat[7]
.sym 15007 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 15008 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[10]
.sym 15009 $abc$8097$new_n1217_
.sym 15010 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[5]
.sym 15011 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6743
.sym 15018 wb_mem_rdt[12]
.sym 15019 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[2]
.sym 15020 $abc$8097$new_n1217_
.sym 15021 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[22]_new_
.sym 15022 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[2]
.sym 15023 $abc$8097$new_n1206_
.sym 15024 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[54]_new_
.sym 15026 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[52]_new_
.sym 15027 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[6]
.sym 15028 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 15029 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[20]_new_
.sym 15031 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[4]
.sym 15034 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[2]
.sym 15036 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 15037 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 15041 $abc$8097$new_n1218_
.sym 15042 servant.wb_dbus_ack
.sym 15044 servant.mdu_rs1[30]
.sym 15045 $abc$8097$new_n1205_
.sym 15046 servant.mdu_rs1[31]
.sym 15047 servant.wb_timer_rdt[12]
.sym 15048 wb_mem_dat[13]
.sym 15049 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 15051 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[4]
.sym 15053 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 15057 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[22]_new_
.sym 15058 $abc$8097$new_n1217_
.sym 15059 $abc$8097$new_n1218_
.sym 15060 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[54]_new_
.sym 15064 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[2]
.sym 15065 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 15069 wb_mem_dat[13]
.sym 15071 servant.wb_dbus_ack
.sym 15072 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 15075 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[2]
.sym 15076 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 15077 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[2]
.sym 15078 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 15081 $abc$8097$new_n1206_
.sym 15082 $abc$8097$new_n1205_
.sym 15083 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[52]_new_
.sym 15084 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[20]_new_
.sym 15087 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 15089 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[6]
.sym 15093 servant.mdu_rs1[31]
.sym 15094 wb_mem_rdt[12]
.sym 15095 servant.mdu_rs1[30]
.sym 15096 servant.wb_timer_rdt[12]
.sym 15097 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 15098 wb_clk_$glb_clk
.sym 15100 $abc$8097$new_n1382_
.sym 15101 wb_mem_dat[10]
.sym 15102 wb_mem_dat[11]
.sym 15103 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 15104 $abc$8097$ram.o_wb_rdt[10]_new_inv_
.sym 15105 $abc$8097$ram.o_wb_rdt[9]_new_inv_
.sym 15106 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 15107 wb_mem_dat[9]
.sym 15112 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 15113 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[2]
.sym 15114 wb_mem_dat[0]
.sym 15115 dat[6]
.sym 15116 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 15117 $abc$8097$ram.we[0]_new_
.sym 15118 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[8]
.sym 15119 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[4]
.sym 15120 wb_mem_dat[12]
.sym 15121 dat[3]
.sym 15122 dat[7]
.sym 15123 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[6]
.sym 15124 servant.wb_timer_rdt[22]
.sym 15126 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6743
.sym 15127 $abc$8097$new_n1218_
.sym 15128 wb_mem_dat[8]
.sym 15129 servant.mdu_rs1[31]
.sym 15130 dat[12]
.sym 15132 wb_mem_rdt[12]
.sym 15133 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 15135 servant.wb_timer_rdt[9]
.sym 15141 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[12]
.sym 15142 recieve
.sym 15143 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971
.sym 15144 wb_mem_dat[12]
.sym 15146 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 15150 $abc$8097$new_n1230_
.sym 15151 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[28]_new_
.sym 15152 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6710
.sym 15153 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[60]_new_
.sym 15154 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[12]
.sym 15155 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 15156 $abc$8097$new_n1229_
.sym 15158 wb_mem_dat[10]
.sym 15162 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[4]
.sym 15164 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 15166 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 15167 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 15168 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[12]_new_inv_
.sym 15170 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[4]
.sym 15172 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 15174 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[12]_new_inv_
.sym 15175 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 15177 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 15181 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971
.sym 15188 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[12]
.sym 15189 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 15192 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[28]_new_
.sym 15193 $abc$8097$new_n1230_
.sym 15194 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[60]_new_
.sym 15195 $abc$8097$new_n1229_
.sym 15198 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[12]
.sym 15200 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 15204 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 15205 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 15206 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[4]
.sym 15207 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[4]
.sym 15211 recieve
.sym 15213 wb_mem_dat[10]
.sym 15216 wb_mem_dat[12]
.sym 15218 recieve
.sym 15220 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6710
.sym 15221 wb_clk_$glb_clk
.sym 15223 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[62]_new_
.sym 15224 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[8]_new_inv_
.sym 15225 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[56]_new_
.sym 15226 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[14]_new_inv_
.sym 15227 servant.cpu.cpu.rd_addr[3]
.sym 15228 $abc$8097$new_n1242_
.sym 15229 servant.cpu.cpu.rd_addr[2]
.sym 15230 $abc$8097$new_n1368_
.sym 15233 wb_mem_rdt[7]
.sym 15236 adr[4]
.sym 15237 adr[3]
.sym 15238 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[10]
.sym 15239 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971
.sym 15240 wb_mem_dat[9]
.sym 15241 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 15242 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[12]
.sym 15243 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 15244 adr[3]
.sym 15245 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 15246 dat[2]
.sym 15247 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 15248 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[4]
.sym 15249 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[11]
.sym 15250 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 15251 wb_mem_rdt[14]
.sym 15252 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 15253 servant.wb_timer_rdt[13]
.sym 15254 servant.wb_timer_rdt[23]
.sym 15255 servant.mdu_rs1[31]
.sym 15256 adr[7]
.sym 15257 wb_mem_dat[9]
.sym 15258 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 15264 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[7]_new_inv_
.sym 15266 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 15268 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 15269 servant.mdu_rs1[10]
.sym 15271 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 15272 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[8]
.sym 15273 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 15274 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 15276 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 15278 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[7]
.sym 15279 $abc$8097$new_n1348_
.sym 15281 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 15282 servant.mdu_rs1[9]
.sym 15283 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[14]_new_inv_
.sym 15284 servant.cpu.cpu.bufreg_sh_signed
.sym 15286 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 15287 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 15288 servant.mdu_rs1[31]
.sym 15289 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[8]_new_inv_
.sym 15291 servant.cpu.cpu.bufreg_en
.sym 15294 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 15295 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[12]
.sym 15297 servant.cpu.cpu.bufreg_sh_signed
.sym 15298 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 15299 $abc$8097$new_n1348_
.sym 15300 servant.mdu_rs1[31]
.sym 15303 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 15304 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[12]
.sym 15305 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 15306 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 15312 servant.mdu_rs1[10]
.sym 15315 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 15316 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[7]_new_inv_
.sym 15317 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[7]
.sym 15321 servant.mdu_rs1[9]
.sym 15327 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[8]
.sym 15329 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 15330 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[8]_new_inv_
.sym 15333 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 15334 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 15336 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[14]_new_inv_
.sym 15339 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 15340 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 15341 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 15342 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 15343 servant.cpu.cpu.bufreg_en
.sym 15344 wb_clk_$glb_clk
.sym 15346 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 15347 $abc$8097$ram.o_wb_rdt[15]_new_inv_
.sym 15348 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6125
.sym 15349 servant.cpu.cpu.rd_addr[4]
.sym 15350 dat[11]
.sym 15351 $abc$8097$ram.o_wb_rdt[11]_new_inv_
.sym 15352 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 15353 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6422
.sym 15356 dat[23]
.sym 15357 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 15358 servant.mdu_rs1[31]
.sym 15359 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 15360 $abc$8097$new_n1229_
.sym 15361 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[2]
.sym 15362 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 15364 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 15365 servant.mdu_rs1[10]
.sym 15366 $abc$8097$new_n1205_
.sym 15367 adr[9]
.sym 15368 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[7]_new_inv_
.sym 15370 dat[8]
.sym 15371 adr[4]
.sym 15373 adr[3]
.sym 15374 wb_mem_dat[0]
.sym 15375 servant.mdu_rs1[30]
.sym 15376 adr[3]
.sym 15377 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 15378 servant.cpu.cpu.rd_addr[2]
.sym 15379 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 15380 wb_mem_dat[13]
.sym 15381 recieve
.sym 15387 $abc$8097$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 15388 servant.wb_ibus_ack
.sym 15389 $abc$8097$new_n1703_
.sym 15390 servant.wb_dbus_we
.sym 15393 servant.cpu.cpu.rd_addr[2]
.sym 15395 servant.cpu.cpu.rd_addr[1]
.sym 15398 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6944
.sym 15399 servant.cpu.cpu.rd_addr[3]
.sym 15400 servant.cpu.cpu.branch_op
.sym 15401 servant.cpu.cpu.rd_addr[0]
.sym 15402 recieve
.sym 15405 servant.cpu.cpu.cnt_en
.sym 15406 wb_mem_dat[13]
.sym 15410 servant.cpu.cpu.decode.opcode[0]
.sym 15414 servant.cpu.cpu.rd_addr[4]
.sym 15415 wb_mem_dat[8]
.sym 15416 servant.cpu.cpu.csr.timer_irq
.sym 15417 wb_mem_dat[9]
.sym 15418 servant.cpu.cpu.decode.opcode[2]
.sym 15420 servant.cpu.cpu.decode.opcode[2]
.sym 15421 servant.wb_dbus_we
.sym 15422 servant.cpu.cpu.branch_op
.sym 15423 servant.cpu.cpu.decode.opcode[0]
.sym 15429 servant.cpu.cpu.csr.timer_irq
.sym 15432 servant.cpu.cpu.rd_addr[4]
.sym 15433 servant.cpu.cpu.rd_addr[3]
.sym 15434 servant.cpu.cpu.rd_addr[2]
.sym 15435 servant.cpu.cpu.rd_addr[0]
.sym 15439 recieve
.sym 15440 wb_mem_dat[9]
.sym 15445 wb_mem_dat[8]
.sym 15446 recieve
.sym 15451 recieve
.sym 15452 wb_mem_dat[13]
.sym 15456 $abc$8097$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 15457 servant.wb_ibus_ack
.sym 15458 servant.cpu.cpu.cnt_en
.sym 15463 $abc$8097$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 15464 servant.cpu.cpu.rd_addr[1]
.sym 15465 $abc$8097$new_n1703_
.sym 15466 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6944
.sym 15467 wb_clk_$glb_clk
.sym 15469 wb_mem_rdt[13]
.sym 15470 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 15471 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 15472 $abc$8097$techmap$techmap1584\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 15473 $abc$8097$new_n1177_
.sym 15474 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 15475 $abc$8097$techmap$techmap1595\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 15476 $abc$8097$techmap$techmap1597\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 15481 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 15482 servant.wb_ibus_ack
.sym 15483 dat[13]
.sym 15484 recieve
.sym 15485 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 15486 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6422
.sym 15488 servant.wb_ibus_ack
.sym 15489 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 15491 dat[8]
.sym 15492 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[8]
.sym 15493 servant.mdu_rs1[31]
.sym 15495 servant.wb_dbus_ack
.sym 15496 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 15497 adr[4]
.sym 15498 $abc$8097$techmap$techmap1595\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 15500 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 15501 wb_mem_rdt[14]
.sym 15502 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6743
.sym 15503 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 15504 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 15512 $abc$8097$ram.o_wb_rdt[8]_new_inv_
.sym 15514 servant.mdu_rs1[0]
.sym 15518 servant.cpu.cpu.rd_addr[1]
.sym 15521 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 15523 servant.mdu_rs1[1]
.sym 15524 servant.wb_timer_rdt[8]
.sym 15525 servant.wb_timer_rdt[13]
.sym 15526 servant.wb_ibus_ack
.sym 15527 servant.mdu_rs1[31]
.sym 15528 wb_mem_rdt[7]
.sym 15530 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 15531 recieve
.sym 15533 $abc$8097$new_n992_
.sym 15534 wb_mem_rdt[13]
.sym 15535 servant.mdu_rs1[30]
.sym 15537 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6743
.sym 15538 servant.cpu.cpu.rd_addr[2]
.sym 15540 $abc$8097$adr[11]_new_inv_
.sym 15543 servant.wb_ibus_ack
.sym 15544 servant.cpu.cpu.rd_addr[2]
.sym 15545 $abc$8097$ram.o_wb_rdt[8]_new_inv_
.sym 15549 $abc$8097$adr[11]_new_inv_
.sym 15550 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 15552 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 15555 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 15556 $abc$8097$adr[11]_new_inv_
.sym 15557 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 15561 $abc$8097$new_n992_
.sym 15562 servant.mdu_rs1[1]
.sym 15563 recieve
.sym 15564 servant.mdu_rs1[0]
.sym 15567 servant.wb_timer_rdt[13]
.sym 15568 wb_mem_rdt[13]
.sym 15569 servant.mdu_rs1[30]
.sym 15570 servant.mdu_rs1[31]
.sym 15579 wb_mem_rdt[7]
.sym 15580 servant.cpu.cpu.rd_addr[1]
.sym 15581 servant.wb_ibus_ack
.sym 15585 servant.mdu_rs1[31]
.sym 15586 servant.mdu_rs1[30]
.sym 15587 servant.wb_timer_rdt[8]
.sym 15588 $abc$8097$ram.o_wb_rdt[8]_new_inv_
.sym 15589 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6743
.sym 15590 wb_clk_$glb_clk
.sym 15592 $abc$8097$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$278_Y_new_inv_
.sym 15593 servant.cpu.cpu.csr.mcause3_0[1]
.sym 15594 servant.cpu.cpu.csr.mcause3_0[2]
.sym 15595 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[49]_new_
.sym 15596 servant.cpu.cpu.csr.mcause3_0[0]
.sym 15597 $abc$8097$new_n1686_
.sym 15598 $abc$8097$techmap$techmap1598\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 15599 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 15605 adr[5]
.sym 15606 adr[6]
.sym 15607 $abc$8097$techmap$techmap1584\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 15608 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 15609 dat[19]
.sym 15611 dat[29]
.sym 15612 $abc$8097$ram.we[0]_new_
.sym 15613 adr[5]
.sym 15614 dat[24]
.sym 15615 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 15616 servant.wb_timer_rdt[22]
.sym 15617 servant.wb_timer_rdt[24]
.sym 15618 dat[12]
.sym 15619 servant.cpu.cpu.decode.opcode[0]
.sym 15620 wb_mem_rdt[12]
.sym 15621 servant.mdu_rs1[31]
.sym 15622 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 15624 wb_mem_dat[8]
.sym 15625 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 15626 dat[28]
.sym 15627 servant.cpu.cpu.decode.opcode[2]
.sym 15634 servant.mdu_rs1[0]
.sym 15637 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 15639 $abc$8097$adr[11]_new_inv_
.sym 15640 servant.wb_dbus_ack
.sym 15641 servant.mdu_rs1[1]
.sym 15642 wb_mem_dat[9]
.sym 15645 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 15646 wb_mem_dat[0]
.sym 15647 wb_mem_dat[16]
.sym 15648 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 15649 wb_mem_dat[8]
.sym 15652 wb_mem_dat[14]
.sym 15655 $abc$8097$new_n1775_
.sym 15660 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 15662 wb_mem_dat[24]
.sym 15664 $abc$8097$new_n991_
.sym 15666 wb_mem_dat[9]
.sym 15668 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 15669 servant.wb_dbus_ack
.sym 15672 servant.mdu_rs1[1]
.sym 15673 $abc$8097$new_n991_
.sym 15678 $abc$8097$adr[11]_new_inv_
.sym 15679 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 15680 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 15685 $abc$8097$adr[11]_new_inv_
.sym 15686 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 15687 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 15690 $abc$8097$adr[11]_new_inv_
.sym 15692 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 15693 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 15696 servant.wb_dbus_ack
.sym 15697 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 15698 wb_mem_dat[14]
.sym 15702 wb_mem_dat[24]
.sym 15703 servant.mdu_rs1[0]
.sym 15704 wb_mem_dat[8]
.sym 15705 servant.mdu_rs1[1]
.sym 15708 wb_mem_dat[16]
.sym 15709 wb_mem_dat[0]
.sym 15710 servant.mdu_rs1[0]
.sym 15711 $abc$8097$new_n1775_
.sym 15712 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 15713 wb_clk_$glb_clk
.sym 15715 servant.cpu.rreg0[0]
.sym 15716 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[60]_new_
.sym 15717 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[93]_new_
.sym 15718 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 15719 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 15720 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 15721 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[80]_new_
.sym 15722 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 15727 dat[28]
.sym 15730 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 15731 $abc$8097$ram.we[1]_new_
.sym 15732 servant.cpu.cpu.new_irq
.sym 15733 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 15734 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[12]
.sym 15735 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 15736 dat[29]
.sym 15737 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 15739 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 15741 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[49]_new_
.sym 15742 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 15743 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 15744 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[80]_new_
.sym 15745 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 15746 wb_mem_dat[13]
.sym 15747 servant.mdu_rs1[31]
.sym 15748 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[15]
.sym 15749 $abc$8097$new_n1472_
.sym 15750 dat[23]
.sym 15756 servant.cpu.cpu.immdec.imm31
.sym 15757 $abc$8097$servant.cpu.cpu.immdec.i_ctrl[1]_new_
.sym 15758 servant.wb_ibus_ack
.sym 15763 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[9]
.sym 15764 servant.wb_ibus_ack
.sym 15765 servant.cpu.cpu.decode.opcode[1]
.sym 15768 servant.cpu.cpu.branch_op
.sym 15769 $abc$8097$servant.cpu.cpu.immdec.signbit_new_
.sym 15770 servant.mdu_op[2]
.sym 15771 servant.timer_irq
.sym 15772 servant.wb_dbus_we
.sym 15773 servant.cpu.cpu.csr.mstatus_mie
.sym 15778 wb_mem_rdt[30]
.sym 15779 servant.cpu.cpu.decode.opcode[0]
.sym 15781 servant.cpu.cpu.csr.mie_mtie
.sym 15782 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 15783 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 15785 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 15787 servant.cpu.cpu.decode.opcode[2]
.sym 15789 servant.cpu.cpu.decode.opcode[1]
.sym 15790 servant.wb_ibus_ack
.sym 15791 servant.cpu.cpu.decode.opcode[2]
.sym 15792 servant.cpu.cpu.decode.opcode[0]
.sym 15796 servant.cpu.cpu.decode.opcode[2]
.sym 15797 servant.cpu.cpu.decode.opcode[0]
.sym 15798 servant.cpu.cpu.decode.opcode[1]
.sym 15803 wb_mem_rdt[30]
.sym 15807 servant.cpu.cpu.branch_op
.sym 15808 servant.cpu.cpu.decode.opcode[2]
.sym 15809 servant.cpu.cpu.decode.opcode[0]
.sym 15810 servant.wb_dbus_we
.sym 15813 servant.cpu.cpu.csr.mie_mtie
.sym 15815 servant.timer_irq
.sym 15816 servant.cpu.cpu.csr.mstatus_mie
.sym 15819 servant.mdu_op[2]
.sym 15820 servant.cpu.cpu.immdec.imm31
.sym 15822 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 15825 $abc$8097$servant.cpu.cpu.immdec.signbit_new_
.sym 15826 $abc$8097$servant.cpu.cpu.immdec.i_ctrl[1]_new_
.sym 15827 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 15831 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[9]
.sym 15833 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 15835 servant.wb_ibus_ack
.sym 15836 wb_clk_$glb_clk
.sym 15838 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[23]_new_
.sym 15839 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[13]_new_inv_
.sym 15840 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[9]_new_inv_
.sym 15841 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[12]_new_inv_
.sym 15842 servant.cpu.cpu.csr.mcause3_0[3]
.sym 15843 $abc$8097$ram.o_wb_rdt[18]_new_inv_
.sym 15844 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4679[2]_new_inv_
.sym 15845 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[2]_new_inv_
.sym 15850 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 15851 dat[19]
.sym 15853 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 15854 wb_mem_dat[24]
.sym 15856 dat[17]
.sym 15858 dat[24]
.sym 15860 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 15861 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 15862 servant.mdu_rs1[30]
.sym 15863 adr[4]
.sym 15864 wb_mem_rdt[30]
.sym 15865 $abc$8097$ram.o_wb_rdt[19]_new_inv_
.sym 15866 adr[3]
.sym 15867 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 15868 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6788
.sym 15869 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[12]
.sym 15870 servant.cpu.rreg0[1]
.sym 15871 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[8]
.sym 15872 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6788
.sym 15873 recieve
.sym 15879 servant.cpu.cpu.branch_op
.sym 15882 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 15883 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[55]_new_
.sym 15884 $abc$8097$servant.cpu.cpu.immdec.signbit_new_
.sym 15885 servant.cpu.cpu.rs2_addr[0]
.sym 15886 servant.mdu_op[2]
.sym 15887 $abc$8097$new_n1681_
.sym 15889 servant.cpu.cpu.decode.opcode[0]
.sym 15892 servant.wb_ibus_ack
.sym 15893 $abc$8097$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$468_Y_new_
.sym 15894 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 15895 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[23]_new_
.sym 15897 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6782
.sym 15900 $abc$8097$new_n1399_
.sym 15901 servant.cpu.cpu.immdec.imm7
.sym 15903 servant.cpu.cpu.cnt_en
.sym 15906 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 15907 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[10]
.sym 15908 wb_mem_rdt[7]
.sym 15909 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4679[2]_new_inv_
.sym 15910 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 15912 servant.cpu.cpu.immdec.imm7
.sym 15913 servant.cpu.cpu.decode.opcode[0]
.sym 15914 servant.cpu.cpu.branch_op
.sym 15915 $abc$8097$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$468_Y_new_
.sym 15918 servant.mdu_op[2]
.sym 15919 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6782
.sym 15920 $abc$8097$new_n1681_
.sym 15921 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 15925 servant.cpu.cpu.cnt_en
.sym 15926 servant.wb_ibus_ack
.sym 15931 servant.cpu.cpu.branch_op
.sym 15932 $abc$8097$servant.cpu.cpu.immdec.signbit_new_
.sym 15933 servant.cpu.cpu.rs2_addr[0]
.sym 15936 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 15938 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 15942 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4679[2]_new_inv_
.sym 15943 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[23]_new_
.sym 15944 $abc$8097$new_n1399_
.sym 15945 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[55]_new_
.sym 15948 wb_mem_rdt[7]
.sym 15950 servant.wb_ibus_ack
.sym 15951 $abc$8097$servant.cpu.cpu.immdec.signbit_new_
.sym 15954 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 15956 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[10]
.sym 15958 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6782
.sym 15959 wb_clk_$glb_clk
.sym 15961 servant.cpu.rreg0[3]
.sym 15962 $abc$8097$ram.o_wb_rdt[16]_new_inv_
.sym 15963 servant.cpu.rreg0[1]
.sym 15964 servant.cpu.rreg0[4]
.sym 15965 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[0]_new_inv_
.sym 15966 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[1]_new_inv_
.sym 15967 servant.cpu.rreg0[2]
.sym 15968 $abc$8097$new_n1458_
.sym 15969 dat[10]
.sym 15972 wb_mem_rdt[26]
.sym 15973 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[2]
.sym 15975 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 15976 dat[15]
.sym 15977 wb_mem_dat[16]
.sym 15979 dat[26]
.sym 15980 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 15981 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 15982 dat[19]
.sym 15983 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 15984 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 15985 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 15986 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4711[1]_new_inv_
.sym 15987 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[12]_new_inv_
.sym 15988 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 15989 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 15990 servant.mdu_rs1[31]
.sym 15991 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4727[1]_new_inv_
.sym 15992 servant.wb_dbus_ack
.sym 15994 adr[4]
.sym 15995 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 15996 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 16002 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[10]
.sym 16005 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 16006 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[10]
.sym 16008 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 16010 servant.cpu.cpu.csr.mstatus_mie
.sym 16011 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 16012 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 16013 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[3]
.sym 16014 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 16017 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[90]_new_
.sym 16018 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[15]
.sym 16019 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4703[1]_new_inv_
.sym 16020 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 16021 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 16022 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 16024 $abc$8097$new_n1266_
.sym 16025 $abc$8097$ram.we[3]_new_
.sym 16026 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[8]
.sym 16027 $abc$8097$ram.we[2]_new_
.sym 16028 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[15]
.sym 16029 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6959
.sym 16031 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[8]
.sym 16032 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[26]_new_
.sym 16035 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 16036 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 16037 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[3]
.sym 16038 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 16042 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 16043 $abc$8097$ram.we[3]_new_
.sym 16044 $abc$8097$ram.we[2]_new_
.sym 16048 servant.cpu.cpu.csr.mstatus_mie
.sym 16053 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 16054 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[8]
.sym 16055 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[8]
.sym 16056 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 16059 $abc$8097$ram.we[2]_new_
.sym 16060 $abc$8097$ram.we[3]_new_
.sym 16062 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 16065 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4703[1]_new_inv_
.sym 16066 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[90]_new_
.sym 16067 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[26]_new_
.sym 16068 $abc$8097$new_n1266_
.sym 16071 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[10]
.sym 16072 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 16073 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[10]
.sym 16074 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 16077 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 16078 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 16079 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[15]
.sym 16080 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[15]
.sym 16081 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6959
.sym 16082 wb_clk_$glb_clk
.sym 16084 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 16085 $abc$8097$ram.o_wb_rdt[28]_new_inv_
.sym 16086 $abc$8097$ram.o_wb_rdt[25]_new_inv_
.sym 16087 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 16088 $abc$8097$ram.o_wb_rdt[17]_new_inv_
.sym 16089 wb_mem_dat[30]
.sym 16090 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[11]_new_inv_
.sym 16091 dat[30]
.sym 16096 $PACKER_VCC_NET
.sym 16097 dat[29]
.sym 16100 dat[19]
.sym 16101 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[3]
.sym 16102 $abc$8097$new_n1459_
.sym 16105 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6788
.sym 16106 $abc$8097$techmap$techmap1590\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 16107 servant.cpu.rreg0[1]
.sym 16108 adr[3]
.sym 16111 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[13]_new_inv_
.sym 16113 $abc$8097$new_n1253_
.sym 16114 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6878
.sym 16115 wb_mem_dat[24]
.sym 16116 servant.wb_timer_rdt[22]
.sym 16117 servant.wb_timer_rdt[24]
.sym 16118 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[15]
.sym 16125 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4647[2]_new_inv_
.sym 16126 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[14]
.sym 16128 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[21]_new_
.sym 16129 $abc$8097$new_n1253_
.sym 16130 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[10]_new_inv_
.sym 16131 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[78]_new_
.sym 16132 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[30]_new_
.sym 16133 $abc$8097$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$469_Y_new_inv_
.sym 16134 wb_mem_rdt[30]
.sym 16136 $abc$8097$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 16137 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[69]_new_
.sym 16138 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[14]_new_inv_
.sym 16140 servant.cpu.cpu.cnt_en
.sym 16142 servant.wb_ibus_ack
.sym 16143 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6878
.sym 16144 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4743[1]_new_inv_
.sym 16145 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[10]
.sym 16147 $abc$8097$new_n1272_
.sym 16148 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 16149 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 16152 $abc$8097$new_n1481_
.sym 16153 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[19]_new_
.sym 16154 $abc$8097$new_n1254_
.sym 16155 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[51]_new_
.sym 16156 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 16158 $abc$8097$new_n1481_
.sym 16159 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[19]_new_
.sym 16160 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4647[2]_new_inv_
.sym 16161 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[51]_new_
.sym 16164 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[14]
.sym 16165 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[14]_new_inv_
.sym 16166 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 16171 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 16172 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[10]
.sym 16173 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[10]_new_inv_
.sym 16176 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[21]_new_
.sym 16177 $abc$8097$new_n1253_
.sym 16178 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[69]_new_
.sym 16179 $abc$8097$new_n1254_
.sym 16183 $abc$8097$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$469_Y_new_inv_
.sym 16184 wb_mem_rdt[30]
.sym 16185 servant.wb_ibus_ack
.sym 16188 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4743[1]_new_inv_
.sym 16189 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[78]_new_
.sym 16190 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[30]_new_
.sym 16191 $abc$8097$new_n1272_
.sym 16196 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 16197 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 16200 servant.wb_ibus_ack
.sym 16201 servant.cpu.cpu.cnt_en
.sym 16203 $abc$8097$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 16204 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6878
.sym 16205 wb_clk_$glb_clk
.sym 16207 $abc$8097$ram.o_wb_rdt[29]_new_inv_
.sym 16208 servant.cpu.cpu.immdec.imm30_25[2]
.sym 16209 servant.cpu.cpu.immdec.imm30_25[4]
.sym 16210 servant.cpu.cpu.immdec.imm30_25[1]
.sym 16211 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[19]_new_
.sym 16212 servant.cpu.cpu.immdec.imm30_25[0]
.sym 16213 servant.cpu.cpu.immdec.imm30_25[3]
.sym 16214 $abc$8097$ram.o_wb_rdt[27]_new_inv_
.sym 16216 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[15]
.sym 16219 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[10]
.sym 16220 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[10]
.sym 16221 wb_mem_dat[29]
.sym 16223 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[20]_new_
.sym 16224 dat[30]
.sym 16225 wb_mem_rdt[26]
.sym 16228 dat[24]
.sym 16230 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[14]
.sym 16232 servant.mdu_rs1[31]
.sym 16234 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 16237 servant.wb_timer_rdt[23]
.sym 16238 wb_mem_dat[23]
.sym 16239 $abc$8097$new_n1421_
.sym 16240 $abc$8097$new_n1254_
.sym 16242 dat[23]
.sym 16250 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[3]
.sym 16251 $abc$8097$ram.o_wb_rdt[24]_new_inv_
.sym 16252 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[14]
.sym 16253 servant.mdu_rs1[30]
.sym 16254 wb_mem_dat[22]
.sym 16256 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[3]_new_inv_
.sym 16257 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 16258 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 16259 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 16261 recieve
.sym 16262 servant.wb_dbus_ack
.sym 16263 wb_mem_dat[25]
.sym 16264 servant.mdu_rs1[31]
.sym 16266 wb_mem_rdt[22]
.sym 16276 servant.wb_timer_rdt[22]
.sym 16277 servant.wb_timer_rdt[24]
.sym 16278 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[15]
.sym 16281 recieve
.sym 16283 wb_mem_dat[22]
.sym 16287 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 16288 wb_mem_dat[25]
.sym 16289 servant.wb_dbus_ack
.sym 16293 servant.wb_timer_rdt[24]
.sym 16294 servant.mdu_rs1[30]
.sym 16295 servant.mdu_rs1[31]
.sym 16296 $abc$8097$ram.o_wb_rdt[24]_new_inv_
.sym 16300 recieve
.sym 16302 wb_mem_dat[25]
.sym 16305 wb_mem_rdt[22]
.sym 16306 servant.mdu_rs1[30]
.sym 16307 servant.mdu_rs1[31]
.sym 16308 servant.wb_timer_rdt[22]
.sym 16311 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[3]_new_inv_
.sym 16312 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 16314 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[3]
.sym 16317 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 16318 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[15]
.sym 16324 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[14]
.sym 16326 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 16327 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 16328 wb_clk_$glb_clk
.sym 16331 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 16333 wb_mem_dat[21]
.sym 16335 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 16336 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 16337 dat[21]
.sym 16338 servant.mdu_rs1[31]
.sym 16341 servant.mdu_rs1[31]
.sym 16344 $abc$8097$ram.o_wb_rdt[19]_new_inv_
.sym 16346 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[3]
.sym 16347 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[3]
.sym 16360 servant.mdu_rs1[30]
.sym 16361 $abc$8097$ram.o_wb_rdt[19]_new_inv_
.sym 16364 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6788
.sym 16375 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 16376 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 16378 servant.mdu_rs1[30]
.sym 16379 recieve
.sym 16380 wb_mem_dat[24]
.sym 16387 $abc$8097$ram.o_wb_rdt[23]_new_inv_
.sym 16396 wb_mem_dat[23]
.sym 16397 servant.wb_timer_rdt[23]
.sym 16399 servant.wb_dbus_ack
.sym 16402 servant.mdu_rs1[31]
.sym 16410 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 16411 wb_mem_dat[24]
.sym 16412 servant.wb_dbus_ack
.sym 16422 recieve
.sym 16423 wb_mem_dat[23]
.sym 16434 servant.mdu_rs1[30]
.sym 16435 $abc$8097$ram.o_wb_rdt[23]_new_inv_
.sym 16436 servant.wb_timer_rdt[23]
.sym 16437 servant.mdu_rs1[31]
.sym 16440 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 16441 servant.wb_dbus_ack
.sym 16442 wb_mem_dat[23]
.sym 16450 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 16451 wb_clk_$glb_clk
.sym 16462 wb_mem_rdt[20]
.sym 16466 dat[21]
.sym 16468 wb_mem_dat[25]
.sym 16469 wb_mem_rdt[21]
.sym 16471 recieve
.sym 16472 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[14]
.sym 16481 servant.wb_dbus_ack
.sym 16482 wb_mem_dat[22]
.sym 16497 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5629
.sym 16517 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5629
.sym 16555 $abc$8097$auto$wreduce.cc:455:run$1253[2]
.sym 16556 $abc$8097$auto$wreduce.cc:455:run$1253[3]
.sym 16557 $abc$8097$auto$wreduce.cc:455:run$1253[4]
.sym 16558 $abc$8097$auto$wreduce.cc:455:run$1253[5]
.sym 16559 $abc$8097$auto$wreduce.cc:455:run$1253[6]
.sym 16560 rx_from_ble.state[1]
.sym 16565 servant.wb_timer_rdt[20]
.sym 16567 servant.wb_timer_rdt[21]
.sym 16568 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 16570 servant.wb_timer_rdt[29]
.sym 16571 servant.wb_timer_rdt[23]
.sym 16572 servant.wb_timer_rdt[30]
.sym 16575 servant.cpu.cpu.rd_addr[4]
.sym 16576 servant.wb_timer_rdt[17]
.sym 16577 servant.wb_timer_rdt[24]
.sym 16584 servant.wb_timer_rdt[25]
.sym 16607 servant.wb_timer_rdt[4]
.sym 16608 servant.wb_timer_rdt[5]
.sym 16609 servant.wb_timer_rdt[1]
.sym 16615 servant.wb_timer_rdt[0]
.sym 16617 servant.wb_timer_rdt[6]
.sym 16618 servant.wb_timer_rdt[7]
.sym 16621 servant.wb_timer_rdt[2]
.sym 16622 servant.wb_timer_rdt[3]
.sym 16627 $nextpnr_ICESTORM_LC_13$O
.sym 16630 servant.wb_timer_rdt[0]
.sym 16633 $auto$alumacc.cc:474:replace_alu$1362.C[2]
.sym 16636 servant.wb_timer_rdt[1]
.sym 16639 $auto$alumacc.cc:474:replace_alu$1362.C[3]
.sym 16641 servant.wb_timer_rdt[2]
.sym 16643 $auto$alumacc.cc:474:replace_alu$1362.C[2]
.sym 16645 $auto$alumacc.cc:474:replace_alu$1362.C[4]
.sym 16647 servant.wb_timer_rdt[3]
.sym 16649 $auto$alumacc.cc:474:replace_alu$1362.C[3]
.sym 16651 $auto$alumacc.cc:474:replace_alu$1362.C[5]
.sym 16653 servant.wb_timer_rdt[4]
.sym 16655 $auto$alumacc.cc:474:replace_alu$1362.C[4]
.sym 16657 $auto$alumacc.cc:474:replace_alu$1362.C[6]
.sym 16659 servant.wb_timer_rdt[5]
.sym 16661 $auto$alumacc.cc:474:replace_alu$1362.C[5]
.sym 16663 $auto$alumacc.cc:474:replace_alu$1362.C[7]
.sym 16666 servant.wb_timer_rdt[6]
.sym 16667 $auto$alumacc.cc:474:replace_alu$1362.C[6]
.sym 16669 $auto$alumacc.cc:474:replace_alu$1362.C[8]
.sym 16672 servant.wb_timer_rdt[7]
.sym 16673 $auto$alumacc.cc:474:replace_alu$1362.C[7]
.sym 16675 wb_clk_$glb_clk
.sym 16676 wb_rst_$glb_sr
.sym 16688 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 16691 servant.wb_timer_rdt[11]
.sym 16694 $abc$8097$auto$rtlil.cc:1969:NotGate$7849
.sym 16695 servant.wb_timer_rdt[5]
.sym 16696 rx_from_ble.clock_count[3]
.sym 16698 rx_from_ble.clock_count[4]
.sym 16700 servant.wb_timer_rdt[20]
.sym 16701 servant.wb_timer_rdt[23]
.sym 16703 servant.wb_timer_rdt[4]
.sym 16704 rx_from_ble.clock_count[6]
.sym 16710 servant.wb_timer_rdt[6]
.sym 16712 servant.wb_timer_rdt[7]
.sym 16716 rx_from_ble.clock_count[1]
.sym 16719 servant.wb_timer_rdt[2]
.sym 16721 servant.wb_timer_rdt[3]
.sym 16722 servant.wb_timer_rdt[14]
.sym 16723 servant.wb_timer_rdt[4]
.sym 16724 servant.wb_timer_rdt[15]
.sym 16725 servant.wb_timer_rdt[5]
.sym 16726 servant.wb_timer_rdt[8]
.sym 16729 servant.wb_timer_rdt[9]
.sym 16730 rx_from_ble.clock_count[0]
.sym 16732 $abc$8097$techmap\rx_from_ble.$procmux$1048_Y[1]_new_
.sym 16735 servant.wb_timer_rdt[0]
.sym 16736 servant.wb_timer_rdt[2]
.sym 16738 rx_from_ble.data_index[1]
.sym 16740 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 16741 servant.wb_timer_rdt[16]
.sym 16743 rx_from_ble.data_index[2]
.sym 16745 servant.wb_timer_rdt[18]
.sym 16747 servant.wb_timer_rdt[7]
.sym 16749 servant.wb_timer_rdt[1]
.sym 16750 rx_from_ble.clock_count[0]
.sym 16753 $auto$alumacc.cc:474:replace_alu$1362.C[8]
.sym 16758 servant.wb_timer_rdt[8]
.sym 16761 servant.wb_timer_rdt[11]
.sym 16764 servant.wb_timer_rdt[14]
.sym 16770 servant.wb_timer_rdt[12]
.sym 16775 servant.wb_timer_rdt[9]
.sym 16776 servant.wb_timer_rdt[10]
.sym 16779 servant.wb_timer_rdt[13]
.sym 16789 servant.wb_timer_rdt[15]
.sym 16790 $auto$alumacc.cc:474:replace_alu$1362.C[9]
.sym 16793 servant.wb_timer_rdt[8]
.sym 16794 $auto$alumacc.cc:474:replace_alu$1362.C[8]
.sym 16796 $auto$alumacc.cc:474:replace_alu$1362.C[10]
.sym 16799 servant.wb_timer_rdt[9]
.sym 16800 $auto$alumacc.cc:474:replace_alu$1362.C[9]
.sym 16802 $auto$alumacc.cc:474:replace_alu$1362.C[11]
.sym 16805 servant.wb_timer_rdt[10]
.sym 16806 $auto$alumacc.cc:474:replace_alu$1362.C[10]
.sym 16808 $auto$alumacc.cc:474:replace_alu$1362.C[12]
.sym 16811 servant.wb_timer_rdt[11]
.sym 16812 $auto$alumacc.cc:474:replace_alu$1362.C[11]
.sym 16814 $auto$alumacc.cc:474:replace_alu$1362.C[13]
.sym 16816 servant.wb_timer_rdt[12]
.sym 16818 $auto$alumacc.cc:474:replace_alu$1362.C[12]
.sym 16820 $auto$alumacc.cc:474:replace_alu$1362.C[14]
.sym 16823 servant.wb_timer_rdt[13]
.sym 16824 $auto$alumacc.cc:474:replace_alu$1362.C[13]
.sym 16826 $auto$alumacc.cc:474:replace_alu$1362.C[15]
.sym 16829 servant.wb_timer_rdt[14]
.sym 16830 $auto$alumacc.cc:474:replace_alu$1362.C[14]
.sym 16832 $auto$alumacc.cc:474:replace_alu$1362.C[16]
.sym 16834 servant.wb_timer_rdt[15]
.sym 16836 $auto$alumacc.cc:474:replace_alu$1362.C[15]
.sym 16838 wb_clk_$glb_clk
.sym 16839 wb_rst_$glb_sr
.sym 16840 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 16841 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[2]
.sym 16843 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[1]
.sym 16844 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[25]_new_
.sym 16845 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[22]_new_
.sym 16846 servant.wb_timer_rdt[0]
.sym 16847 $abc$8097$new_n1039_
.sym 16850 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 16851 servant.wb_timer_rdt[26]
.sym 16852 wb_mem_dat[0]
.sym 16854 servant.wb_timer_rdt[13]
.sym 16856 servant.wb_timer_rdt[29]
.sym 16857 rx_from_ble.clock_count[4]
.sym 16858 servant.wb_timer_rdt[10]
.sym 16859 rx_from_ble.clock_count[6]
.sym 16860 servant.wb_timer_rdt[11]
.sym 16861 rx_from_ble.clock_count[3]
.sym 16862 servant.wb_timer_rdt[12]
.sym 16863 rx_from_ble.clock_count[5]
.sym 16864 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[5]_new_inv_
.sym 16865 servant.wb_timer_rdt[30]
.sym 16867 servant.wb_timer_rdt[31]
.sym 16869 servant.wb_timer_rdt[24]
.sym 16870 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4735[2]_new_inv_
.sym 16871 rx_from_ble.clock_count[2]
.sym 16873 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 16874 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 16875 servant.wb_timer_rdt[1]
.sym 16876 $auto$alumacc.cc:474:replace_alu$1362.C[16]
.sym 16881 servant.wb_timer_rdt[16]
.sym 16884 servant.wb_timer_rdt[19]
.sym 16886 servant.wb_timer_rdt[21]
.sym 16893 servant.wb_timer_rdt[20]
.sym 16896 servant.wb_timer_rdt[23]
.sym 16899 servant.wb_timer_rdt[18]
.sym 16903 servant.wb_timer_rdt[22]
.sym 16906 servant.wb_timer_rdt[17]
.sym 16913 $auto$alumacc.cc:474:replace_alu$1362.C[17]
.sym 16916 servant.wb_timer_rdt[16]
.sym 16917 $auto$alumacc.cc:474:replace_alu$1362.C[16]
.sym 16919 $auto$alumacc.cc:474:replace_alu$1362.C[18]
.sym 16921 servant.wb_timer_rdt[17]
.sym 16923 $auto$alumacc.cc:474:replace_alu$1362.C[17]
.sym 16925 $auto$alumacc.cc:474:replace_alu$1362.C[19]
.sym 16928 servant.wb_timer_rdt[18]
.sym 16929 $auto$alumacc.cc:474:replace_alu$1362.C[18]
.sym 16931 $auto$alumacc.cc:474:replace_alu$1362.C[20]
.sym 16934 servant.wb_timer_rdt[19]
.sym 16935 $auto$alumacc.cc:474:replace_alu$1362.C[19]
.sym 16937 $auto$alumacc.cc:474:replace_alu$1362.C[21]
.sym 16939 servant.wb_timer_rdt[20]
.sym 16941 $auto$alumacc.cc:474:replace_alu$1362.C[20]
.sym 16943 $auto$alumacc.cc:474:replace_alu$1362.C[22]
.sym 16946 servant.wb_timer_rdt[21]
.sym 16947 $auto$alumacc.cc:474:replace_alu$1362.C[21]
.sym 16949 $auto$alumacc.cc:474:replace_alu$1362.C[23]
.sym 16952 servant.wb_timer_rdt[22]
.sym 16953 $auto$alumacc.cc:474:replace_alu$1362.C[22]
.sym 16955 $auto$alumacc.cc:474:replace_alu$1362.C[24]
.sym 16957 servant.wb_timer_rdt[23]
.sym 16959 $auto$alumacc.cc:474:replace_alu$1362.C[23]
.sym 16961 wb_clk_$glb_clk
.sym 16962 wb_rst_$glb_sr
.sym 16963 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[0]
.sym 16964 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[27]_new_
.sym 16965 servant.timer.mtimecmp[0]
.sym 16966 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[17]_new_
.sym 16967 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6413
.sym 16968 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[21]_new_
.sym 16969 servant.timer.mtimecmp[8]
.sym 16970 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[30]_new_
.sym 16976 servant.wb_timer_rdt[0]
.sym 16977 servant.wb_timer_rdt[21]
.sym 16978 adr[6]
.sym 16979 servant.wb_timer_rdt[17]
.sym 16980 $abc$8097$new_n1039_
.sym 16981 servant.timer.mtimecmp[2]
.sym 16982 adr[2]
.sym 16983 servant.wb_timer_rdt[19]
.sym 16984 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[2]
.sym 16986 wb_mem_dat[7]
.sym 16988 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4831[2]_new_inv_
.sym 16991 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[25]_new_
.sym 16992 servant.cpu.cpu.rd_addr[3]
.sym 16993 servant.wb_timer_rdt[31]
.sym 16994 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4823[2]_new_inv_
.sym 16995 wb_mem_dat[2]
.sym 16996 servant.cpu.cpu.rd_addr[2]
.sym 16997 servant.wb_timer_rdt[25]
.sym 16999 $auto$alumacc.cc:474:replace_alu$1362.C[24]
.sym 17008 servant.wb_timer_rdt[28]
.sym 17009 servant.wb_timer_rdt[29]
.sym 17012 servant.wb_timer_rdt[24]
.sym 17013 servant.wb_timer_rdt[25]
.sym 17023 servant.wb_timer_rdt[27]
.sym 17027 servant.wb_timer_rdt[31]
.sym 17030 servant.wb_timer_rdt[26]
.sym 17034 servant.wb_timer_rdt[30]
.sym 17036 $auto$alumacc.cc:474:replace_alu$1362.C[25]
.sym 17038 servant.wb_timer_rdt[24]
.sym 17040 $auto$alumacc.cc:474:replace_alu$1362.C[24]
.sym 17042 $auto$alumacc.cc:474:replace_alu$1362.C[26]
.sym 17044 servant.wb_timer_rdt[25]
.sym 17046 $auto$alumacc.cc:474:replace_alu$1362.C[25]
.sym 17048 $auto$alumacc.cc:474:replace_alu$1362.C[27]
.sym 17050 servant.wb_timer_rdt[26]
.sym 17052 $auto$alumacc.cc:474:replace_alu$1362.C[26]
.sym 17054 $auto$alumacc.cc:474:replace_alu$1362.C[28]
.sym 17057 servant.wb_timer_rdt[27]
.sym 17058 $auto$alumacc.cc:474:replace_alu$1362.C[27]
.sym 17060 $auto$alumacc.cc:474:replace_alu$1362.C[29]
.sym 17063 servant.wb_timer_rdt[28]
.sym 17064 $auto$alumacc.cc:474:replace_alu$1362.C[28]
.sym 17066 $auto$alumacc.cc:474:replace_alu$1362.C[30]
.sym 17069 servant.wb_timer_rdt[29]
.sym 17070 $auto$alumacc.cc:474:replace_alu$1362.C[29]
.sym 17072 $auto$alumacc.cc:474:replace_alu$1362.C[31]
.sym 17074 servant.wb_timer_rdt[30]
.sym 17076 $auto$alumacc.cc:474:replace_alu$1362.C[30]
.sym 17079 servant.wb_timer_rdt[31]
.sym 17082 $auto$alumacc.cc:474:replace_alu$1362.C[31]
.sym 17084 wb_clk_$glb_clk
.sym 17085 wb_rst_$glb_sr
.sym 17086 $abc$8097$new_n1188_
.sym 17087 $abc$8097$new_n1087_
.sym 17088 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[1]
.sym 17089 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[0]
.sym 17090 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[1]_new_inv_
.sym 17091 servant.wb_timer_rdt[1]
.sym 17092 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[49]_new_
.sym 17093 $abc$8097$techmap$techmap1583\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 17097 servant.cpu.cpu.csr.mcause3_0[3]
.sym 17098 dat[12]
.sym 17099 servant.timer.mtimecmp[8]
.sym 17100 wb_mem_dat[8]
.sym 17101 adr[3]
.sym 17103 rx_from_ble.data_index[1]
.sym 17104 servant.wb_timer_rdt[26]
.sym 17105 rx_from_ble.data_index[2]
.sym 17106 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[15]
.sym 17107 servant.wb_timer_rdt[22]
.sym 17108 servant.wb_timer_rdt[28]
.sym 17109 servant.timer.mtimecmp[0]
.sym 17111 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[3]
.sym 17112 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[7]
.sym 17115 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[3]
.sym 17118 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 17119 servant.wb_timer_rdt[30]
.sym 17120 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[30]_new_
.sym 17127 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[3]
.sym 17129 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 17131 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[19]_new_
.sym 17132 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 17133 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 17134 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[53]_new_
.sym 17136 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[8]
.sym 17137 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[5]
.sym 17139 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[3]
.sym 17140 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[21]_new_
.sym 17144 $abc$8097$new_n1200_
.sym 17146 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 17148 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4831[2]_new_inv_
.sym 17149 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 17151 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[5]
.sym 17153 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[51]_new_
.sym 17154 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4823[2]_new_inv_
.sym 17156 $abc$8097$new_n1212_
.sym 17157 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 17158 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[5]
.sym 17160 $abc$8097$new_n1212_
.sym 17161 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[53]_new_
.sym 17162 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[21]_new_
.sym 17163 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4831[2]_new_inv_
.sym 17166 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 17167 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 17168 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[3]
.sym 17169 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 17174 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 17175 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 17178 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 17179 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[8]
.sym 17186 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[3]
.sym 17187 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 17190 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 17191 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 17192 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[5]
.sym 17193 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[5]
.sym 17196 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4823[2]_new_inv_
.sym 17197 $abc$8097$new_n1200_
.sym 17198 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[19]_new_
.sym 17199 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[51]_new_
.sym 17204 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[5]
.sym 17205 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 17209 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[57]_new_
.sym 17210 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[61]_new_
.sym 17211 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[58]_new_
.sym 17212 $abc$8097$new_n1375_
.sym 17213 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[55]_new_
.sym 17214 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[10]_new_inv_
.sym 17215 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[26]_new_
.sym 17216 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[9]_new_inv_
.sym 17218 servant.wb_timer_rdt[25]
.sym 17219 $abc$8097$ram.o_wb_rdt[15]_new_inv_
.sym 17221 servant.wb_timer_rdt[20]
.sym 17223 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 17224 wb_mem_dat[1]
.sym 17225 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[5]
.sym 17226 $abc$8097$techmap$techmap1583\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 17228 servant.wb_timer_rdt[27]
.sym 17229 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 17233 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[9]
.sym 17234 rx_from_ble.data_index[2]
.sym 17235 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 17236 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[24]_new_
.sym 17237 clock_gen.pll.rst_reg[1]
.sym 17239 rx_from_ble.data_index[1]
.sym 17240 servant.wb_timer_rdt[7]
.sym 17241 dat[11]
.sym 17243 servant.wb_timer_rdt[18]
.sym 17244 servant.wb_timer_rdt[16]
.sym 17251 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[9]
.sym 17252 servant.wb_timer_rdt[10]
.sym 17253 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 17254 $abc$8097$ram.o_wb_rdt[10]_new_inv_
.sym 17256 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[10]
.sym 17257 servant.mdu_rs1[30]
.sym 17259 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 17260 wb_mem_dat[11]
.sym 17261 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[10]
.sym 17263 $abc$8097$ram.o_wb_rdt[9]_new_inv_
.sym 17266 servant.mdu_rs1[31]
.sym 17267 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 17268 servant.wb_dbus_ack
.sym 17269 wb_mem_dat[12]
.sym 17270 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 17271 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[10]_new_inv_
.sym 17273 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 17274 servant.mdu_rs1[31]
.sym 17275 wb_mem_dat[10]
.sym 17276 servant.wb_timer_rdt[9]
.sym 17278 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 17280 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 17281 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[9]_new_inv_
.sym 17283 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[10]
.sym 17284 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 17285 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 17286 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 17289 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 17290 servant.wb_dbus_ack
.sym 17291 wb_mem_dat[11]
.sym 17295 servant.wb_dbus_ack
.sym 17297 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 17298 wb_mem_dat[12]
.sym 17301 servant.mdu_rs1[30]
.sym 17302 $abc$8097$ram.o_wb_rdt[9]_new_inv_
.sym 17303 servant.wb_timer_rdt[9]
.sym 17304 servant.mdu_rs1[31]
.sym 17308 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[10]_new_inv_
.sym 17309 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[10]
.sym 17310 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 17313 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 17315 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[9]
.sym 17316 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[9]_new_inv_
.sym 17319 $abc$8097$ram.o_wb_rdt[10]_new_inv_
.sym 17320 servant.mdu_rs1[30]
.sym 17321 servant.wb_timer_rdt[10]
.sym 17322 servant.mdu_rs1[31]
.sym 17325 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 17326 servant.wb_dbus_ack
.sym 17328 wb_mem_dat[10]
.sym 17329 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 17330 wb_clk_$glb_clk
.sym 17332 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[7]_new_inv_
.sym 17333 $abc$8097$new_n1229_
.sym 17334 $abc$8097$new_n1217_
.sym 17335 $abc$8097$new_n1223_
.sym 17336 $abc$8097$new_n1381_
.sym 17337 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[23]_new_
.sym 17338 $abc$8097$new_n1193_
.sym 17339 $abc$8097$new_n1205_
.sym 17342 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 17344 servant.wb_timer_rdt[28]
.sym 17345 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5933
.sym 17347 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 17348 wb_mem_dat[10]
.sym 17349 wb_mem_dat[3]
.sym 17350 wb_mem_dat[11]
.sym 17352 dat[8]
.sym 17353 dat[5]
.sym 17354 servant.wb_timer_rdt[29]
.sym 17355 dat[0]
.sym 17356 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 17357 wb_mem_dat[11]
.sym 17358 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 17359 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[2]
.sym 17360 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 17361 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4735[2]_new_inv_
.sym 17363 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 17364 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 17365 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 17366 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 17373 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[62]_new_
.sym 17374 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 17376 servant.cpu.cpu.rd_addr[4]
.sym 17377 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 17378 $abc$8097$ram.o_wb_rdt[9]_new_inv_
.sym 17379 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 17380 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 17382 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 17383 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[56]_new_
.sym 17384 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6743
.sym 17385 $abc$8097$ram.o_wb_rdt[10]_new_inv_
.sym 17386 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 17388 $abc$8097$new_n1368_
.sym 17390 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 17391 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 17392 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[30]_new_
.sym 17393 servant.cpu.cpu.rd_addr[3]
.sym 17394 $abc$8097$new_n1242_
.sym 17395 servant.wb_ibus_ack
.sym 17396 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[24]_new_
.sym 17399 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 17400 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4903[2]_new_inv_
.sym 17401 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 17404 $abc$8097$new_n1367_
.sym 17406 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 17407 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 17412 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[56]_new_
.sym 17413 $abc$8097$new_n1367_
.sym 17414 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[24]_new_
.sym 17415 $abc$8097$new_n1368_
.sym 17419 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 17420 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 17424 $abc$8097$new_n1242_
.sym 17425 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[62]_new_
.sym 17426 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[30]_new_
.sym 17427 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4903[2]_new_inv_
.sym 17431 $abc$8097$ram.o_wb_rdt[10]_new_inv_
.sym 17432 servant.wb_ibus_ack
.sym 17433 servant.cpu.cpu.rd_addr[4]
.sym 17436 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 17437 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 17438 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 17439 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 17442 servant.wb_ibus_ack
.sym 17444 servant.cpu.cpu.rd_addr[3]
.sym 17445 $abc$8097$ram.o_wb_rdt[9]_new_inv_
.sym 17448 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 17449 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 17450 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 17451 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 17452 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6743
.sym 17453 wb_clk_$glb_clk
.sym 17455 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[59]_new_
.sym 17456 $abc$8097$new_n1389_
.sym 17457 $abc$8097$new_n1388_
.sym 17458 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[1]
.sym 17459 $abc$8097$new_n1224_
.sym 17460 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[48]_new_
.sym 17461 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[11]_new_inv_
.sym 17462 $abc$8097$new_n1367_
.sym 17466 servant.wb_timer_rdt[20]
.sym 17467 wb_mem_rdt[14]
.sym 17468 dat[7]
.sym 17469 $abc$8097$techmap$techmap1595\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 17470 adr[2]
.sym 17471 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[5]
.sym 17472 servant.wb_timer_rdt[27]
.sym 17473 $PACKER_VCC_NET
.sym 17474 adr[4]
.sym 17475 servant.wb_dbus_ack
.sym 17476 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 17477 $PACKER_VCC_NET
.sym 17478 $abc$8097$new_n1217_
.sym 17479 dat[11]
.sym 17480 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4831[2]_new_inv_
.sym 17481 servant.wb_ibus_ack
.sym 17482 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[61]_new_
.sym 17483 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 17484 servant.cpu.cpu.rd_addr[3]
.sym 17485 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 17486 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4903[2]_new_inv_
.sym 17487 adr[8]
.sym 17488 servant.cpu.cpu.rd_addr[2]
.sym 17489 servant.wb_timer_rdt[25]
.sym 17490 servant.wb_timer_rdt[31]
.sym 17496 $abc$8097$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 17499 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[15]_new_inv_
.sym 17500 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 17502 recieve
.sym 17504 servant.wb_ibus_ack
.sym 17505 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 17507 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6743
.sym 17509 clock_gen.pll.rst_reg[1]
.sym 17510 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[11]
.sym 17513 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 17516 servant.mdu_rs1[30]
.sym 17517 wb_mem_dat[11]
.sym 17518 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[11]_new_inv_
.sym 17519 servant.cpu.cpu.immdec.imm30_25[0]
.sym 17520 servant.mdu_rs1[31]
.sym 17522 servant.wb_timer_rdt[11]
.sym 17525 $abc$8097$ram.o_wb_rdt[11]_new_inv_
.sym 17526 servant.wb_dbus_we
.sym 17529 servant.mdu_rs1[30]
.sym 17530 servant.wb_timer_rdt[11]
.sym 17531 $abc$8097$ram.o_wb_rdt[11]_new_inv_
.sym 17532 servant.mdu_rs1[31]
.sym 17536 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 17537 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[15]_new_inv_
.sym 17538 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 17541 clock_gen.pll.rst_reg[1]
.sym 17542 servant.wb_dbus_we
.sym 17543 $abc$8097$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 17544 servant.mdu_rs1[31]
.sym 17547 servant.cpu.cpu.immdec.imm30_25[0]
.sym 17548 $abc$8097$ram.o_wb_rdt[11]_new_inv_
.sym 17549 servant.wb_ibus_ack
.sym 17553 recieve
.sym 17556 wb_mem_dat[11]
.sym 17559 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[11]
.sym 17560 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[11]_new_inv_
.sym 17562 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 17566 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 17571 servant.wb_dbus_we
.sym 17572 $abc$8097$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 17573 servant.mdu_rs1[31]
.sym 17574 servant.mdu_rs1[30]
.sym 17575 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6743
.sym 17576 wb_clk_$glb_clk
.sym 17578 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4871[2]_new_inv_
.sym 17579 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[16]_new_
.sym 17580 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4735[2]_new_inv_
.sym 17581 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[13]_new_inv_
.sym 17582 $abc$8097$new_n1182_
.sym 17583 $abc$8097$new_n1236_
.sym 17584 $abc$8097$new_n1235_
.sym 17585 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[0]_new_inv_
.sym 17588 servant.wb_timer_rdt[21]
.sym 17590 $abc$8097$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 17591 servant.wb_timer_rdt[22]
.sym 17592 servant.wb_timer_rdt[9]
.sym 17593 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[15]_new_inv_
.sym 17594 $abc$8097$ram.o_wb_rdt[15]_new_inv_
.sym 17596 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6125
.sym 17597 dat[19]
.sym 17600 dat[11]
.sym 17602 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[0]
.sym 17603 servant.cpu.cpu.branch_op
.sym 17604 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 17605 servant.cpu.cpu.immdec.imm30_25[0]
.sym 17606 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[0]
.sym 17609 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 17610 wb_mem_rdt[13]
.sym 17611 servant.wb_dbus_we
.sym 17612 servant.wb_timer_rdt[30]
.sym 17613 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[1]
.sym 17620 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 17621 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 17622 $abc$8097$ram.we[0]_new_
.sym 17623 $abc$8097$new_n1177_
.sym 17625 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 17628 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 17629 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[13]
.sym 17632 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 17633 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 17634 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 17635 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 17636 $abc$8097$ram.we[1]_new_
.sym 17638 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[13]_new_inv_
.sym 17639 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 17645 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 17646 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 17647 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 17652 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 17653 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[13]_new_inv_
.sym 17655 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[13]
.sym 17658 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 17659 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 17661 $abc$8097$new_n1177_
.sym 17666 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 17670 $abc$8097$ram.we[0]_new_
.sym 17671 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 17672 $abc$8097$ram.we[1]_new_
.sym 17676 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 17677 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 17678 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 17679 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 17684 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 17688 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 17689 $abc$8097$ram.we[0]_new_
.sym 17691 $abc$8097$ram.we[1]_new_
.sym 17694 $abc$8097$ram.we[0]_new_
.sym 17696 $abc$8097$ram.we[1]_new_
.sym 17697 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 17699 wb_clk_$glb_clk
.sym 17701 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4831[2]_new_inv_
.sym 17702 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[1]
.sym 17703 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4823[2]_new_inv_
.sym 17704 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4903[2]_new_inv_
.sym 17705 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 17706 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 17707 dat[14]
.sym 17708 $abc$8097$new_n1181_
.sym 17711 servant.wb_timer_rdt[29]
.sym 17713 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[4]
.sym 17714 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[29]_new_
.sym 17715 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 17716 wb_mem_dat[13]
.sym 17717 adr[7]
.sym 17720 wb_mem_dat[9]
.sym 17721 servant.wb_timer_rdt[23]
.sym 17722 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 17725 servant.wb_timer_rdt[16]
.sym 17726 dat[31]
.sym 17727 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6914
.sym 17729 dat[8]
.sym 17730 servant.cpu.rreg0[0]
.sym 17731 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 17732 servant.wb_timer_rdt[16]
.sym 17733 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6914
.sym 17734 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[12]
.sym 17735 servant.wb_timer_rdt[18]
.sym 17736 wb_mem_dat[17]
.sym 17744 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6914
.sym 17745 $abc$8097$new_n1015_
.sym 17746 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 17747 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 17748 servant.cpu.cpu.new_irq
.sym 17750 $abc$8097$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$278_Y_new_inv_
.sym 17751 $abc$8097$ram.we[1]_new_
.sym 17752 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 17755 $abc$8097$new_n1686_
.sym 17756 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 17760 servant.cpu.cpu.csr.mcause3_0[2]
.sym 17762 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 17763 servant.cpu.cpu.branch_op
.sym 17765 servant.cpu.cpu.state.misalign_trap_sync
.sym 17767 servant.cpu.cpu.csr.mcause3_0[1]
.sym 17769 $abc$8097$ram.we[0]_new_
.sym 17770 servant.cpu.cpu.csr.mcause3_0[3]
.sym 17771 servant.wb_dbus_we
.sym 17773 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[1]
.sym 17776 $abc$8097$new_n1015_
.sym 17777 servant.cpu.cpu.new_irq
.sym 17778 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 17781 $abc$8097$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$278_Y_new_inv_
.sym 17784 $abc$8097$new_n1686_
.sym 17787 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 17788 servant.cpu.cpu.branch_op
.sym 17789 servant.cpu.cpu.new_irq
.sym 17790 servant.cpu.cpu.csr.mcause3_0[3]
.sym 17793 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 17796 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[1]
.sym 17800 $abc$8097$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$278_Y_new_inv_
.sym 17801 servant.cpu.cpu.csr.mcause3_0[1]
.sym 17802 servant.cpu.cpu.state.misalign_trap_sync
.sym 17805 servant.cpu.cpu.state.misalign_trap_sync
.sym 17806 servant.cpu.cpu.csr.mcause3_0[2]
.sym 17807 servant.cpu.cpu.branch_op
.sym 17808 servant.wb_dbus_we
.sym 17811 $abc$8097$ram.we[1]_new_
.sym 17812 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 17813 $abc$8097$ram.we[0]_new_
.sym 17818 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 17821 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6914
.sym 17822 wb_clk_$glb_clk
.sym 17825 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 17826 $abc$8097$techmap$techmap1598\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 17827 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 17828 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 17830 dat[17]
.sym 17834 servant.wb_timer_rdt[23]
.sym 17835 servant.wb_timer_rdt[30]
.sym 17836 adr[4]
.sym 17837 dat[8]
.sym 17838 recieve
.sym 17839 dat[15]
.sym 17840 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 17842 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 17845 adr[3]
.sym 17848 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 17849 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 17850 dat[16]
.sym 17851 servant.cpu.cpu.state.misalign_trap_sync
.sym 17852 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 17853 servant.cpu.cpu.ebreak
.sym 17854 servant.cpu.rreg0[4]
.sym 17855 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 17856 servant.cpu.rreg0[0]
.sym 17859 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 17866 wb_mem_rdt[14]
.sym 17867 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 17869 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 17870 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 17873 wb_mem_rdt[12]
.sym 17877 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 17878 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 17881 servant.cpu.rreg0[0]
.sym 17882 wb_mem_rdt[13]
.sym 17883 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6788
.sym 17885 servant.cpu.rreg0[1]
.sym 17886 $abc$8097$ram.o_wb_rdt[15]_new_inv_
.sym 17889 wb_mem_rdt[20]
.sym 17891 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 17892 servant.wb_ibus_ack
.sym 17894 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[12]
.sym 17896 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 17898 servant.wb_ibus_ack
.sym 17900 servant.cpu.rreg0[1]
.sym 17901 $abc$8097$ram.o_wb_rdt[15]_new_inv_
.sym 17905 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[12]
.sym 17907 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 17911 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 17912 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 17916 wb_mem_rdt[20]
.sym 17917 servant.wb_ibus_ack
.sym 17918 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 17922 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 17924 servant.wb_ibus_ack
.sym 17925 wb_mem_rdt[12]
.sym 17928 wb_mem_rdt[14]
.sym 17929 servant.wb_ibus_ack
.sym 17931 servant.cpu.rreg0[0]
.sym 17934 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 17936 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 17940 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 17941 servant.wb_ibus_ack
.sym 17942 wb_mem_rdt[13]
.sym 17944 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6788
.sym 17945 wb_clk_$glb_clk
.sym 17947 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 17948 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4695[2]_new_inv_
.sym 17949 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[66]_new_
.sym 17950 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[18]_new_
.sym 17951 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[29]_new_
.sym 17952 wb_mem_dat[16]
.sym 17953 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 17954 dat[16]
.sym 17957 dat[21]
.sym 17960 dat[18]
.sym 17962 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 17964 servant.wb_dbus_ack
.sym 17969 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 17971 $abc$8097$new_n1427_
.sym 17972 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[12]
.sym 17973 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 17974 servant.wb_timer_rdt[25]
.sym 17975 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[13]
.sym 17976 dat[26]
.sym 17977 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 17978 servant.wb_ibus_ack
.sym 17979 adr[8]
.sym 17980 servant.mdu_rs1[30]
.sym 17982 servant.wb_timer_rdt[31]
.sym 17988 $abc$8097$new_n1473_
.sym 17989 $abc$8097$new_n1427_
.sym 17990 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 17991 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 17992 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 17993 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 17994 $abc$8097$new_n1472_
.sym 17995 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[2]_new_inv_
.sym 17996 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 17997 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[60]_new_
.sym 17998 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[93]_new_
.sym 17999 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6914
.sym 18000 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 18001 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[2]
.sym 18002 $abc$8097$new_n1413_
.sym 18003 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 18005 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4695[2]_new_inv_
.sym 18006 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4727[1]_new_inv_
.sym 18007 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[18]_new_
.sym 18008 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[29]_new_
.sym 18009 $abc$8097$new_n1435_
.sym 18010 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[25]_new_
.sym 18011 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[28]_new_
.sym 18012 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$272_Y_new_
.sym 18013 servant.cpu.cpu.ebreak
.sym 18014 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[66]_new_
.sym 18015 $abc$8097$new_n1428_
.sym 18017 $abc$8097$new_n1015_
.sym 18018 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 18019 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[57]_new_
.sym 18022 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 18023 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 18027 $abc$8097$new_n1435_
.sym 18028 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4727[1]_new_inv_
.sym 18029 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[93]_new_
.sym 18030 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[29]_new_
.sym 18033 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[57]_new_
.sym 18034 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4695[2]_new_inv_
.sym 18035 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[25]_new_
.sym 18036 $abc$8097$new_n1413_
.sym 18039 $abc$8097$new_n1427_
.sym 18040 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[60]_new_
.sym 18041 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[28]_new_
.sym 18042 $abc$8097$new_n1428_
.sym 18045 servant.cpu.cpu.ebreak
.sym 18046 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$272_Y_new_
.sym 18047 $abc$8097$new_n1015_
.sym 18048 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 18051 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[2]_new_inv_
.sym 18053 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 18054 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[2]
.sym 18057 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 18058 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 18059 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 18060 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 18063 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[18]_new_
.sym 18064 $abc$8097$new_n1473_
.sym 18065 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[66]_new_
.sym 18066 $abc$8097$new_n1472_
.sym 18067 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6914
.sym 18068 wb_clk_$glb_clk
.sym 18070 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[1]
.sym 18071 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4599[2]_new_inv_
.sym 18072 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[0]
.sym 18073 $abc$8097$new_n1428_
.sym 18074 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[75]_new_
.sym 18075 $abc$8097$new_n1435_
.sym 18076 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[25]_new_
.sym 18077 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[28]_new_
.sym 18079 servant.wb_timer_rdt[17]
.sym 18083 adr[3]
.sym 18084 servant.mdu_rs1[31]
.sym 18085 dat[28]
.sym 18086 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[13]_new_inv_
.sym 18087 dat[12]
.sym 18090 wb_mem_dat[24]
.sym 18092 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 18094 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[0]
.sym 18095 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[9]_new_inv_
.sym 18101 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[1]
.sym 18103 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 18104 servant.cpu.cpu.immdec.imm30_25[0]
.sym 18111 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[0]
.sym 18112 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[0]
.sym 18113 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6788
.sym 18114 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[49]_new_
.sym 18116 $abc$8097$ram.o_wb_rdt[18]_new_inv_
.sym 18117 $abc$8097$new_n1466_
.sym 18119 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[0]
.sym 18120 $abc$8097$new_n1459_
.sym 18121 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[80]_new_
.sym 18122 servant.cpu.rreg0[4]
.sym 18123 $abc$8097$ram.o_wb_rdt[17]_new_inv_
.sym 18124 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 18125 servant.cpu.rreg0[2]
.sym 18126 $abc$8097$ram.o_wb_rdt[19]_new_inv_
.sym 18127 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[17]_new_
.sym 18128 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4599[2]_new_inv_
.sym 18130 $abc$8097$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$462_Y_new_inv_
.sym 18133 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 18134 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[16]_new_
.sym 18135 servant.cpu.rreg0[3]
.sym 18136 $abc$8097$ram.o_wb_rdt[16]_new_inv_
.sym 18137 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 18138 servant.wb_ibus_ack
.sym 18139 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[0]_new_inv_
.sym 18142 $abc$8097$new_n1458_
.sym 18144 servant.wb_ibus_ack
.sym 18146 servant.cpu.rreg0[4]
.sym 18147 $abc$8097$ram.o_wb_rdt[18]_new_inv_
.sym 18150 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[0]
.sym 18152 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[0]_new_inv_
.sym 18153 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 18156 servant.wb_ibus_ack
.sym 18158 $abc$8097$ram.o_wb_rdt[16]_new_inv_
.sym 18159 servant.cpu.rreg0[2]
.sym 18163 $abc$8097$ram.o_wb_rdt[19]_new_inv_
.sym 18164 $abc$8097$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$462_Y_new_inv_
.sym 18165 servant.wb_ibus_ack
.sym 18168 $abc$8097$new_n1458_
.sym 18169 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[16]_new_
.sym 18170 $abc$8097$new_n1459_
.sym 18171 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[80]_new_
.sym 18174 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[49]_new_
.sym 18175 $abc$8097$new_n1466_
.sym 18176 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4599[2]_new_inv_
.sym 18177 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[17]_new_
.sym 18180 servant.wb_ibus_ack
.sym 18181 servant.cpu.rreg0[3]
.sym 18183 $abc$8097$ram.o_wb_rdt[17]_new_inv_
.sym 18186 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[0]
.sym 18187 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[0]
.sym 18188 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 18189 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 18190 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6788
.sym 18191 wb_clk_$glb_clk
.sym 18193 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[17]_new_
.sym 18194 wb_mem_dat[29]
.sym 18195 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[69]_new_
.sym 18196 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[78]_new_
.sym 18197 dat[31]
.sym 18198 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[20]_new_
.sym 18199 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[68]_new_
.sym 18200 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[16]_new_
.sym 18205 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[0]
.sym 18207 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[80]_new_
.sym 18208 wb_mem_dat[23]
.sym 18210 dat[23]
.sym 18213 $abc$8097$new_n1466_
.sym 18215 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[0]
.sym 18216 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[0]
.sym 18217 $abc$8097$ram.o_wb_rdt[17]_new_inv_
.sym 18218 dat[31]
.sym 18219 $abc$8097$ram.we[3]_new_
.sym 18222 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[13]
.sym 18223 dat[30]
.sym 18234 $abc$8097$ram.o_wb_rdt[29]_new_inv_
.sym 18235 servant.mdu_rs1[31]
.sym 18239 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[1]_new_inv_
.sym 18240 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[12]
.sym 18242 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 18243 wb_mem_rdt[30]
.sym 18244 recieve
.sym 18245 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[9]
.sym 18246 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[75]_new_
.sym 18247 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4711[1]_new_inv_
.sym 18248 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[12]_new_inv_
.sym 18250 servant.wb_dbus_ack
.sym 18251 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 18254 wb_mem_dat[31]
.sym 18255 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[9]_new_inv_
.sym 18256 servant.wb_timer_rdt[29]
.sym 18257 servant.mdu_rs1[30]
.sym 18258 servant.wb_timer_rdt[30]
.sym 18259 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[27]_new_
.sym 18261 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[1]
.sym 18262 $abc$8097$new_n1421_
.sym 18263 wb_mem_dat[30]
.sym 18265 servant.mdu_rs1[30]
.sym 18267 wb_mem_rdt[30]
.sym 18268 servant.mdu_rs1[31]
.sym 18269 servant.mdu_rs1[30]
.sym 18270 servant.wb_timer_rdt[30]
.sym 18273 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[12]_new_inv_
.sym 18274 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[12]
.sym 18275 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 18279 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[9]
.sym 18280 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 18282 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[9]_new_inv_
.sym 18285 servant.mdu_rs1[30]
.sym 18286 $abc$8097$ram.o_wb_rdt[29]_new_inv_
.sym 18287 servant.mdu_rs1[31]
.sym 18288 servant.wb_timer_rdt[29]
.sym 18292 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[1]_new_inv_
.sym 18293 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[1]
.sym 18294 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 18297 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 18298 wb_mem_dat[31]
.sym 18300 servant.wb_dbus_ack
.sym 18303 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[27]_new_
.sym 18304 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[75]_new_
.sym 18305 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4711[1]_new_inv_
.sym 18306 $abc$8097$new_n1421_
.sym 18309 recieve
.sym 18310 wb_mem_dat[30]
.sym 18313 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 18314 wb_clk_$glb_clk
.sym 18316 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[22]_new_
.sym 18317 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[27]_new_
.sym 18318 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[24]_new_
.sym 18319 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[0]
.sym 18320 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[26]_new_
.sym 18321 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[21]_new_
.sym 18322 dat[20]
.sym 18323 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[1]
.sym 18324 servant.wb_timer_rdt[26]
.sym 18328 wb_mem_dat[31]
.sym 18330 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 18331 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[9]
.sym 18332 $abc$8097$ram.o_wb_rdt[28]_new_inv_
.sym 18333 dat[27]
.sym 18334 $abc$8097$ram.o_wb_rdt[25]_new_inv_
.sym 18335 adr[3]
.sym 18336 adr[4]
.sym 18337 servant.mdu_rs1[30]
.sym 18338 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[8]
.sym 18339 dat[26]
.sym 18341 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[26]_new_
.sym 18343 dat[21]
.sym 18347 wb_mem_dat[30]
.sym 18351 wb_mem_dat[21]
.sym 18358 servant.cpu.cpu.immdec.imm30_25[2]
.sym 18359 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6878
.sym 18360 servant.cpu.cpu.immdec.imm30_25[1]
.sym 18363 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[3]
.sym 18364 $abc$8097$ram.o_wb_rdt[27]_new_inv_
.sym 18366 $abc$8097$ram.o_wb_rdt[28]_new_inv_
.sym 18367 $abc$8097$ram.o_wb_rdt[25]_new_inv_
.sym 18368 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[11]
.sym 18370 servant.wb_ibus_ack
.sym 18371 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[11]_new_inv_
.sym 18372 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[13]_new_inv_
.sym 18373 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 18375 wb_mem_rdt[26]
.sym 18377 servant.cpu.cpu.immdec.imm30_25[5]
.sym 18379 servant.cpu.cpu.immdec.imm30_25[3]
.sym 18381 $abc$8097$ram.o_wb_rdt[29]_new_inv_
.sym 18382 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[13]
.sym 18383 servant.cpu.cpu.immdec.imm30_25[4]
.sym 18387 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 18390 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[13]_new_inv_
.sym 18391 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 18392 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[13]
.sym 18396 $abc$8097$ram.o_wb_rdt[27]_new_inv_
.sym 18397 servant.wb_ibus_ack
.sym 18399 servant.cpu.cpu.immdec.imm30_25[3]
.sym 18402 servant.wb_ibus_ack
.sym 18404 servant.cpu.cpu.immdec.imm30_25[5]
.sym 18405 $abc$8097$ram.o_wb_rdt[29]_new_inv_
.sym 18409 wb_mem_rdt[26]
.sym 18410 servant.cpu.cpu.immdec.imm30_25[2]
.sym 18411 servant.wb_ibus_ack
.sym 18414 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[3]
.sym 18416 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 18420 $abc$8097$ram.o_wb_rdt[25]_new_inv_
.sym 18422 servant.cpu.cpu.immdec.imm30_25[1]
.sym 18423 servant.wb_ibus_ack
.sym 18426 servant.wb_ibus_ack
.sym 18428 $abc$8097$ram.o_wb_rdt[28]_new_inv_
.sym 18429 servant.cpu.cpu.immdec.imm30_25[4]
.sym 18432 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 18433 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[11]
.sym 18434 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[11]_new_inv_
.sym 18436 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6878
.sym 18437 wb_clk_$glb_clk
.sym 18446 wb_mem_dat[20]
.sym 18452 wb_mem_dat[22]
.sym 18456 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[11]
.sym 18461 adr[4]
.sym 18463 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[24]_new_
.sym 18466 servant.mdu_rs1[30]
.sym 18474 $abc$8097$ram.o_wb_rdt[27]_new_inv_
.sym 18482 servant.mdu_rs1[30]
.sym 18485 servant.mdu_rs1[31]
.sym 18486 wb_mem_dat[22]
.sym 18491 wb_mem_rdt[21]
.sym 18492 wb_mem_rdt[20]
.sym 18493 recieve
.sym 18495 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 18497 servant.wb_timer_rdt[21]
.sym 18505 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 18507 wb_mem_dat[21]
.sym 18508 servant.wb_dbus_ack
.sym 18511 servant.wb_timer_rdt[20]
.sym 18519 servant.wb_timer_rdt[21]
.sym 18520 servant.mdu_rs1[30]
.sym 18521 servant.mdu_rs1[31]
.sym 18522 wb_mem_rdt[21]
.sym 18531 servant.wb_dbus_ack
.sym 18532 wb_mem_dat[22]
.sym 18534 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 18546 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 18549 servant.wb_timer_rdt[20]
.sym 18550 wb_mem_rdt[20]
.sym 18551 servant.mdu_rs1[30]
.sym 18552 servant.mdu_rs1[31]
.sym 18556 recieve
.sym 18558 wb_mem_dat[21]
.sym 18559 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 18560 wb_clk_$glb_clk
.sym 18571 adr[3]
.sym 18575 wb_mem_dat[20]
.sym 18578 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[15]
.sym 18593 dat[21]
.sym 18677 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4871[2]_new_inv_
.sym 18678 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 18684 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 18685 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4823[2]_new_inv_
.sym 18703 rx_from_ble.clock_count[5]
.sym 18705 rx_from_ble.clock_count[0]
.sym 18706 rx_from_ble.clock_count[1]
.sym 18707 $abc$8097$auto$rtlil.cc:1969:NotGate$7849
.sym 18709 rx_from_ble.clock_count[4]
.sym 18711 rx_from_ble.clock_count[2]
.sym 18715 rx_from_ble.clock_count[6]
.sym 18717 rx_from_ble.clock_count[3]
.sym 18718 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 18720 $abc$8097$techmap\rx_from_ble.$procmux$1048_Y[1]_new_
.sym 18726 rx_from_ble.state[1]
.sym 18730 rx_from_ble.state[0]
.sym 18735 $nextpnr_ICESTORM_LC_10$O
.sym 18738 rx_from_ble.clock_count[0]
.sym 18741 $auto$alumacc.cc:474:replace_alu$1344.C[2]
.sym 18744 rx_from_ble.clock_count[1]
.sym 18747 $auto$alumacc.cc:474:replace_alu$1344.C[3]
.sym 18749 rx_from_ble.clock_count[2]
.sym 18751 $auto$alumacc.cc:474:replace_alu$1344.C[2]
.sym 18753 $auto$alumacc.cc:474:replace_alu$1344.C[4]
.sym 18756 rx_from_ble.clock_count[3]
.sym 18757 $auto$alumacc.cc:474:replace_alu$1344.C[3]
.sym 18759 $auto$alumacc.cc:474:replace_alu$1344.C[5]
.sym 18762 rx_from_ble.clock_count[4]
.sym 18763 $auto$alumacc.cc:474:replace_alu$1344.C[4]
.sym 18765 $auto$alumacc.cc:474:replace_alu$1344.C[6]
.sym 18767 rx_from_ble.clock_count[5]
.sym 18769 $auto$alumacc.cc:474:replace_alu$1344.C[5]
.sym 18773 rx_from_ble.clock_count[6]
.sym 18775 $auto$alumacc.cc:474:replace_alu$1344.C[6]
.sym 18778 $abc$8097$techmap\rx_from_ble.$procmux$1048_Y[1]_new_
.sym 18779 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 18780 rx_from_ble.state[1]
.sym 18781 rx_from_ble.state[0]
.sym 18783 i_clk$SB_IO_IN_$glb_clk
.sym 18784 $abc$8097$auto$rtlil.cc:1969:NotGate$7849
.sym 18797 $abc$8097$auto$wreduce.cc:455:run$1253[4]
.sym 18801 rx_from_ble.clock_count[2]
.sym 18803 $abc$8097$auto$wreduce.cc:455:run$1253[5]
.sym 18805 rx_from_ble.clock_count[0]
.sym 18807 $abc$8097$auto$wreduce.cc:455:run$1253[2]
.sym 18809 $abc$8097$auto$wreduce.cc:455:run$1253[3]
.sym 18811 rx_from_ble.clock_count[5]
.sym 18820 rx_from_ble.state[1]
.sym 18824 rx_from_ble.state[0]
.sym 18831 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 18832 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 18837 $PACKER_VCC_NET
.sym 18838 rx_from_ble.state[1]
.sym 18840 $PACKER_VCC_NET
.sym 18843 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[0]
.sym 18844 servant.wb_timer_rdt[0]
.sym 18845 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[27]_new_
.sym 18853 dat[9]
.sym 18855 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[1]
.sym 18868 rx_from_ble.clock_count[0]
.sym 18872 rx_from_ble.clock_count[1]
.sym 18874 rx_from_ble.clock_count[6]
.sym 18876 rx_from_ble.clock_count[3]
.sym 18878 rx_from_ble.clock_count[5]
.sym 18880 rx_from_ble.clock_count[4]
.sym 18885 rx_from_ble.clock_count[2]
.sym 18893 $PACKER_VCC_NET
.sym 18894 $PACKER_VCC_NET
.sym 18898 $nextpnr_ICESTORM_LC_5$O
.sym 18901 rx_from_ble.clock_count[0]
.sym 18904 $auto$alumacc.cc:474:replace_alu$1325.C[2]
.sym 18906 rx_from_ble.clock_count[1]
.sym 18910 $auto$alumacc.cc:474:replace_alu$1325.C[3]
.sym 18912 rx_from_ble.clock_count[2]
.sym 18916 $auto$alumacc.cc:474:replace_alu$1325.C[4]
.sym 18918 $PACKER_VCC_NET
.sym 18919 rx_from_ble.clock_count[3]
.sym 18922 $auto$alumacc.cc:474:replace_alu$1325.C[5]
.sym 18924 rx_from_ble.clock_count[4]
.sym 18925 $PACKER_VCC_NET
.sym 18928 $auto$alumacc.cc:474:replace_alu$1325.C[6]
.sym 18931 rx_from_ble.clock_count[5]
.sym 18934 $nextpnr_ICESTORM_LC_6$I3
.sym 18936 rx_from_ble.clock_count[6]
.sym 18940 $nextpnr_ICESTORM_LC_6$COUT
.sym 18943 $PACKER_VCC_NET
.sym 18944 $nextpnr_ICESTORM_LC_6$I3
.sym 18948 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[0]
.sym 18949 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[1]
.sym 18950 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[2]
.sym 18951 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[3]
.sym 18952 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[4]
.sym 18953 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[5]
.sym 18954 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[6]
.sym 18955 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[7]
.sym 18960 servant.wb_timer_rdt[6]
.sym 18964 servant.wb_timer_rdt[2]
.sym 18966 servant.wb_timer_rdt[3]
.sym 18968 rx_from_ble.clock_count[1]
.sym 18970 servant.wb_timer_rdt[7]
.sym 18972 adr[5]
.sym 18973 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[0]
.sym 18974 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[22]_new_
.sym 18976 $abc$8097$ram.we[0]_new_
.sym 18978 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[0]
.sym 18979 adr[8]
.sym 18980 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 18981 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[0]
.sym 18982 adr[6]
.sym 18983 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 18984 $nextpnr_ICESTORM_LC_6$COUT
.sym 18992 rx_from_ble.data_index[2]
.sym 18995 servant.wb_timer_rdt[0]
.sym 18998 servant.timer.mtimecmp[2]
.sym 19002 servant.wb_timer_rdt[2]
.sym 19003 servant.timer.mtimecmp[8]
.sym 19004 rx_from_ble.data_index[1]
.sym 19005 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 19006 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[9]
.sym 19008 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 19011 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[6]
.sym 19013 servant.wb_timer_rdt[8]
.sym 19014 $PACKER_VCC_NET
.sym 19016 rx_from_ble.data_index[0]
.sym 19019 $abc$8097$ram.we[1]_new_
.sym 19022 rx_from_ble.data_index[0]
.sym 19023 rx_from_ble.data_index[2]
.sym 19024 rx_from_ble.data_index[1]
.sym 19025 $nextpnr_ICESTORM_LC_6$COUT
.sym 19029 servant.timer.mtimecmp[2]
.sym 19041 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 19042 $abc$8097$ram.we[1]_new_
.sym 19047 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 19049 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[9]
.sym 19053 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[6]
.sym 19054 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 19058 $PACKER_VCC_NET
.sym 19060 servant.wb_timer_rdt[0]
.sym 19064 servant.wb_timer_rdt[8]
.sym 19065 servant.wb_timer_rdt[2]
.sym 19066 servant.timer.mtimecmp[8]
.sym 19067 servant.timer.mtimecmp[2]
.sym 19069 wb_clk_$glb_clk
.sym 19070 wb_rst_$glb_sr
.sym 19071 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[8]
.sym 19072 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[9]
.sym 19073 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[10]
.sym 19074 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[11]
.sym 19075 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[12]
.sym 19076 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[13]
.sym 19077 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[14]
.sym 19078 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[15]
.sym 19082 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 19083 adr[9]
.sym 19085 servant.wb_timer_rdt[8]
.sym 19086 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[3]
.sym 19087 adr[3]
.sym 19088 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[7]
.sym 19089 $abc$8097$techmap\rx_from_ble.$procmux$1048_Y[1]_new_
.sym 19091 servant.wb_timer_rdt[14]
.sym 19092 servant.wb_timer_rdt[9]
.sym 19093 servant.wb_timer_rdt[15]
.sym 19095 wb_mem_dat[0]
.sym 19096 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[12]
.sym 19097 wb_mem_dat[5]
.sym 19098 adr[2]
.sym 19099 $abc$8097$ram.we[1]_new_
.sym 19103 rx_from_ble.data_index[0]
.sym 19104 adr[9]
.sym 19105 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 19106 rx_from_ble.state[1]
.sym 19112 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 19113 wb_mem_dat[0]
.sym 19115 clock_gen.pll.rst_reg[1]
.sym 19117 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[5]
.sym 19118 servant.wb_timer_rdt[0]
.sym 19121 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[1]
.sym 19126 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 19127 wb_mem_dat[8]
.sym 19131 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[11]
.sym 19134 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[14]
.sym 19135 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 19136 $abc$8097$ram.we[0]_new_
.sym 19147 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 19148 $abc$8097$ram.we[0]_new_
.sym 19151 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[11]
.sym 19153 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 19158 wb_mem_dat[0]
.sym 19165 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 19166 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[1]
.sym 19169 servant.wb_timer_rdt[0]
.sym 19170 clock_gen.pll.rst_reg[1]
.sym 19175 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 19177 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[5]
.sym 19181 wb_mem_dat[8]
.sym 19187 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 19190 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[14]
.sym 19191 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6125_$glb_ce
.sym 19192 wb_clk_$glb_clk
.sym 19193 wb_rst_$glb_sr
.sym 19194 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[0]
.sym 19195 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[1]
.sym 19196 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[2]
.sym 19197 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 19198 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[4]
.sym 19199 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[5]
.sym 19200 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[6]
.sym 19201 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[7]
.sym 19209 clock_gen.pll.rst_reg[1]
.sym 19210 servant.wb_timer_rdt[18]
.sym 19212 servant.wb_timer_rdt[16]
.sym 19217 dat[11]
.sym 19218 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[10]
.sym 19219 $PACKER_VCC_NET
.sym 19220 rx_from_ble.state[1]
.sym 19221 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 19222 $PACKER_VCC_NET
.sym 19223 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6413
.sym 19224 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[6]
.sym 19225 $PACKER_VCC_NET
.sym 19226 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6413
.sym 19227 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 19228 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[7]
.sym 19229 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 19237 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6413
.sym 19238 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 19242 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4735[2]_new_inv_
.sym 19243 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 19245 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 19246 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[17]_new_
.sym 19248 $abc$8097$ram.we[0]_new_
.sym 19251 $abc$8097$new_n1188_
.sym 19252 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[1]
.sym 19253 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 19256 servant.wb_timer_rdt[1]
.sym 19257 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19259 $abc$8097$ram.we[1]_new_
.sym 19260 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 19261 rx_from_ble.data_index[1]
.sym 19262 $abc$8097$ram.we[0]_new_
.sym 19263 rx_from_ble.data_index[0]
.sym 19264 rx_from_ble.data_index[2]
.sym 19265 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[49]_new_
.sym 19266 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[1]
.sym 19268 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19269 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 19270 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[1]
.sym 19271 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 19274 rx_from_ble.data_index[0]
.sym 19275 rx_from_ble.data_index[2]
.sym 19276 rx_from_ble.data_index[1]
.sym 19277 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 19280 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 19283 $abc$8097$ram.we[1]_new_
.sym 19287 $abc$8097$ram.we[0]_new_
.sym 19289 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 19292 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[17]_new_
.sym 19293 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4735[2]_new_inv_
.sym 19294 $abc$8097$new_n1188_
.sym 19295 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[49]_new_
.sym 19300 servant.wb_timer_rdt[1]
.sym 19305 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[1]
.sym 19307 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 19311 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 19312 $abc$8097$ram.we[1]_new_
.sym 19313 $abc$8097$ram.we[0]_new_
.sym 19314 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6413
.sym 19315 wb_clk_$glb_clk
.sym 19316 wb_rst_$glb_sr
.sym 19317 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 19318 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[9]
.sym 19319 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[10]
.sym 19320 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[11]
.sym 19321 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[12]
.sym 19322 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[13]
.sym 19323 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 19324 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[15]
.sym 19329 servant.wb_timer_rdt[30]
.sym 19332 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 19333 $abc$8097$new_n1087_
.sym 19335 servant.wb_timer_rdt[24]
.sym 19339 servant.wb_timer_rdt[31]
.sym 19340 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 19341 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[59]_new_
.sym 19342 $abc$8097$new_n1193_
.sym 19343 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[27]_new_
.sym 19344 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[9]
.sym 19345 dat[9]
.sym 19346 adr[7]
.sym 19348 servant.wb_timer_rdt[1]
.sym 19349 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 19350 dat[14]
.sym 19351 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 19360 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 19361 $abc$8097$new_n1375_
.sym 19362 $abc$8097$new_n1381_
.sym 19363 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[25]_new_
.sym 19365 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[7]
.sym 19366 $abc$8097$new_n1382_
.sym 19368 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[9]
.sym 19374 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[57]_new_
.sym 19376 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[10]
.sym 19378 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[10]
.sym 19379 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 19380 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[26]_new_
.sym 19382 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 19383 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[9]
.sym 19384 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[58]_new_
.sym 19385 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19387 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[13]
.sym 19388 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 19389 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4871[2]_new_inv_
.sym 19391 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[9]
.sym 19392 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 19397 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 19400 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[13]
.sym 19404 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 19405 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[10]
.sym 19409 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 19410 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 19411 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[9]
.sym 19412 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19416 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[7]
.sym 19418 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 19421 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[58]_new_
.sym 19422 $abc$8097$new_n1381_
.sym 19423 $abc$8097$new_n1382_
.sym 19424 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[26]_new_
.sym 19429 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[10]
.sym 19430 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 19433 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[25]_new_
.sym 19434 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4871[2]_new_inv_
.sym 19435 $abc$8097$new_n1375_
.sym 19436 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[57]_new_
.sym 19440 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[0]
.sym 19441 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 19442 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[2]
.sym 19443 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[3]
.sym 19444 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[4]
.sym 19445 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[5]
.sym 19446 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[6]
.sym 19447 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[7]
.sym 19453 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 19454 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 19455 wb_mem_dat[1]
.sym 19456 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[61]_new_
.sym 19458 adr[8]
.sym 19460 dat[11]
.sym 19463 wb_mem_dat[2]
.sym 19464 adr[8]
.sym 19465 adr[5]
.sym 19466 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[11]
.sym 19468 $abc$8097$ram.we[0]_new_
.sym 19470 adr[5]
.sym 19471 adr[8]
.sym 19473 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[0]
.sym 19474 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[0]
.sym 19475 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[0]
.sym 19482 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 19484 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[7]
.sym 19485 $abc$8097$new_n1224_
.sym 19487 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19492 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 19493 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[55]_new_
.sym 19495 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19496 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[6]
.sym 19497 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 19498 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19499 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[10]
.sym 19500 $abc$8097$new_n1223_
.sym 19501 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[12]
.sym 19503 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[6]
.sym 19504 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[7]
.sym 19505 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 19506 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 19507 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[2]
.sym 19508 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[2]
.sym 19509 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[4]
.sym 19510 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[23]_new_
.sym 19511 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 19514 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[23]_new_
.sym 19515 $abc$8097$new_n1223_
.sym 19516 $abc$8097$new_n1224_
.sym 19517 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[55]_new_
.sym 19520 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19521 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[12]
.sym 19522 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 19523 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19526 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[6]
.sym 19527 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 19528 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[6]
.sym 19529 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19532 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[7]
.sym 19533 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 19534 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19535 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19538 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[10]
.sym 19539 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19540 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 19541 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19544 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[7]
.sym 19546 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 19550 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19551 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[2]
.sym 19552 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[2]
.sym 19553 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19556 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[4]
.sym 19557 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 19558 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19559 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19563 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[8]
.sym 19564 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[9]
.sym 19565 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[10]
.sym 19566 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[11]
.sym 19567 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[12]
.sym 19568 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[13]
.sym 19569 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 19570 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[15]
.sym 19578 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[3]
.sym 19579 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 19580 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 19582 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[0]
.sym 19587 dat[10]
.sym 19588 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 19589 dat[12]
.sym 19590 adr[2]
.sym 19591 adr[2]
.sym 19592 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 19593 $abc$8097$ram.we[1]_new_
.sym 19594 dat[10]
.sym 19595 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19596 adr[9]
.sym 19597 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 19604 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 19605 $abc$8097$new_n1389_
.sym 19606 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19608 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 19611 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19613 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[59]_new_
.sym 19614 $abc$8097$new_n1388_
.sym 19615 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[27]_new_
.sym 19619 $abc$8097$ram.we[1]_new_
.sym 19620 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[8]
.sym 19621 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 19622 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 19623 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 19625 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 19626 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[11]
.sym 19628 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 19629 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[8]
.sym 19630 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 19631 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[11]
.sym 19633 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[0]
.sym 19634 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[11]
.sym 19635 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[7]
.sym 19638 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 19639 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[11]
.sym 19643 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[11]
.sym 19644 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 19645 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 19646 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 19649 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19650 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19651 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[11]
.sym 19652 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 19657 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 19658 $abc$8097$ram.we[1]_new_
.sym 19661 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 19662 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 19663 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[7]
.sym 19664 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 19669 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 19670 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[0]
.sym 19673 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[27]_new_
.sym 19674 $abc$8097$new_n1389_
.sym 19675 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[59]_new_
.sym 19676 $abc$8097$new_n1388_
.sym 19679 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 19680 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[8]
.sym 19681 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19682 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[8]
.sym 19686 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[0]
.sym 19687 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[1]
.sym 19688 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[2]
.sym 19689 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[3]
.sym 19690 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[4]
.sym 19691 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[5]
.sym 19692 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[6]
.sym 19693 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[7]
.sym 19706 servant.wb_timer_rdt[7]
.sym 19707 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19711 $PACKER_VCC_NET
.sym 19712 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19714 $PACKER_VCC_NET
.sym 19715 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[6]
.sym 19716 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[0]_new_inv_
.sym 19718 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 19719 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 19720 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[11]
.sym 19721 dat[16]
.sym 19727 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 19729 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 19730 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19731 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19732 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[13]
.sym 19733 $abc$8097$new_n1235_
.sym 19734 $abc$8097$new_n1181_
.sym 19736 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[16]_new_
.sym 19737 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 19739 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[29]_new_
.sym 19740 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[48]_new_
.sym 19742 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[61]_new_
.sym 19744 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[9]
.sym 19745 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[0]
.sym 19746 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[0]
.sym 19747 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 19748 $abc$8097$new_n1236_
.sym 19749 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 19750 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[9]
.sym 19751 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[0]
.sym 19752 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[1]
.sym 19753 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[1]
.sym 19755 $abc$8097$new_n1182_
.sym 19756 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[13]
.sym 19757 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 19758 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 19760 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 19761 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[9]
.sym 19762 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19763 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[9]
.sym 19766 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[0]
.sym 19769 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 19772 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19773 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 19774 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[1]
.sym 19775 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[1]
.sym 19778 $abc$8097$new_n1236_
.sym 19779 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[61]_new_
.sym 19780 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[29]_new_
.sym 19781 $abc$8097$new_n1235_
.sym 19784 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 19785 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[0]
.sym 19786 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[0]
.sym 19787 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 19790 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 19791 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 19792 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 19793 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[13]
.sym 19796 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 19797 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19798 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19799 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[13]
.sym 19802 $abc$8097$new_n1182_
.sym 19803 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[16]_new_
.sym 19804 $abc$8097$new_n1181_
.sym 19805 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[48]_new_
.sym 19809 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[8]
.sym 19810 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[9]
.sym 19811 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[10]
.sym 19812 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[11]
.sym 19813 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[12]
.sym 19814 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[13]
.sym 19815 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[14]
.sym 19816 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[15]
.sym 19831 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[0]
.sym 19832 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[2]
.sym 19833 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19834 dat[11]
.sym 19835 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 19836 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[9]
.sym 19837 dat[14]
.sym 19838 adr[7]
.sym 19839 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[1]
.sym 19840 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 19841 adr[7]
.sym 19842 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 19843 dat[9]
.sym 19844 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 19850 wb_mem_dat[14]
.sym 19851 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 19853 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[3]
.sym 19854 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19855 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[5]
.sym 19857 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 19858 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[0]
.sym 19859 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19861 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 19862 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19865 recieve
.sym 19869 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 19874 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[0]
.sym 19876 $abc$8097$ram.we[1]_new_
.sym 19877 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[3]
.sym 19878 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 19879 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[5]
.sym 19880 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[14]
.sym 19883 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[5]
.sym 19884 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[5]
.sym 19885 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 19886 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19889 $abc$8097$ram.we[1]_new_
.sym 19891 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 19895 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[3]
.sym 19896 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[3]
.sym 19897 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 19898 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19901 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[14]
.sym 19902 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 19903 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 19904 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19910 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 19913 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 19915 $abc$8097$ram.we[1]_new_
.sym 19919 recieve
.sym 19921 wb_mem_dat[14]
.sym 19925 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[0]
.sym 19926 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19927 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[0]
.sym 19928 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 19930 wb_clk_$glb_clk
.sym 19932 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[0]
.sym 19933 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[1]
.sym 19934 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[2]
.sym 19935 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[3]
.sym 19936 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 19937 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[5]
.sym 19938 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 19939 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 19945 servant.mdu_rs1[30]
.sym 19948 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[1]
.sym 19949 adr[8]
.sym 19951 servant.wb_timer_rdt[25]
.sym 19953 dat[11]
.sym 19954 wb_mem_dat[14]
.sym 19956 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 19958 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[15]
.sym 19959 dat[16]
.sym 19960 dat[20]
.sym 19961 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 19963 adr[8]
.sym 19964 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 19965 dat[20]
.sym 19966 adr[8]
.sym 19967 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[9]
.sym 19987 recieve
.sym 19988 wb_mem_dat[17]
.sym 19990 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 19995 $abc$8097$techmap$techmap1598\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 20000 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 20004 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 20013 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 20020 $abc$8097$techmap$techmap1598\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 20024 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 20032 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 20043 recieve
.sym 20044 wb_mem_dat[17]
.sym 20053 wb_clk_$glb_clk
.sym 20055 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 20056 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[9]
.sym 20057 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 20058 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 20059 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 20060 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 20061 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 20062 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[15]
.sym 20071 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 20072 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 20074 servant.wb_timer_rdt[30]
.sym 20077 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 20079 adr[2]
.sym 20081 wb_mem_dat[16]
.sym 20082 adr[9]
.sym 20083 adr[2]
.sym 20084 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 20085 adr[9]
.sym 20087 servant.wb_dbus_ack
.sym 20088 dat[17]
.sym 20089 recieve
.sym 20090 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[13]
.sym 20096 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 20098 servant.wb_dbus_ack
.sym 20099 servant.wb_timer_rdt[18]
.sym 20106 wb_mem_dat[17]
.sym 20107 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 20108 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 20109 $abc$8097$ram.o_wb_rdt[18]_new_inv_
.sym 20110 servant.wb_timer_rdt[16]
.sym 20111 servant.mdu_rs1[31]
.sym 20112 servant.mdu_rs1[30]
.sym 20113 $abc$8097$ram.o_wb_rdt[16]_new_inv_
.sym 20114 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[2]
.sym 20115 recieve
.sym 20117 wb_mem_dat[16]
.sym 20118 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 20120 servant.mdu_rs1[30]
.sym 20121 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[2]
.sym 20122 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[9]
.sym 20125 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 20126 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 20129 servant.mdu_rs1[31]
.sym 20130 servant.wb_timer_rdt[18]
.sym 20131 $abc$8097$ram.o_wb_rdt[18]_new_inv_
.sym 20132 servant.mdu_rs1[30]
.sym 20135 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 20136 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 20137 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[9]
.sym 20138 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 20141 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 20143 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[2]
.sym 20148 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[2]
.sym 20149 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 20155 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 20156 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 20160 servant.wb_dbus_ack
.sym 20161 wb_mem_dat[17]
.sym 20162 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 20165 servant.mdu_rs1[30]
.sym 20166 $abc$8097$ram.o_wb_rdt[16]_new_inv_
.sym 20167 servant.mdu_rs1[31]
.sym 20168 servant.wb_timer_rdt[16]
.sym 20171 recieve
.sym 20173 wb_mem_dat[16]
.sym 20175 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 20176 wb_clk_$glb_clk
.sym 20178 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[0]
.sym 20179 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[1]
.sym 20180 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[2]
.sym 20181 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[3]
.sym 20182 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[4]
.sym 20183 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[5]
.sym 20184 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[6]
.sym 20185 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 20190 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 20191 $abc$8097$ram.o_wb_rdt[17]_new_inv_
.sym 20192 wb_mem_dat[17]
.sym 20193 dat[8]
.sym 20198 servant.mdu_rs1[30]
.sym 20199 servant.wb_timer_rdt[16]
.sym 20203 $PACKER_VCC_NET
.sym 20205 dat[17]
.sym 20206 dat[25]
.sym 20207 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[2]
.sym 20208 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[9]
.sym 20210 dat[18]
.sym 20211 recieve
.sym 20212 dat[22]
.sym 20213 dat[16]
.sym 20220 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 20224 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 20225 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 20227 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[13]
.sym 20228 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 20232 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[12]
.sym 20233 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 20236 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 20237 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[9]
.sym 20238 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[11]
.sym 20241 $abc$8097$ram.we[3]_new_
.sym 20242 $abc$8097$ram.we[2]_new_
.sym 20244 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[1]
.sym 20247 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[12]
.sym 20248 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[12]
.sym 20250 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[13]
.sym 20253 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 20254 $abc$8097$ram.we[3]_new_
.sym 20258 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 20259 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[1]
.sym 20260 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 20261 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 20265 $abc$8097$ram.we[2]_new_
.sym 20267 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 20270 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 20271 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[12]
.sym 20272 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[12]
.sym 20273 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 20276 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 20277 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[11]
.sym 20282 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[13]
.sym 20283 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 20284 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 20285 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[13]
.sym 20288 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[9]
.sym 20290 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 20295 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 20297 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[12]
.sym 20301 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[8]
.sym 20302 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[9]
.sym 20303 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[10]
.sym 20304 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[11]
.sym 20305 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[12]
.sym 20306 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[13]
.sym 20307 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[14]
.sym 20308 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[15]
.sym 20317 dat[21]
.sym 20318 wb_mem_dat[21]
.sym 20321 wb_mem_dat[30]
.sym 20325 dat[31]
.sym 20326 adr[7]
.sym 20327 dat[28]
.sym 20328 $abc$8097$ram.we[2]_new_
.sym 20331 $abc$8097$ram.we[2]_new_
.sym 20333 adr[7]
.sym 20334 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[12]
.sym 20335 dat[23]
.sym 20345 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 20346 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[4]
.sym 20347 wb_mem_dat[30]
.sym 20351 wb_mem_dat[31]
.sym 20353 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 20354 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 20355 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[5]
.sym 20361 recieve
.sym 20362 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[4]
.sym 20366 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[0]
.sym 20367 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[1]
.sym 20371 servant.wb_dbus_ack
.sym 20372 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[14]
.sym 20376 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 20377 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[1]
.sym 20381 wb_mem_dat[30]
.sym 20382 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 20384 servant.wb_dbus_ack
.sym 20389 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[5]
.sym 20390 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 20393 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[14]
.sym 20395 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 20401 wb_mem_dat[31]
.sym 20402 recieve
.sym 20406 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[4]
.sym 20407 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 20411 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[4]
.sym 20414 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 20417 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 20419 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[0]
.sym 20421 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 20422 wb_clk_$glb_clk
.sym 20424 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[0]
.sym 20425 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[1]
.sym 20426 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[2]
.sym 20427 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[3]
.sym 20428 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[4]
.sym 20429 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 20430 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[6]
.sym 20431 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 20437 wb_mem_dat[31]
.sym 20438 $abc$8097$ram.o_wb_rdt[27]_new_inv_
.sym 20440 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6878
.sym 20441 adr[8]
.sym 20442 dat[26]
.sym 20443 servant.mdu_rs1[30]
.sym 20446 servant.wb_timer_rdt[25]
.sym 20452 dat[20]
.sym 20454 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[9]
.sym 20455 adr[8]
.sym 20456 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[22]_new_
.sym 20473 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 20479 $abc$8097$ram.we[3]_new_
.sym 20480 wb_mem_dat[20]
.sym 20481 recieve
.sym 20483 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[10]
.sym 20484 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[11]
.sym 20486 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 20487 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[6]
.sym 20489 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[8]
.sym 20491 $abc$8097$ram.we[2]_new_
.sym 20494 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 20500 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[6]
.sym 20501 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 20504 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 20506 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[11]
.sym 20511 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[8]
.sym 20513 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 20516 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 20518 $abc$8097$ram.we[2]_new_
.sym 20524 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[10]
.sym 20525 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 20529 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 20530 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 20534 wb_mem_dat[20]
.sym 20536 recieve
.sym 20540 $abc$8097$ram.we[3]_new_
.sym 20542 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 20547 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[8]
.sym 20548 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[9]
.sym 20549 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[10]
.sym 20550 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[11]
.sym 20551 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[12]
.sym 20552 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 20553 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[14]
.sym 20554 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[15]
.sym 20561 dat[21]
.sym 20572 servant.wb_dbus_ack
.sym 20573 adr[9]
.sym 20576 adr[2]
.sym 20578 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[21]_new_
.sym 20596 servant.wb_dbus_ack
.sym 20599 wb_mem_dat[21]
.sym 20602 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 20663 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 20664 wb_mem_dat[21]
.sym 20665 servant.wb_dbus_ack
.sym 20667 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 20668 wb_clk_$glb_clk
.sym 20679 dat[30]
.sym 20695 dat[25]
.sym 20701 wb_mem_dat[20]
.sym 20770 rx_from_ble.clock_count[5]
.sym 20771 $abc$8097$auto$wreduce.cc:455:run$1253[0]
.sym 20772 $abc$8097$auto$rtlil.cc:1969:NotGate$7849
.sym 20773 rx_from_ble.clock_count[4]
.sym 20774 rx_from_ble.clock_count[2]
.sym 20775 rx_from_ble.clock_count[0]
.sym 20776 rx_from_ble.clock_count[6]
.sym 20777 rx_from_ble.clock_count[3]
.sym 20805 rx_from_ble.state[0]
.sym 20846 $abc$8097$auto$simplemap.cc:256:simplemap_eqne$2318_new_inv_
.sym 20847 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[0]
.sym 20848 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$2324[0]_new_inv_
.sym 20849 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[4]
.sym 20850 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[6]
.sym 20851 $abc$8097$new_n1106_
.sym 20852 $abc$8097$new_n1105_
.sym 20853 rx_from_ble.clock_count[1]
.sym 20919 dat[2]
.sym 20921 dat[0]
.sym 20922 dat[3]
.sym 20925 $PACKER_VCC_NET
.sym 20931 dat[4]
.sym 20933 servant.timer.mtimecmp[6]
.sym 20938 i_data$SB_IO_IN
.sym 20941 rx_from_ble.state[0]
.sym 20984 $auto$ice40_ffinit.cc:140:execute$7746
.sym 20985 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[5]
.sym 20986 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 20987 rx_from_ble.state[0]
.sym 20988 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[8]
.sym 20989 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[1]
.sym 20990 $abc$8097$techmap\rx_from_ble.$procmux$1048_Y[1]_new_
.sym 20991 $abc$8097$new_n1593_
.sym 21025 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 21029 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[3]
.sym 21037 servant.timer.mtimecmp[4]
.sym 21038 servant.wb_timer_rdt[6]
.sym 21039 wb_mem_dat[12]
.sym 21041 $abc$8097$techmap$techmap1584\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 21043 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[8]
.sym 21044 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 21045 rx_from_ble.state[1]
.sym 21047 dat[7]
.sym 21048 dat[6]
.sym 21054 adr[8]
.sym 21056 $abc$8097$techmap$techmap1584\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 21057 adr[7]
.sym 21058 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[0]
.sym 21059 adr[9]
.sym 21061 adr[3]
.sym 21064 dat[2]
.sym 21066 dat[0]
.sym 21067 dat[3]
.sym 21070 dat[7]
.sym 21071 adr[5]
.sym 21073 dat[6]
.sym 21074 $PACKER_VCC_NET
.sym 21075 dat[4]
.sym 21076 dat[1]
.sym 21078 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[0]
.sym 21079 adr[4]
.sym 21081 adr[6]
.sym 21083 adr[2]
.sym 21085 dat[5]
.sym 21086 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[12]
.sym 21087 servant.timer.mtimecmp[6]
.sym 21088 servant.timer.mtimecmp[5]
.sym 21089 dat[6]
.sym 21090 servant.timer.mtimecmp[1]
.sym 21091 servant.timer.mtimecmp[12]
.sym 21092 $abc$8097$new_n1053_
.sym 21093 $abc$8097$new_n1044_
.sym 21094 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[0]
.sym 21095 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[0]
.sym 21096 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[0]
.sym 21097 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[0]
.sym 21098 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[0]
.sym 21099 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[0]
.sym 21100 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[0]
.sym 21101 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[0]
.sym 21102 adr[2]
.sym 21103 adr[3]
.sym 21105 adr[4]
.sym 21106 adr[5]
.sym 21107 adr[6]
.sym 21108 adr[7]
.sym 21109 adr[8]
.sym 21110 adr[9]
.sym 21113 wb_clk_$glb_clk
.sym 21114 $abc$8097$techmap$techmap1584\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 21115 dat[0]
.sym 21116 dat[1]
.sym 21117 dat[2]
.sym 21118 dat[3]
.sym 21119 dat[4]
.sym 21120 dat[5]
.sym 21121 dat[6]
.sym 21122 dat[7]
.sym 21123 $PACKER_VCC_NET
.sym 21127 my_adr[19]
.sym 21129 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 21133 adr[7]
.sym 21134 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[2]
.sym 21138 adr[8]
.sym 21140 adr[4]
.sym 21141 dat[1]
.sym 21142 servant.wb_timer_rdt[15]
.sym 21143 $abc$8097$new_n1077_
.sym 21145 adr[4]
.sym 21146 adr[3]
.sym 21147 servant.wb_timer_rdt[14]
.sym 21148 $abc$8097$techmap\rx_from_ble.$procmux$1048_Y[1]_new_
.sym 21149 $abc$8097$new_n1040_
.sym 21150 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 21151 dat[5]
.sym 21156 dat[9]
.sym 21158 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[1]
.sym 21159 adr[7]
.sym 21160 dat[11]
.sym 21162 adr[6]
.sym 21164 dat[14]
.sym 21165 adr[4]
.sym 21166 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[1]
.sym 21167 adr[8]
.sym 21168 adr[5]
.sym 21173 dat[10]
.sym 21174 adr[2]
.sym 21175 adr[3]
.sym 21178 dat[15]
.sym 21180 dat[12]
.sym 21182 adr[9]
.sym 21183 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 21184 dat[8]
.sym 21185 $PACKER_VCC_NET
.sym 21187 dat[13]
.sym 21188 $abc$8097$new_n1081_
.sym 21189 $abc$8097$techmap$techmap\rx_from_ble.$procmux$876.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 21190 from_ble[6]
.sym 21191 $abc$8097$techmap$techmap\rx_from_ble.$procmux$950.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 21192 dat[7]
.sym 21193 from_ble[7]
.sym 21194 $abc$8097$new_n1099_
.sym 21195 from_ble[2]
.sym 21196 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[1]
.sym 21197 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[1]
.sym 21198 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[1]
.sym 21199 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[1]
.sym 21200 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[1]
.sym 21201 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[1]
.sym 21202 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[1]
.sym 21203 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1650[1]
.sym 21204 adr[2]
.sym 21205 adr[3]
.sym 21207 adr[4]
.sym 21208 adr[5]
.sym 21209 adr[6]
.sym 21210 adr[7]
.sym 21211 adr[8]
.sym 21212 adr[9]
.sym 21215 wb_clk_$glb_clk
.sym 21216 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 21217 $PACKER_VCC_NET
.sym 21218 dat[10]
.sym 21219 dat[11]
.sym 21220 dat[12]
.sym 21221 dat[13]
.sym 21222 dat[14]
.sym 21223 dat[15]
.sym 21224 dat[8]
.sym 21225 dat[9]
.sym 21231 $abc$8097$new_n1053_
.sym 21232 recieve
.sym 21235 adr[7]
.sym 21237 wb_mem_dat[5]
.sym 21238 servant.wb_timer_rdt[0]
.sym 21240 dat[14]
.sym 21241 wb_mem_dat[6]
.sym 21242 dat[0]
.sym 21243 rx_from_ble.state[0]
.sym 21244 dat[15]
.sym 21245 servant.wb_timer_rdt[18]
.sym 21246 dat[1]
.sym 21247 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 21248 adr[9]
.sym 21249 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[13]
.sym 21250 dat[3]
.sym 21252 dat[2]
.sym 21253 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 21259 adr[7]
.sym 21260 adr[6]
.sym 21261 dat[6]
.sym 21263 adr[9]
.sym 21264 adr[8]
.sym 21265 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[0]
.sym 21268 adr[5]
.sym 21269 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[0]
.sym 21273 adr[2]
.sym 21274 dat[1]
.sym 21276 dat[3]
.sym 21277 dat[2]
.sym 21278 dat[7]
.sym 21283 adr[4]
.sym 21284 adr[3]
.sym 21285 $abc$8097$techmap$techmap1583\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 21286 dat[4]
.sym 21287 $PACKER_VCC_NET
.sym 21288 dat[0]
.sym 21289 dat[5]
.sym 21290 dat[1]
.sym 21291 $abc$8097$new_n1077_
.sym 21292 dat[3]
.sym 21293 dat[2]
.sym 21294 dat[4]
.sym 21295 dat[5]
.sym 21296 dat[0]
.sym 21297 rx_done
.sym 21298 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[0]
.sym 21299 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[0]
.sym 21300 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[0]
.sym 21301 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[0]
.sym 21302 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[0]
.sym 21303 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[0]
.sym 21304 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[0]
.sym 21305 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[0]
.sym 21306 adr[2]
.sym 21307 adr[3]
.sym 21309 adr[4]
.sym 21310 adr[5]
.sym 21311 adr[6]
.sym 21312 adr[7]
.sym 21313 adr[8]
.sym 21314 adr[9]
.sym 21317 wb_clk_$glb_clk
.sym 21318 $abc$8097$techmap$techmap1583\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 21319 dat[0]
.sym 21320 dat[1]
.sym 21321 dat[2]
.sym 21322 dat[3]
.sym 21323 dat[4]
.sym 21324 dat[5]
.sym 21325 dat[6]
.sym 21326 dat[7]
.sym 21327 $PACKER_VCC_NET
.sym 21334 adr[5]
.sym 21336 adr[6]
.sym 21337 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[22]_new_
.sym 21338 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 21341 rx_from_ble.data_index[2]
.sym 21343 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 21344 wb_mem_dat[7]
.sym 21345 dat[4]
.sym 21346 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[20]
.sym 21347 rx_from_ble.data_index[0]
.sym 21348 dat[7]
.sym 21349 dat[13]
.sym 21350 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[15]
.sym 21351 dat[15]
.sym 21352 wb_mem_dat[4]
.sym 21353 servant.wb_timer_rdt[31]
.sym 21354 recieve
.sym 21355 servant.wb_timer_rdt[24]
.sym 21361 dat[10]
.sym 21362 adr[2]
.sym 21363 dat[12]
.sym 21364 dat[13]
.sym 21369 adr[8]
.sym 21371 dat[11]
.sym 21372 adr[9]
.sym 21373 $PACKER_VCC_NET
.sym 21378 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[1]
.sym 21380 adr[4]
.sym 21381 adr[5]
.sym 21382 dat[15]
.sym 21383 adr[3]
.sym 21384 dat[14]
.sym 21385 adr[6]
.sym 21386 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[1]
.sym 21387 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 21388 adr[7]
.sym 21389 dat[9]
.sym 21390 dat[8]
.sym 21392 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6023
.sym 21393 from_ble[4]
.sym 21394 $abc$8097$new_n1090_
.sym 21395 $abc$8097$techmap$techmap\rx_from_ble.$procmux$971.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 21396 from_ble[1]
.sym 21397 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 21398 $abc$8097$techmap$techmap\rx_from_ble.$procmux$911.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 21399 $abc$8097$new_n1096_
.sym 21400 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[1]
.sym 21401 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[1]
.sym 21402 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[1]
.sym 21403 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[1]
.sym 21404 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[1]
.sym 21405 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[1]
.sym 21406 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[1]
.sym 21407 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1652[1]
.sym 21408 adr[2]
.sym 21409 adr[3]
.sym 21411 adr[4]
.sym 21412 adr[5]
.sym 21413 adr[6]
.sym 21414 adr[7]
.sym 21415 adr[8]
.sym 21416 adr[9]
.sym 21419 wb_clk_$glb_clk
.sym 21420 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 21421 $PACKER_VCC_NET
.sym 21422 dat[10]
.sym 21423 dat[11]
.sym 21424 dat[12]
.sym 21425 dat[13]
.sym 21426 dat[14]
.sym 21427 dat[15]
.sym 21428 dat[8]
.sym 21429 dat[9]
.sym 21434 $abc$8097$ram.we[1]_new_
.sym 21436 rx_from_ble.state[1]
.sym 21437 dat[12]
.sym 21438 adr[2]
.sym 21439 wb_mem_dat[5]
.sym 21440 adr[9]
.sym 21441 rx_from_ble.data_index[0]
.sym 21442 recieve
.sym 21445 dat[10]
.sym 21446 dat[3]
.sym 21448 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 21449 dat[6]
.sym 21450 dat[4]
.sym 21451 adr[6]
.sym 21452 dat[5]
.sym 21453 $abc$8097$ram.we[0]_new_
.sym 21454 dat[0]
.sym 21455 dat[7]
.sym 21456 $abc$8097$techmap$techmap1584\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 21457 wb_mem_dat[0]
.sym 21462 dat[1]
.sym 21463 adr[7]
.sym 21464 dat[3]
.sym 21465 dat[2]
.sym 21466 adr[6]
.sym 21472 dat[6]
.sym 21474 dat[4]
.sym 21475 dat[5]
.sym 21476 dat[0]
.sym 21478 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[0]
.sym 21480 $abc$8097$techmap$techmap1595\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 21482 $PACKER_VCC_NET
.sym 21483 adr[3]
.sym 21484 adr[8]
.sym 21485 adr[5]
.sym 21486 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[0]
.sym 21487 dat[7]
.sym 21488 adr[9]
.sym 21489 adr[2]
.sym 21491 adr[4]
.sym 21494 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[0]
.sym 21495 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[31]_new_
.sym 21496 q$SB_IO_OUT
.sym 21497 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[28]
.sym 21498 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[63]_new_
.sym 21499 $abc$8097$new_n1041_
.sym 21500 $abc$8097$new_n1452_
.sym 21501 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[15]_new_inv_
.sym 21502 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[0]
.sym 21503 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[0]
.sym 21504 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[0]
.sym 21505 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[0]
.sym 21506 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[0]
.sym 21507 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[0]
.sym 21508 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[0]
.sym 21509 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[0]
.sym 21510 adr[2]
.sym 21511 adr[3]
.sym 21513 adr[4]
.sym 21514 adr[5]
.sym 21515 adr[6]
.sym 21516 adr[7]
.sym 21517 adr[8]
.sym 21518 adr[9]
.sym 21521 wb_clk_$glb_clk
.sym 21522 $abc$8097$techmap$techmap1595\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 21523 dat[0]
.sym 21524 dat[1]
.sym 21525 dat[2]
.sym 21526 dat[3]
.sym 21527 dat[4]
.sym 21528 dat[5]
.sym 21529 dat[6]
.sym 21530 dat[7]
.sym 21531 $PACKER_VCC_NET
.sym 21536 $PACKER_VCC_NET
.sym 21538 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 21540 rx_from_ble.data_index[0]
.sym 21541 rx_from_ble.state[1]
.sym 21542 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 21548 adr[4]
.sym 21549 adr[3]
.sym 21550 dat[1]
.sym 21551 dat[4]
.sym 21552 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[10]
.sym 21553 $abc$8097$new_n1040_
.sym 21554 dat[29]
.sym 21555 wb_mem_dat[29]
.sym 21556 servant.wb_timer_rdt[14]
.sym 21557 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 21558 servant.wb_timer_rdt[15]
.sym 21566 dat[9]
.sym 21567 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[1]
.sym 21568 adr[8]
.sym 21569 adr[5]
.sym 21571 adr[7]
.sym 21572 adr[3]
.sym 21573 adr[4]
.sym 21574 dat[14]
.sym 21575 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[1]
.sym 21580 dat[11]
.sym 21582 adr[2]
.sym 21583 dat[12]
.sym 21585 dat[8]
.sym 21586 dat[15]
.sym 21588 adr[9]
.sym 21589 adr[6]
.sym 21591 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 21593 $PACKER_VCC_NET
.sym 21594 dat[10]
.sym 21595 dat[13]
.sym 21596 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[0]
.sym 21597 dat[29]
.sym 21598 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[29]_new_
.sym 21599 $abc$8097$new_n1037_
.sym 21601 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4911[2]_new_inv_
.sym 21602 servant.wb_gpio_rdt
.sym 21603 $abc$8097$new_n1038_
.sym 21604 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[1]
.sym 21605 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[1]
.sym 21606 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[1]
.sym 21607 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[1]
.sym 21608 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[1]
.sym 21609 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[1]
.sym 21610 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[1]
.sym 21611 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1636[1]
.sym 21612 adr[2]
.sym 21613 adr[3]
.sym 21615 adr[4]
.sym 21616 adr[5]
.sym 21617 adr[6]
.sym 21618 adr[7]
.sym 21619 adr[8]
.sym 21620 adr[9]
.sym 21623 wb_clk_$glb_clk
.sym 21624 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 21625 $PACKER_VCC_NET
.sym 21626 dat[10]
.sym 21627 dat[11]
.sym 21628 dat[12]
.sym 21629 dat[13]
.sym 21630 dat[14]
.sym 21631 dat[15]
.sym 21632 dat[8]
.sym 21633 dat[9]
.sym 21638 servant.wb_timer_rdt[1]
.sym 21640 dat[14]
.sym 21642 dat[9]
.sym 21647 adr[7]
.sym 21650 dat[1]
.sym 21651 servant.mdu_rs1[31]
.sym 21652 dat[15]
.sym 21653 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[13]
.sym 21654 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[2]
.sym 21655 dat[0]
.sym 21657 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 21658 adr[3]
.sym 21659 servant.timer.mtimecmp[28]
.sym 21660 dat[2]
.sym 21661 servant.wb_timer_rdt[18]
.sym 21666 adr[2]
.sym 21668 $abc$8097$techmap$techmap1597\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 21671 adr[9]
.sym 21672 adr[8]
.sym 21675 dat[3]
.sym 21676 dat[6]
.sym 21679 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[0]
.sym 21681 dat[5]
.sym 21682 dat[7]
.sym 21683 dat[0]
.sym 21685 dat[2]
.sym 21686 adr[4]
.sym 21687 adr[3]
.sym 21688 dat[1]
.sym 21689 dat[4]
.sym 21690 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[0]
.sym 21692 adr[7]
.sym 21694 adr[5]
.sym 21695 $PACKER_VCC_NET
.sym 21697 adr[6]
.sym 21698 wb_mem_dat[14]
.sym 21699 wb_mem_dat[15]
.sym 21700 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 21701 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21702 wb_mem_dat[29]
.sym 21703 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 21704 servant.wb_timer_rdt[15]
.sym 21705 dat[15]
.sym 21706 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[0]
.sym 21707 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[0]
.sym 21708 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[0]
.sym 21709 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[0]
.sym 21710 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[0]
.sym 21711 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[0]
.sym 21712 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[0]
.sym 21713 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[0]
.sym 21714 adr[2]
.sym 21715 adr[3]
.sym 21717 adr[4]
.sym 21718 adr[5]
.sym 21719 adr[6]
.sym 21720 adr[7]
.sym 21721 adr[8]
.sym 21722 adr[9]
.sym 21725 wb_clk_$glb_clk
.sym 21726 $abc$8097$techmap$techmap1597\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 21727 dat[0]
.sym 21728 dat[1]
.sym 21729 dat[2]
.sym 21730 dat[3]
.sym 21731 dat[4]
.sym 21732 dat[5]
.sym 21733 dat[6]
.sym 21734 dat[7]
.sym 21735 $PACKER_VCC_NET
.sym 21745 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[15]
.sym 21746 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 21748 adr[8]
.sym 21750 adr[8]
.sym 21751 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 21754 dat[13]
.sym 21755 wb_mem_dat[16]
.sym 21756 dat[6]
.sym 21757 servant.wb_timer_rdt[31]
.sym 21758 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[20]
.sym 21759 dat[15]
.sym 21760 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[8]
.sym 21761 dat[7]
.sym 21762 recieve
.sym 21763 dat[13]
.sym 21769 dat[10]
.sym 21770 dat[11]
.sym 21771 dat[12]
.sym 21772 adr[2]
.sym 21774 adr[8]
.sym 21775 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[1]
.sym 21777 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[1]
.sym 21778 adr[9]
.sym 21779 dat[13]
.sym 21781 $PACKER_VCC_NET
.sym 21782 dat[14]
.sym 21784 adr[4]
.sym 21785 dat[8]
.sym 21786 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 21789 adr[5]
.sym 21790 adr[6]
.sym 21791 adr[3]
.sym 21795 dat[9]
.sym 21796 adr[7]
.sym 21799 dat[15]
.sym 21800 servant.timer.mtimecmp[17]
.sym 21801 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[20]
.sym 21802 dat[18]
.sym 21803 servant.timer.mtimecmp[18]
.sym 21804 servant.timer.mtimecmp[28]
.sym 21805 dat[24]
.sym 21806 servant.timer.mtimecmp[16]
.sym 21807 servant.timer.mtimecmp[19]
.sym 21808 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[1]
.sym 21809 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[1]
.sym 21810 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[1]
.sym 21811 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[1]
.sym 21812 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[1]
.sym 21813 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[1]
.sym 21814 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[1]
.sym 21815 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1632[1]
.sym 21816 adr[2]
.sym 21817 adr[3]
.sym 21819 adr[4]
.sym 21820 adr[5]
.sym 21821 adr[6]
.sym 21822 adr[7]
.sym 21823 adr[8]
.sym 21824 adr[9]
.sym 21827 wb_clk_$glb_clk
.sym 21828 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 21829 $PACKER_VCC_NET
.sym 21830 dat[10]
.sym 21831 dat[11]
.sym 21832 dat[12]
.sym 21833 dat[13]
.sym 21834 dat[14]
.sym 21835 dat[15]
.sym 21836 dat[8]
.sym 21837 dat[9]
.sym 21845 adr[2]
.sym 21846 adr[9]
.sym 21847 wb_mem_dat[16]
.sym 21848 adr[2]
.sym 21854 wb_mem_dat[19]
.sym 21855 adr[5]
.sym 21856 adr[6]
.sym 21857 dat[24]
.sym 21858 dat[4]
.sym 21859 dat[3]
.sym 21860 dat[5]
.sym 21861 adr[5]
.sym 21862 dat[19]
.sym 21863 dat[29]
.sym 21864 $abc$8097$ram.we[0]_new_
.sym 21865 adr[6]
.sym 21871 adr[7]
.sym 21872 $abc$8097$techmap$techmap1598\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 21873 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21874 dat[3]
.sym 21875 dat[4]
.sym 21878 adr[5]
.sym 21879 dat[1]
.sym 21881 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21882 dat[0]
.sym 21883 $PACKER_VCC_NET
.sym 21885 dat[5]
.sym 21887 adr[3]
.sym 21888 adr[6]
.sym 21889 dat[2]
.sym 21890 adr[2]
.sym 21892 adr[8]
.sym 21894 dat[6]
.sym 21895 adr[4]
.sym 21896 adr[9]
.sym 21899 dat[7]
.sym 21902 $abc$8097$new_n1054_
.sym 21903 wb_mem_dat[17]
.sym 21904 dat[19]
.sym 21906 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[22]
.sym 21907 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 21908 wb_mem_dat[18]
.sym 21909 dat[28]
.sym 21910 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21911 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21912 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21913 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21914 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21915 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21916 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21917 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[0]
.sym 21918 adr[2]
.sym 21919 adr[3]
.sym 21921 adr[4]
.sym 21922 adr[5]
.sym 21923 adr[6]
.sym 21924 adr[7]
.sym 21925 adr[8]
.sym 21926 adr[9]
.sym 21929 wb_clk_$glb_clk
.sym 21930 $abc$8097$techmap$techmap1598\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 21931 dat[0]
.sym 21932 dat[1]
.sym 21933 dat[2]
.sym 21934 dat[3]
.sym 21935 dat[4]
.sym 21936 dat[5]
.sym 21937 dat[6]
.sym 21938 dat[7]
.sym 21939 $PACKER_VCC_NET
.sym 21948 servant.timer_irq
.sym 21954 recieve
.sym 21955 dat[18]
.sym 21956 adr[4]
.sym 21958 dat[29]
.sym 21960 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 21961 adr[4]
.sym 21962 dat[24]
.sym 21963 dat[28]
.sym 21964 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 21966 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 21967 wb_mem_dat[29]
.sym 21972 dat[11]
.sym 21974 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 21975 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 21976 adr[4]
.sym 21977 dat[14]
.sym 21978 adr[8]
.sym 21979 dat[10]
.sym 21981 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 21983 dat[9]
.sym 21984 adr[7]
.sym 21986 dat[8]
.sym 21989 adr[3]
.sym 21990 dat[13]
.sym 21991 dat[12]
.sym 21993 adr[5]
.sym 21994 dat[15]
.sym 21995 adr[9]
.sym 21997 adr[2]
.sym 22001 $PACKER_VCC_NET
.sym 22003 adr[6]
.sym 22004 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[70]_new_
.sym 22005 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 22009 wb_mem_dat[28]
.sym 22011 adr[6]
.sym 22012 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 22013 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 22014 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 22015 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 22016 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 22017 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 22018 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 22019 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 22020 adr[2]
.sym 22021 adr[3]
.sym 22023 adr[4]
.sym 22024 adr[5]
.sym 22025 adr[6]
.sym 22026 adr[7]
.sym 22027 adr[8]
.sym 22028 adr[9]
.sym 22031 wb_clk_$glb_clk
.sym 22032 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 22033 $PACKER_VCC_NET
.sym 22034 dat[10]
.sym 22035 dat[11]
.sym 22036 dat[12]
.sym 22037 dat[13]
.sym 22038 dat[14]
.sym 22039 dat[15]
.sym 22040 dat[8]
.sym 22041 dat[9]
.sym 22051 dat[28]
.sym 22057 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1630[1]
.sym 22058 dat[19]
.sym 22059 servant.mdu_rs1[31]
.sym 22060 servant.mdu_rs1[31]
.sym 22062 adr[3]
.sym 22065 servant.timer.mtimecmp[20]
.sym 22066 adr[3]
.sym 22067 servant.timer.mtimecmp[22]
.sym 22074 adr[2]
.sym 22076 dat[19]
.sym 22078 adr[6]
.sym 22079 adr[3]
.sym 22080 adr[8]
.sym 22081 adr[9]
.sym 22082 dat[20]
.sym 22084 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[0]
.sym 22085 $abc$8097$techmap$techmap1596\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 22087 dat[17]
.sym 22088 adr[5]
.sym 22089 dat[21]
.sym 22091 dat[18]
.sym 22093 dat[22]
.sym 22094 adr[4]
.sym 22097 dat[16]
.sym 22099 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[0]
.sym 22101 dat[23]
.sym 22102 adr[7]
.sym 22103 $PACKER_VCC_NET
.sym 22106 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 22107 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 22108 wb_mem_dat[26]
.sym 22109 dat[27]
.sym 22110 wb_mem_dat[25]
.sym 22111 wb_mem_dat[27]
.sym 22112 dat[26]
.sym 22113 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 22114 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[0]
.sym 22115 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[0]
.sym 22116 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[0]
.sym 22117 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[0]
.sym 22118 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[0]
.sym 22119 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[0]
.sym 22120 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[0]
.sym 22121 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[0]
.sym 22122 adr[2]
.sym 22123 adr[3]
.sym 22125 adr[4]
.sym 22126 adr[5]
.sym 22127 adr[6]
.sym 22128 adr[7]
.sym 22129 adr[8]
.sym 22130 adr[9]
.sym 22133 wb_clk_$glb_clk
.sym 22134 $abc$8097$techmap$techmap1596\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 22135 dat[16]
.sym 22136 dat[17]
.sym 22137 dat[18]
.sym 22138 dat[19]
.sym 22139 dat[20]
.sym 22140 dat[21]
.sym 22141 dat[22]
.sym 22142 dat[23]
.sym 22143 $PACKER_VCC_NET
.sym 22153 $abc$8097$techmap$techmap1596\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 22155 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[70]_new_
.sym 22161 wb_mem_dat[25]
.sym 22163 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 22165 dat[26]
.sym 22166 recieve
.sym 22170 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 22171 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 22176 dat[25]
.sym 22177 dat[26]
.sym 22180 dat[31]
.sym 22182 adr[8]
.sym 22183 adr[9]
.sym 22185 adr[2]
.sym 22187 dat[29]
.sym 22189 $PACKER_VCC_NET
.sym 22190 dat[28]
.sym 22191 adr[6]
.sym 22192 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[1]
.sym 22193 adr[7]
.sym 22194 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 22197 adr[3]
.sym 22198 adr[4]
.sym 22199 adr[5]
.sym 22200 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[1]
.sym 22202 dat[24]
.sym 22203 dat[27]
.sym 22206 dat[30]
.sym 22208 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 22211 servant.timer.mtimecmp[20]
.sym 22212 servant.timer.mtimecmp[22]
.sym 22216 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[1]
.sym 22217 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[1]
.sym 22218 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[1]
.sym 22219 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[1]
.sym 22220 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[1]
.sym 22221 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[1]
.sym 22222 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[1]
.sym 22223 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1634[1]
.sym 22224 adr[2]
.sym 22225 adr[3]
.sym 22227 adr[4]
.sym 22228 adr[5]
.sym 22229 adr[6]
.sym 22230 adr[7]
.sym 22231 adr[8]
.sym 22232 adr[9]
.sym 22235 wb_clk_$glb_clk
.sym 22236 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 22237 $PACKER_VCC_NET
.sym 22238 dat[26]
.sym 22239 dat[27]
.sym 22240 dat[28]
.sym 22241 dat[29]
.sym 22242 dat[30]
.sym 22243 dat[31]
.sym 22244 dat[24]
.sym 22245 dat[25]
.sym 22262 wb_mem_dat[19]
.sym 22263 adr[5]
.sym 22264 dat[27]
.sym 22265 adr[5]
.sym 22266 $PACKER_VCC_NET
.sym 22269 adr[6]
.sym 22270 dat[26]
.sym 22271 $PACKER_VCC_NET
.sym 22272 adr[6]
.sym 22273 $abc$8097$techmap$techmap1590\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 22278 adr[6]
.sym 22279 dat[18]
.sym 22280 dat[17]
.sym 22281 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[0]
.sym 22283 dat[22]
.sym 22284 dat[23]
.sym 22286 adr[5]
.sym 22287 dat[19]
.sym 22288 dat[16]
.sym 22289 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[0]
.sym 22290 adr[7]
.sym 22291 $PACKER_VCC_NET
.sym 22292 dat[20]
.sym 22293 dat[21]
.sym 22294 adr[4]
.sym 22295 adr[3]
.sym 22296 $abc$8097$techmap$techmap1590\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 22300 adr[8]
.sym 22303 adr[2]
.sym 22308 adr[9]
.sym 22316 wb_mem_dat[19]
.sym 22318 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[0]
.sym 22319 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[0]
.sym 22320 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[0]
.sym 22321 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[0]
.sym 22322 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[0]
.sym 22323 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[0]
.sym 22324 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[0]
.sym 22325 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[0]
.sym 22326 adr[2]
.sym 22327 adr[3]
.sym 22329 adr[4]
.sym 22330 adr[5]
.sym 22331 adr[6]
.sym 22332 adr[7]
.sym 22333 adr[8]
.sym 22334 adr[9]
.sym 22337 wb_clk_$glb_clk
.sym 22338 $abc$8097$techmap$techmap1590\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 22339 dat[16]
.sym 22340 dat[17]
.sym 22341 dat[18]
.sym 22342 dat[19]
.sym 22343 dat[20]
.sym 22344 dat[21]
.sym 22345 dat[22]
.sym 22346 dat[23]
.sym 22347 $PACKER_VCC_NET
.sym 22354 wb_mem_dat[20]
.sym 22357 servant.mdu_rs1[30]
.sym 22359 dat[22]
.sym 22367 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 22370 adr[4]
.sym 22371 dat[29]
.sym 22375 dat[24]
.sym 22381 dat[24]
.sym 22382 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 22383 dat[28]
.sym 22386 dat[29]
.sym 22388 adr[7]
.sym 22389 dat[31]
.sym 22391 adr[8]
.sym 22392 dat[30]
.sym 22395 adr[4]
.sym 22397 adr[3]
.sym 22399 adr[9]
.sym 22400 adr[2]
.sym 22401 adr[5]
.sym 22402 dat[27]
.sym 22403 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[1]
.sym 22405 dat[25]
.sym 22407 adr[6]
.sym 22408 dat[26]
.sym 22409 $PACKER_VCC_NET
.sym 22411 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[1]
.sym 22416 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[1]
.sym 22417 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[1]
.sym 22418 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[1]
.sym 22419 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[1]
.sym 22420 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[1]
.sym 22421 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[1]
.sym 22422 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[1]
.sym 22423 $abc$8097$auto$opt_expr.cc:189:group_cell_inputs$1642[1]
.sym 22424 adr[2]
.sym 22425 adr[3]
.sym 22427 adr[4]
.sym 22428 adr[5]
.sym 22429 adr[6]
.sym 22430 adr[7]
.sym 22431 adr[8]
.sym 22432 adr[9]
.sym 22435 wb_clk_$glb_clk
.sym 22436 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 22437 $PACKER_VCC_NET
.sym 22438 dat[26]
.sym 22439 dat[27]
.sym 22440 dat[28]
.sym 22441 dat[29]
.sym 22442 dat[30]
.sym 22443 dat[31]
.sym 22444 dat[24]
.sym 22445 dat[25]
.sym 22543 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[7]
.sym 22554 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6023
.sym 22557 servant.timer.mtimecmp[1]
.sym 22585 $abc$8097$auto$wreduce.cc:455:run$1253[0]
.sym 22589 rx_from_ble.clock_count[0]
.sym 22590 $abc$8097$new_n1105_
.sym 22592 $abc$8097$auto$wreduce.cc:455:run$1253[6]
.sym 22593 rx_from_ble.state[1]
.sym 22595 $PACKER_VCC_NET
.sym 22596 $abc$8097$auto$wreduce.cc:455:run$1253[4]
.sym 22597 $abc$8097$new_n1106_
.sym 22604 $abc$8097$auto$wreduce.cc:455:run$1253[2]
.sym 22606 $abc$8097$auto$wreduce.cc:455:run$1253[3]
.sym 22610 $abc$8097$auto$wreduce.cc:455:run$1253[5]
.sym 22614 rx_from_ble.state[0]
.sym 22617 $abc$8097$new_n1105_
.sym 22618 $abc$8097$auto$wreduce.cc:455:run$1253[5]
.sym 22619 $abc$8097$new_n1106_
.sym 22624 $PACKER_VCC_NET
.sym 22625 rx_from_ble.clock_count[0]
.sym 22630 rx_from_ble.state[0]
.sym 22631 rx_from_ble.state[1]
.sym 22635 $abc$8097$auto$wreduce.cc:455:run$1253[4]
.sym 22636 $abc$8097$new_n1105_
.sym 22638 $abc$8097$new_n1106_
.sym 22641 $abc$8097$auto$wreduce.cc:455:run$1253[2]
.sym 22643 $abc$8097$new_n1105_
.sym 22647 $abc$8097$auto$wreduce.cc:455:run$1253[0]
.sym 22648 $abc$8097$new_n1105_
.sym 22650 $abc$8097$new_n1106_
.sym 22655 $abc$8097$new_n1105_
.sym 22656 $abc$8097$auto$wreduce.cc:455:run$1253[6]
.sym 22660 $abc$8097$new_n1105_
.sym 22662 $abc$8097$auto$wreduce.cc:455:run$1253[3]
.sym 22663 $PACKER_VCC_NET
.sym 22664 i_clk$SB_IO_IN_$glb_clk
.sym 22687 $PACKER_VCC_NET
.sym 22693 rx_from_ble.state[1]
.sym 22699 rx_from_ble.clock_count[6]
.sym 22701 rx_from_ble.clock_count[3]
.sym 22703 rx_from_ble.clock_count[5]
.sym 22705 servant.wb_timer_rdt[11]
.sym 22710 rx_from_ble.clock_count[4]
.sym 22712 servant.wb_timer_rdt[0]
.sym 22716 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 22719 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[2]
.sym 22723 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[1]
.sym 22724 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[9]
.sym 22731 servant.timer.mtimecmp[8]
.sym 22732 servant.wb_timer_rdt[11]
.sym 22733 servant.timer.mtimecmp[0]
.sym 22747 $abc$8097$auto$simplemap.cc:256:simplemap_eqne$2318_new_inv_
.sym 22748 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 22749 $PACKER_VCC_NET
.sym 22750 rx_from_ble.state[0]
.sym 22751 rx_from_ble.clock_count[2]
.sym 22752 rx_from_ble.clock_count[0]
.sym 22753 rx_from_ble.clock_count[6]
.sym 22754 rx_from_ble.clock_count[3]
.sym 22755 rx_from_ble.clock_count[5]
.sym 22757 $abc$8097$new_n1077_
.sym 22758 rx_from_ble.clock_count[4]
.sym 22759 servant.timer.mtimecmp[4]
.sym 22760 $abc$8097$new_n1106_
.sym 22761 $abc$8097$new_n1105_
.sym 22762 rx_from_ble.clock_count[1]
.sym 22764 servant.timer.mtimecmp[0]
.sym 22765 servant.timer.mtimecmp[6]
.sym 22773 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$2324[0]_new_inv_
.sym 22774 rx_from_ble.state[1]
.sym 22780 rx_from_ble.clock_count[6]
.sym 22781 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$2324[0]_new_inv_
.sym 22782 rx_from_ble.clock_count[4]
.sym 22783 rx_from_ble.clock_count[5]
.sym 22788 servant.timer.mtimecmp[0]
.sym 22792 rx_from_ble.clock_count[2]
.sym 22793 rx_from_ble.clock_count[0]
.sym 22794 rx_from_ble.clock_count[1]
.sym 22795 rx_from_ble.clock_count[3]
.sym 22800 servant.timer.mtimecmp[4]
.sym 22804 servant.timer.mtimecmp[6]
.sym 22810 $abc$8097$new_n1077_
.sym 22811 $abc$8097$auto$simplemap.cc:256:simplemap_eqne$2318_new_inv_
.sym 22816 $abc$8097$auto$simplemap.cc:256:simplemap_eqne$2318_new_inv_
.sym 22817 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 22818 rx_from_ble.state[1]
.sym 22819 rx_from_ble.state[0]
.sym 22822 rx_from_ble.clock_count[0]
.sym 22823 rx_from_ble.clock_count[1]
.sym 22824 $abc$8097$new_n1105_
.sym 22825 $abc$8097$new_n1106_
.sym 22826 $PACKER_VCC_NET
.sym 22827 i_clk$SB_IO_IN_$glb_clk
.sym 22845 $abc$8097$new_n1077_
.sym 22852 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 22853 servant.wb_timer_rdt[4]
.sym 22855 servant.wb_timer_rdt[5]
.sym 22856 servant.wb_timer_rdt[23]
.sym 22857 servant.wb_timer_rdt[20]
.sym 22861 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[23]
.sym 22863 wb_mem_dat[1]
.sym 22872 servant.timer.mtimecmp[5]
.sym 22873 i_data$SB_IO_IN
.sym 22874 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 22876 $abc$8097$new_n1105_
.sym 22878 $abc$8097$auto$simplemap.cc:256:simplemap_eqne$2318_new_inv_
.sym 22880 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 22882 servant.timer.mtimecmp[1]
.sym 22885 $abc$8097$new_n1593_
.sym 22888 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 22889 rx_from_ble.state[0]
.sym 22894 $auto$ice40_ffinit.cc:140:execute$7746
.sym 22896 servant.timer.mtimecmp[8]
.sym 22906 i_data$SB_IO_IN
.sym 22912 servant.timer.mtimecmp[5]
.sym 22918 $auto$ice40_ffinit.cc:140:execute$7746
.sym 22921 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 22922 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 22924 $abc$8097$new_n1593_
.sym 22928 servant.timer.mtimecmp[8]
.sym 22933 servant.timer.mtimecmp[1]
.sym 22940 $abc$8097$auto$simplemap.cc:256:simplemap_eqne$2318_new_inv_
.sym 22941 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 22945 rx_from_ble.state[0]
.sym 22946 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 22948 $abc$8097$new_n1105_
.sym 22950 i_clk$SB_IO_IN_$glb_clk
.sym 22962 dat[6]
.sym 22963 servant.wb_gpio_rdt
.sym 22964 adr[9]
.sym 22966 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 22972 rx_from_ble.state[0]
.sym 22976 servant.wb_timer_rdt[12]
.sym 22977 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 22978 servant.wb_timer_rdt[13]
.sym 22979 rx_from_ble.state[0]
.sym 22980 wb_mem_dat[0]
.sym 22981 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[10]
.sym 22982 servant.wb_timer_rdt[29]
.sym 22983 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[25]
.sym 22984 servant.wb_timer_rdt[10]
.sym 22985 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5933
.sym 22986 servant.wb_timer_rdt[11]
.sym 22987 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[18]
.sym 22993 wb_mem_dat[5]
.sym 22994 servant.timer.mtimecmp[6]
.sym 22995 from_ble[6]
.sym 22996 servant.wb_timer_rdt[0]
.sym 22997 servant.wb_timer_rdt[6]
.sym 23000 recieve
.sym 23002 servant.wb_timer_rdt[12]
.sym 23005 wb_mem_dat[6]
.sym 23006 wb_mem_dat[12]
.sym 23013 servant.timer.mtimecmp[0]
.sym 23014 servant.timer.mtimecmp[12]
.sym 23015 servant.wb_timer_rdt[5]
.sym 23019 servant.timer.mtimecmp[5]
.sym 23022 servant.timer.mtimecmp[12]
.sym 23023 wb_mem_dat[1]
.sym 23028 servant.timer.mtimecmp[12]
.sym 23034 wb_mem_dat[6]
.sym 23038 wb_mem_dat[5]
.sym 23044 recieve
.sym 23046 wb_mem_dat[6]
.sym 23047 from_ble[6]
.sym 23051 wb_mem_dat[1]
.sym 23059 wb_mem_dat[12]
.sym 23062 servant.timer.mtimecmp[0]
.sym 23063 servant.wb_timer_rdt[0]
.sym 23064 servant.wb_timer_rdt[5]
.sym 23065 servant.timer.mtimecmp[5]
.sym 23068 servant.timer.mtimecmp[6]
.sym 23069 servant.wb_timer_rdt[6]
.sym 23070 servant.timer.mtimecmp[12]
.sym 23071 servant.wb_timer_rdt[12]
.sym 23072 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6125_$glb_ce
.sym 23073 wb_clk_$glb_clk
.sym 23074 wb_rst_$glb_sr
.sym 23083 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[22]
.sym 23086 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[22]
.sym 23088 i_data$SB_IO_IN
.sym 23092 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[20]
.sym 23096 to_pc$SB_IO_OUT
.sym 23099 dat[7]
.sym 23100 servant.wb_timer_rdt[21]
.sym 23101 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[11]
.sym 23102 servant.wb_timer_rdt[17]
.sym 23103 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 23105 servant.wb_timer_rdt[17]
.sym 23106 servant.wb_timer_rdt[21]
.sym 23107 wb_mem_dat[7]
.sym 23108 $abc$8097$new_n1039_
.sym 23109 servant.wb_timer_rdt[19]
.sym 23110 $abc$8097$new_n1044_
.sym 23117 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 23118 from_ble[6]
.sym 23120 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 23121 from_ble[7]
.sym 23125 $abc$8097$new_n1077_
.sym 23126 rx_from_ble.data_index[2]
.sym 23128 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 23129 from_ble[7]
.sym 23131 from_ble[2]
.sym 23132 $abc$8097$new_n1081_
.sym 23133 $abc$8097$techmap$techmap\rx_from_ble.$procmux$876.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 23134 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 23135 $abc$8097$techmap$techmap\rx_from_ble.$procmux$950.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 23137 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 23138 recieve
.sym 23142 $abc$8097$new_n1087_
.sym 23143 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5933
.sym 23144 wb_mem_dat[7]
.sym 23145 rx_from_ble.data_index[1]
.sym 23146 $abc$8097$new_n1099_
.sym 23147 rx_from_ble.data_index[0]
.sym 23149 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 23151 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 23152 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 23155 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 23156 from_ble[6]
.sym 23157 $abc$8097$new_n1099_
.sym 23158 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 23161 $abc$8097$new_n1077_
.sym 23162 $abc$8097$techmap$techmap\rx_from_ble.$procmux$876.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 23163 from_ble[6]
.sym 23167 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 23168 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 23169 $abc$8097$new_n1087_
.sym 23170 from_ble[2]
.sym 23173 from_ble[7]
.sym 23175 recieve
.sym 23176 wb_mem_dat[7]
.sym 23179 from_ble[7]
.sym 23180 $abc$8097$new_n1077_
.sym 23181 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 23182 $abc$8097$new_n1081_
.sym 23185 rx_from_ble.data_index[0]
.sym 23186 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 23187 rx_from_ble.data_index[1]
.sym 23188 rx_from_ble.data_index[2]
.sym 23192 from_ble[2]
.sym 23193 $abc$8097$techmap$techmap\rx_from_ble.$procmux$950.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 23194 $abc$8097$new_n1077_
.sym 23195 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5933
.sym 23196 i_clk$SB_IO_IN_$glb_clk
.sym 23198 $abc$8097$auto$alumacc.cc:491:replace_alu$1314[31]
.sym 23199 servant.timer.mtimecmp[10]
.sym 23200 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[10]
.sym 23201 servant.timer.mtimecmp[7]
.sym 23202 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5933
.sym 23203 $abc$8097$new_n1052_
.sym 23204 $abc$8097$new_n1117_
.sym 23205 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[11]
.sym 23210 servant.wb_timer_rdt[30]
.sym 23220 dat[7]
.sym 23222 servant.wb_timer_rdt[28]
.sym 23223 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5933
.sym 23224 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[27]
.sym 23225 $abc$8097$new_n1052_
.sym 23226 rx_from_ble.data_index[2]
.sym 23227 servant.wb_timer_rdt[26]
.sym 23228 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[28]
.sym 23229 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5933
.sym 23231 rx_from_ble.data_index[1]
.sym 23232 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[15]
.sym 23233 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[9]
.sym 23240 from_ble[4]
.sym 23242 recieve
.sym 23243 from_ble[1]
.sym 23244 recieve
.sym 23246 rx_from_ble.state[1]
.sym 23248 $abc$8097$techmap\rx_from_ble.$procmux$1048_Y[1]_new_
.sym 23249 rx_from_ble.state[0]
.sym 23250 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 23252 wb_mem_dat[0]
.sym 23253 wb_mem_dat[5]
.sym 23254 from_ble[2]
.sym 23256 wb_mem_dat[2]
.sym 23258 wb_mem_dat[1]
.sym 23261 from_ble[5]
.sym 23262 from_ble[0]
.sym 23264 wb_mem_dat[4]
.sym 23266 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6023
.sym 23268 from_ble[3]
.sym 23269 wb_mem_dat[3]
.sym 23270 rx_done
.sym 23273 recieve
.sym 23274 from_ble[1]
.sym 23275 wb_mem_dat[1]
.sym 23278 rx_from_ble.state[1]
.sym 23279 $abc$8097$techmap\rx_from_ble.$procmux$1048_Y[1]_new_
.sym 23280 rx_from_ble.state[0]
.sym 23285 wb_mem_dat[3]
.sym 23286 from_ble[3]
.sym 23287 recieve
.sym 23290 recieve
.sym 23291 from_ble[2]
.sym 23292 wb_mem_dat[2]
.sym 23297 from_ble[4]
.sym 23298 wb_mem_dat[4]
.sym 23299 recieve
.sym 23302 recieve
.sym 23303 from_ble[5]
.sym 23304 wb_mem_dat[5]
.sym 23309 from_ble[0]
.sym 23310 wb_mem_dat[0]
.sym 23311 recieve
.sym 23314 rx_from_ble.state[0]
.sym 23315 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 23316 rx_from_ble.state[1]
.sym 23317 rx_done
.sym 23318 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6023
.sym 23319 i_clk$SB_IO_IN_$glb_clk
.sym 23321 $abc$8097$techmap$techmap\rx_from_ble.$procmux$930.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 23322 $abc$8097$techmap$techmap\rx_from_ble.$procmux$993.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 23323 $abc$8097$techmap$techmap\rx_from_ble.$procmux$893.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 23324 $abc$8097$new_n1093_
.sym 23325 $abc$8097$new_n1102_
.sym 23326 from_ble[3]
.sym 23327 from_ble[5]
.sym 23328 from_ble[0]
.sym 23331 adr[3]
.sym 23339 adr[4]
.sym 23340 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 23341 dat[2]
.sym 23343 dat[4]
.sym 23345 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[29]
.sym 23346 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[30]
.sym 23347 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[24]
.sym 23349 servant.wb_timer_rdt[20]
.sym 23350 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 23351 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[26]
.sym 23352 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[23]
.sym 23353 servant.timer.mtimecmp[11]
.sym 23354 q$SB_IO_OUT
.sym 23355 wb_mem_dat[9]
.sym 23356 servant.wb_timer_rdt[27]
.sym 23363 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 23367 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 23368 rx_from_ble.state[1]
.sym 23369 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 23370 rx_from_ble.state[0]
.sym 23371 $abc$8097$new_n1077_
.sym 23372 $abc$8097$new_n1090_
.sym 23375 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 23377 rx_from_ble.data_index[0]
.sym 23381 $abc$8097$techmap$techmap\rx_from_ble.$procmux$971.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 23382 from_ble[1]
.sym 23385 $abc$8097$new_n1096_
.sym 23386 rx_from_ble.data_index[2]
.sym 23387 from_ble[4]
.sym 23389 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5933
.sym 23391 rx_from_ble.data_index[1]
.sym 23392 $abc$8097$techmap$techmap\rx_from_ble.$procmux$911.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 23395 rx_from_ble.state[1]
.sym 23398 rx_from_ble.state[0]
.sym 23401 $abc$8097$techmap$techmap\rx_from_ble.$procmux$911.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 23402 from_ble[4]
.sym 23404 $abc$8097$new_n1077_
.sym 23407 rx_from_ble.data_index[0]
.sym 23408 rx_from_ble.data_index[2]
.sym 23409 rx_from_ble.data_index[1]
.sym 23410 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 23413 $abc$8097$new_n1090_
.sym 23414 from_ble[1]
.sym 23415 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 23416 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 23419 from_ble[1]
.sym 23421 $abc$8097$new_n1077_
.sym 23422 $abc$8097$techmap$techmap\rx_from_ble.$procmux$971.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 23426 rx_from_ble.state[1]
.sym 23427 rx_from_ble.state[0]
.sym 23431 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 23432 $abc$8097$new_n1096_
.sym 23433 from_ble[4]
.sym 23434 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 23437 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 23438 rx_from_ble.data_index[0]
.sym 23439 rx_from_ble.data_index[2]
.sym 23440 rx_from_ble.data_index[1]
.sym 23441 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5933
.sym 23442 i_clk$SB_IO_IN_$glb_clk
.sym 23444 $abc$8097$new_n1830_
.sym 23445 $abc$8097$new_n1060_
.sym 23446 servant.timer.mtimecmp[11]
.sym 23447 servant.timer.mtimecmp[9]
.sym 23448 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[13]
.sym 23449 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[9]
.sym 23450 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[29]
.sym 23451 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[24]
.sym 23470 servant.wb_timer_rdt[13]
.sym 23472 servant.wb_timer_rdt[28]
.sym 23473 wb_mem_dat[11]
.sym 23475 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5933
.sym 23477 servant.wb_timer_rdt[29]
.sym 23478 servant.wb_timer_rdt[11]
.sym 23479 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[25]
.sym 23486 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[31]_new_
.sym 23487 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 23488 $abc$8097$ram.we[0]_new_
.sym 23490 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4911[2]_new_inv_
.sym 23491 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 23492 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[15]
.sym 23494 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[15]
.sym 23495 servant.wb_timer_rdt[24]
.sym 23496 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6422
.sym 23498 servant.wb_timer_rdt[1]
.sym 23500 wb_mem_dat[0]
.sym 23501 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 23504 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[15]
.sym 23505 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[63]_new_
.sym 23507 $abc$8097$new_n1452_
.sym 23508 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 23509 servant.timer.mtimecmp[1]
.sym 23510 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 23512 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 23514 servant.timer.mtimecmp[28]
.sym 23516 servant.timer.mtimecmp[24]
.sym 23518 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 23519 $abc$8097$ram.we[0]_new_
.sym 23525 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 23526 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[15]
.sym 23532 wb_mem_dat[0]
.sym 23537 servant.timer.mtimecmp[28]
.sym 23542 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 23544 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[15]
.sym 23548 servant.timer.mtimecmp[1]
.sym 23549 servant.wb_timer_rdt[1]
.sym 23550 servant.wb_timer_rdt[24]
.sym 23551 servant.timer.mtimecmp[24]
.sym 23554 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 23555 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[15]
.sym 23556 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 23557 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 23560 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[31]_new_
.sym 23561 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[63]_new_
.sym 23562 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4911[2]_new_inv_
.sym 23563 $abc$8097$new_n1452_
.sym 23564 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6422
.sym 23565 wb_clk_$glb_clk
.sym 23567 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[21]
.sym 23568 servant.timer.mtimecmp[13]
.sym 23569 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[15]
.sym 23570 $abc$8097$new_n1050_
.sym 23571 servant.timer.mtimecmp[29]
.sym 23572 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[14]
.sym 23573 wb_rst
.sym 23574 servant.timer.mtimecmp[24]
.sym 23578 dat[26]
.sym 23580 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[15]
.sym 23583 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 23584 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6422
.sym 23591 $PACKER_VCC_NET
.sym 23592 wb_mem_rdt[14]
.sym 23593 servant.wb_timer_rdt[21]
.sym 23594 servant.wb_timer_rdt[17]
.sym 23595 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 23596 $abc$8097$new_n1039_
.sym 23598 servant.wb_dbus_ack
.sym 23599 servant.timer.mtimecmp[28]
.sym 23600 servant.wb_timer_rdt[27]
.sym 23601 servant.wb_timer_rdt[19]
.sym 23602 $abc$8097$new_n1044_
.sym 23609 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 23610 servant.timer.mtimecmp[28]
.sym 23611 wb_mem_dat[29]
.sym 23612 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 23613 $abc$8097$new_n1041_
.sym 23614 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[15]
.sym 23615 $abc$8097$new_n1038_
.sym 23617 $abc$8097$new_n1040_
.sym 23618 q$SB_IO_OUT
.sym 23620 $abc$8097$new_n1039_
.sym 23621 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 23622 $abc$8097$ram.we[0]_new_
.sym 23626 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[13]
.sym 23630 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 23631 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[15]
.sym 23632 servant.wb_timer_rdt[28]
.sym 23638 recieve
.sym 23642 $abc$8097$ram.we[0]_new_
.sym 23643 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 23647 recieve
.sym 23649 wb_mem_dat[29]
.sym 23653 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 23655 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[13]
.sym 23659 $abc$8097$new_n1038_
.sym 23660 $abc$8097$new_n1040_
.sym 23661 $abc$8097$new_n1041_
.sym 23671 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 23672 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[15]
.sym 23673 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[15]
.sym 23674 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 23680 q$SB_IO_OUT
.sym 23683 $abc$8097$new_n1039_
.sym 23685 servant.wb_timer_rdt[28]
.sym 23686 servant.timer.mtimecmp[28]
.sym 23688 wb_clk_$glb_clk
.sym 23690 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[16]
.sym 23691 servant.timer.mtimecmp[14]
.sym 23692 $abc$8097$new_n1049_
.sym 23693 servant.timer.mtimecmp[15]
.sym 23694 $abc$8097$new_n1059_
.sym 23695 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[25]
.sym 23696 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[18]
.sym 23697 $abc$8097$new_n1043_
.sym 23706 dat[29]
.sym 23710 $abc$8097$ram.we[0]_new_
.sym 23714 servant.wb_timer_rdt[22]
.sym 23715 $abc$8097$new_n1830_
.sym 23716 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[27]
.sym 23717 $abc$8097$new_n1037_
.sym 23718 dat[19]
.sym 23719 servant.wb_timer_rdt[26]
.sym 23720 $abc$8097$ram.o_wb_rdt[15]_new_inv_
.sym 23721 wb_mem_dat[24]
.sym 23723 $abc$8097$new_n1060_
.sym 23725 $abc$8097$new_n1052_
.sym 23732 servant.wb_timer_rdt[14]
.sym 23733 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 23734 servant.wb_timer_rdt[15]
.sym 23736 servant.mdu_rs1[31]
.sym 23740 wb_mem_dat[15]
.sym 23742 wb_mem_dat[29]
.sym 23743 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 23744 servant.mdu_rs1[31]
.sym 23745 wb_mem_dat[16]
.sym 23746 $abc$8097$ram.o_wb_rdt[15]_new_inv_
.sym 23748 wb_mem_dat[15]
.sym 23750 recieve
.sym 23752 wb_mem_rdt[14]
.sym 23753 $abc$8097$ram.we[0]_new_
.sym 23756 servant.mdu_rs1[30]
.sym 23758 servant.wb_dbus_ack
.sym 23760 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 23764 servant.wb_dbus_ack
.sym 23765 wb_mem_dat[15]
.sym 23766 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 23770 wb_mem_dat[16]
.sym 23771 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 23773 servant.wb_dbus_ack
.sym 23776 servant.mdu_rs1[30]
.sym 23777 servant.wb_timer_rdt[15]
.sym 23778 $abc$8097$ram.o_wb_rdt[15]_new_inv_
.sym 23779 servant.mdu_rs1[31]
.sym 23784 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 23785 $abc$8097$ram.we[0]_new_
.sym 23788 wb_mem_dat[29]
.sym 23794 servant.wb_timer_rdt[14]
.sym 23795 servant.mdu_rs1[31]
.sym 23796 wb_mem_rdt[14]
.sym 23797 servant.mdu_rs1[30]
.sym 23801 servant.wb_timer_rdt[15]
.sym 23807 wb_mem_dat[15]
.sym 23808 recieve
.sym 23810 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 23811 wb_clk_$glb_clk
.sym 23813 $abc$8097$new_n1770_
.sym 23814 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[19]
.sym 23815 $abc$8097$new_n1768_
.sym 23816 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$3823[6]_new_
.sym 23817 $abc$8097$auto$rtlil.cc:1835:ReduceAnd$1316_new_
.sym 23818 servant.timer_irq
.sym 23819 $abc$8097$new_n1832_
.sym 23820 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[17]
.sym 23830 wb_mem_dat[29]
.sym 23831 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 23832 servant.wb_timer_rdt[15]
.sym 23836 servant.wb_timer_rdt[14]
.sym 23837 servant.wb_timer_rdt[20]
.sym 23839 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[23]
.sym 23840 servant.timer.mtimecmp[30]
.sym 23842 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[26]
.sym 23844 servant.wb_timer_rdt[23]
.sym 23845 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[30]
.sym 23846 servant.timer.mtimecmp[21]
.sym 23847 wb_mem_dat[28]
.sym 23848 servant.wb_timer_rdt[27]
.sym 23854 wb_mem_dat[28]
.sym 23855 wb_mem_dat[17]
.sym 23856 wb_mem_dat[24]
.sym 23860 wb_mem_dat[18]
.sym 23865 servant.timer.mtimecmp[20]
.sym 23868 recieve
.sym 23869 wb_mem_dat[16]
.sym 23879 wb_mem_dat[19]
.sym 23888 wb_mem_dat[17]
.sym 23896 servant.timer.mtimecmp[20]
.sym 23901 wb_mem_dat[18]
.sym 23902 recieve
.sym 23908 wb_mem_dat[18]
.sym 23911 wb_mem_dat[28]
.sym 23919 recieve
.sym 23920 wb_mem_dat[24]
.sym 23923 wb_mem_dat[16]
.sym 23930 wb_mem_dat[19]
.sym 23933 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6125_$glb_ce
.sym 23934 wb_clk_$glb_clk
.sym 23935 wb_rst_$glb_sr
.sym 23936 $abc$8097$new_n1056_
.sym 23937 $PACKER_GND_NET
.sym 23938 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[30]
.sym 23939 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[31]
.sym 23940 $abc$8097$new_n1831_
.sym 23941 $abc$8097$new_n1057_
.sym 23943 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[23]
.sym 23950 dat[24]
.sym 23951 servant.timer.mtimecmp[20]
.sym 23952 wb_mem_dat[24]
.sym 23954 servant.wb_timer_rdt[18]
.sym 23960 servant.wb_timer_rdt[28]
.sym 23961 wb_mem_dat[31]
.sym 23966 servant.mdu_rs1[30]
.sym 23969 $abc$8097$ram.o_wb_rdt[28]_new_inv_
.sym 23970 wb_mem_dat[27]
.sym 23980 recieve
.sym 23981 wb_mem_dat[19]
.sym 23982 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 23983 wb_mem_dat[18]
.sym 23986 servant.wb_timer_rdt[22]
.sym 23990 wb_mem_dat[28]
.sym 23991 servant.wb_timer_rdt[17]
.sym 23993 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 23994 $abc$8097$ram.o_wb_rdt[17]_new_inv_
.sym 23996 servant.timer.mtimecmp[20]
.sym 23997 servant.wb_timer_rdt[20]
.sym 23998 servant.timer.mtimecmp[22]
.sym 23999 servant.mdu_rs1[30]
.sym 24000 servant.wb_dbus_ack
.sym 24006 servant.mdu_rs1[31]
.sym 24010 servant.wb_timer_rdt[20]
.sym 24011 servant.timer.mtimecmp[22]
.sym 24012 servant.wb_timer_rdt[22]
.sym 24013 servant.timer.mtimecmp[20]
.sym 24016 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 24017 wb_mem_dat[18]
.sym 24018 servant.wb_dbus_ack
.sym 24024 wb_mem_dat[19]
.sym 24025 recieve
.sym 24035 servant.timer.mtimecmp[22]
.sym 24040 servant.wb_timer_rdt[17]
.sym 24041 servant.mdu_rs1[31]
.sym 24042 $abc$8097$ram.o_wb_rdt[17]_new_inv_
.sym 24043 servant.mdu_rs1[30]
.sym 24046 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 24047 servant.wb_dbus_ack
.sym 24048 wb_mem_dat[19]
.sym 24052 recieve
.sym 24053 wb_mem_dat[28]
.sym 24056 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 24057 wb_clk_$glb_clk
.sym 24059 servant.timer.mtimecmp[31]
.sym 24060 servant.timer.mtimecmp[30]
.sym 24061 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[26]
.sym 24062 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[27]
.sym 24063 servant.timer.mtimecmp[21]
.sym 24064 servant.timer.mtimecmp[23]
.sym 24065 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$3823[2]_new_
.sym 24066 servant.timer.mtimecmp[26]
.sym 24073 servant.wb_timer_rdt[31]
.sym 24077 dat[19]
.sym 24086 servant.wb_dbus_ack
.sym 24088 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 24089 servant.wb_timer_rdt[19]
.sym 24092 servant.wb_dbus_ack
.sym 24093 servant.wb_timer_rdt[27]
.sym 24103 servant.wb_dbus_ack
.sym 24104 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 24107 adr[6]
.sym 24114 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[6]
.sym 24115 wb_mem_dat[29]
.sym 24117 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 24120 servant.wb_timer_rdt[28]
.sym 24124 servant.mdu_rs1[31]
.sym 24126 servant.mdu_rs1[30]
.sym 24129 $abc$8097$ram.o_wb_rdt[28]_new_inv_
.sym 24134 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[6]
.sym 24135 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 24139 servant.mdu_rs1[30]
.sym 24140 $abc$8097$ram.o_wb_rdt[28]_new_inv_
.sym 24141 servant.mdu_rs1[31]
.sym 24142 servant.wb_timer_rdt[28]
.sym 24163 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 24165 servant.wb_dbus_ack
.sym 24166 wb_mem_dat[29]
.sym 24175 adr[6]
.sym 24179 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 24180 wb_clk_$glb_clk
.sym 24185 servant.timer.mtimecmp[27]
.sym 24189 servant.timer.mtimecmp[25]
.sym 24194 $PACKER_VCC_NET
.sym 24200 $abc$8097$techmap$techmap1590\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 24204 $PACKER_VCC_NET
.sym 24208 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[27]
.sym 24211 servant.wb_timer_rdt[26]
.sym 24224 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 24228 wb_mem_dat[28]
.sym 24229 servant.mdu_rs1[31]
.sym 24230 servant.wb_timer_rdt[26]
.sym 24233 wb_mem_dat[26]
.sym 24235 wb_mem_rdt[26]
.sym 24236 wb_mem_dat[27]
.sym 24238 servant.mdu_rs1[30]
.sym 24239 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 24241 servant.mdu_rs1[30]
.sym 24242 wb_mem_dat[27]
.sym 24244 servant.mdu_rs1[30]
.sym 24246 recieve
.sym 24247 servant.wb_timer_rdt[25]
.sym 24248 $abc$8097$ram.o_wb_rdt[25]_new_inv_
.sym 24249 $abc$8097$ram.o_wb_rdt[27]_new_inv_
.sym 24252 servant.wb_dbus_ack
.sym 24253 servant.wb_timer_rdt[27]
.sym 24254 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 24256 $abc$8097$ram.o_wb_rdt[25]_new_inv_
.sym 24257 servant.wb_timer_rdt[25]
.sym 24258 servant.mdu_rs1[31]
.sym 24259 servant.mdu_rs1[30]
.sym 24262 $abc$8097$ram.o_wb_rdt[27]_new_inv_
.sym 24263 servant.mdu_rs1[30]
.sym 24264 servant.wb_timer_rdt[27]
.sym 24265 servant.mdu_rs1[31]
.sym 24268 servant.wb_dbus_ack
.sym 24269 wb_mem_dat[27]
.sym 24270 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 24274 recieve
.sym 24277 wb_mem_dat[27]
.sym 24280 servant.wb_dbus_ack
.sym 24281 wb_mem_dat[26]
.sym 24282 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 24286 wb_mem_dat[28]
.sym 24288 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 24289 servant.wb_dbus_ack
.sym 24293 wb_mem_dat[26]
.sym 24295 recieve
.sym 24298 wb_mem_rdt[26]
.sym 24299 servant.mdu_rs1[31]
.sym 24300 servant.wb_timer_rdt[26]
.sym 24301 servant.mdu_rs1[30]
.sym 24302 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 24303 wb_clk_$glb_clk
.sym 24323 wb_mem_rdt[26]
.sym 24353 wb_mem_dat[20]
.sym 24354 servant.mdu_rs1[31]
.sym 24355 $abc$8097$ram.o_wb_rdt[19]_new_inv_
.sym 24360 servant.mdu_rs1[30]
.sym 24361 servant.wb_timer_rdt[19]
.sym 24366 wb_mem_dat[22]
.sym 24379 $abc$8097$ram.o_wb_rdt[19]_new_inv_
.sym 24380 servant.mdu_rs1[30]
.sym 24381 servant.wb_timer_rdt[19]
.sym 24382 servant.mdu_rs1[31]
.sym 24397 wb_mem_dat[20]
.sym 24403 wb_mem_dat[22]
.sym 24425 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6125_$glb_ce
.sym 24426 wb_clk_$glb_clk
.sym 24427 wb_rst_$glb_sr
.sym 24441 $abc$8097$ram.o_wb_rdt[19]_new_inv_
.sym 24477 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 24491 wb_mem_dat[20]
.sym 24499 servant.wb_dbus_ack
.sym 24538 wb_mem_dat[20]
.sym 24539 servant.wb_dbus_ack
.sym 24541 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 24548 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163_$glb_ce
.sym 24549 wb_clk_$glb_clk
.sym 24581 servant.wb_dbus_ack
.sym 24653 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[17]
.sym 24659 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[21]
.sym 24660 servant.timer.mtimecmp[7]
.sym 24662 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[16]
.sym 24664 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[15]
.sym 24666 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[19]
.sym 24667 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[13]
.sym 24674 servant.wb_timer_rdt[1]
.sym 24702 servant.timer.mtimecmp[7]
.sym 24724 servant.timer.mtimecmp[7]
.sym 24785 $PACKER_GND_NET
.sym 24791 servant.wb_timer_rdt[23]
.sym 24853 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[0]
.sym 24855 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[4]
.sym 24856 servant.wb_timer_rdt[0]
.sym 24861 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[7]
.sym 24862 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[2]
.sym 24864 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[6]
.sym 24866 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[1]
.sym 24869 servant.wb_timer_rdt[3]
.sym 24872 servant.wb_timer_rdt[4]
.sym 24873 servant.wb_timer_rdt[7]
.sym 24874 servant.wb_timer_rdt[1]
.sym 24877 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[5]
.sym 24879 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[3]
.sym 24881 servant.wb_timer_rdt[6]
.sym 24882 servant.wb_timer_rdt[5]
.sym 24883 servant.wb_timer_rdt[2]
.sym 24884 $auto$alumacc.cc:474:replace_alu$1312.C[1]
.sym 24886 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[0]
.sym 24887 servant.wb_timer_rdt[0]
.sym 24890 $auto$alumacc.cc:474:replace_alu$1312.C[2]
.sym 24892 servant.wb_timer_rdt[1]
.sym 24893 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[1]
.sym 24896 $auto$alumacc.cc:474:replace_alu$1312.C[3]
.sym 24898 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[2]
.sym 24899 servant.wb_timer_rdt[2]
.sym 24902 $auto$alumacc.cc:474:replace_alu$1312.C[4]
.sym 24904 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[3]
.sym 24905 servant.wb_timer_rdt[3]
.sym 24908 $auto$alumacc.cc:474:replace_alu$1312.C[5]
.sym 24910 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[4]
.sym 24911 servant.wb_timer_rdt[4]
.sym 24914 $auto$alumacc.cc:474:replace_alu$1312.C[6]
.sym 24916 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[5]
.sym 24917 servant.wb_timer_rdt[5]
.sym 24920 $auto$alumacc.cc:474:replace_alu$1312.C[7]
.sym 24922 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[6]
.sym 24923 servant.wb_timer_rdt[6]
.sym 24926 $auto$alumacc.cc:474:replace_alu$1312.C[8]
.sym 24928 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[7]
.sym 24929 servant.wb_timer_rdt[7]
.sym 24940 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[14]
.sym 24941 $abc$8097$auto$alumacc.cc:491:replace_alu$1314[31]
.sym 25002 $auto$alumacc.cc:474:replace_alu$1312.C[8]
.sym 25010 servant.wb_timer_rdt[11]
.sym 25011 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[8]
.sym 25018 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[11]
.sym 25019 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[9]
.sym 25023 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[12]
.sym 25024 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[10]
.sym 25025 servant.wb_timer_rdt[9]
.sym 25026 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[13]
.sym 25027 servant.wb_timer_rdt[10]
.sym 25029 servant.wb_timer_rdt[13]
.sym 25030 servant.wb_timer_rdt[8]
.sym 25031 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[15]
.sym 25034 servant.wb_timer_rdt[14]
.sym 25035 servant.wb_timer_rdt[12]
.sym 25036 servant.wb_timer_rdt[15]
.sym 25037 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[14]
.sym 25039 $auto$alumacc.cc:474:replace_alu$1312.C[9]
.sym 25041 servant.wb_timer_rdt[8]
.sym 25042 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[8]
.sym 25045 $auto$alumacc.cc:474:replace_alu$1312.C[10]
.sym 25047 servant.wb_timer_rdt[9]
.sym 25048 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[9]
.sym 25051 $auto$alumacc.cc:474:replace_alu$1312.C[11]
.sym 25053 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[10]
.sym 25054 servant.wb_timer_rdt[10]
.sym 25057 $auto$alumacc.cc:474:replace_alu$1312.C[12]
.sym 25059 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[11]
.sym 25060 servant.wb_timer_rdt[11]
.sym 25063 $auto$alumacc.cc:474:replace_alu$1312.C[13]
.sym 25065 servant.wb_timer_rdt[12]
.sym 25066 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[12]
.sym 25069 $auto$alumacc.cc:474:replace_alu$1312.C[14]
.sym 25071 servant.wb_timer_rdt[13]
.sym 25072 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[13]
.sym 25075 $auto$alumacc.cc:474:replace_alu$1312.C[15]
.sym 25077 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[14]
.sym 25078 servant.wb_timer_rdt[14]
.sym 25081 $auto$alumacc.cc:474:replace_alu$1312.C[16]
.sym 25083 servant.wb_timer_rdt[15]
.sym 25084 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[15]
.sym 25091 i_data$SB_IO_IN
.sym 25095 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[31]
.sym 25102 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[11]
.sym 25105 servant.wb_timer_rdt[21]
.sym 25157 $auto$alumacc.cc:474:replace_alu$1312.C[16]
.sym 25168 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[20]
.sym 25170 servant.wb_timer_rdt[20]
.sym 25172 servant.wb_timer_rdt[22]
.sym 25173 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[22]
.sym 25174 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[23]
.sym 25177 servant.wb_timer_rdt[23]
.sym 25179 servant.wb_timer_rdt[16]
.sym 25180 servant.wb_timer_rdt[17]
.sym 25181 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[21]
.sym 25182 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[16]
.sym 25183 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[17]
.sym 25187 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[19]
.sym 25188 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[18]
.sym 25189 servant.wb_timer_rdt[21]
.sym 25192 servant.wb_timer_rdt[19]
.sym 25193 servant.wb_timer_rdt[18]
.sym 25194 $auto$alumacc.cc:474:replace_alu$1312.C[17]
.sym 25196 servant.wb_timer_rdt[16]
.sym 25197 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[16]
.sym 25200 $auto$alumacc.cc:474:replace_alu$1312.C[18]
.sym 25202 servant.wb_timer_rdt[17]
.sym 25203 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[17]
.sym 25206 $auto$alumacc.cc:474:replace_alu$1312.C[19]
.sym 25208 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[18]
.sym 25209 servant.wb_timer_rdt[18]
.sym 25212 $auto$alumacc.cc:474:replace_alu$1312.C[20]
.sym 25214 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[19]
.sym 25215 servant.wb_timer_rdt[19]
.sym 25218 $auto$alumacc.cc:474:replace_alu$1312.C[21]
.sym 25220 servant.wb_timer_rdt[20]
.sym 25221 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[20]
.sym 25224 $auto$alumacc.cc:474:replace_alu$1312.C[22]
.sym 25226 servant.wb_timer_rdt[21]
.sym 25227 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[21]
.sym 25230 $auto$alumacc.cc:474:replace_alu$1312.C[23]
.sym 25232 servant.wb_timer_rdt[22]
.sym 25233 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[22]
.sym 25236 $auto$alumacc.cc:474:replace_alu$1312.C[24]
.sym 25238 servant.wb_timer_rdt[23]
.sym 25239 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[23]
.sym 25250 clock_gen.pll.rst_reg[1]
.sym 25251 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[18]
.sym 25252 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5933
.sym 25254 servant.wb_timer_rdt[22]
.sym 25312 $auto$alumacc.cc:474:replace_alu$1312.C[24]
.sym 25317 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[26]
.sym 25318 servant.wb_timer_rdt[25]
.sym 25320 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[24]
.sym 25322 servant.wb_timer_rdt[30]
.sym 25325 servant.wb_timer_rdt[27]
.sym 25326 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[29]
.sym 25327 servant.wb_timer_rdt[29]
.sym 25328 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[25]
.sym 25330 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[30]
.sym 25334 servant.wb_timer_rdt[26]
.sym 25335 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[28]
.sym 25338 servant.wb_timer_rdt[31]
.sym 25339 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[27]
.sym 25342 servant.wb_timer_rdt[24]
.sym 25345 servant.wb_timer_rdt[28]
.sym 25346 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[31]
.sym 25349 $auto$alumacc.cc:474:replace_alu$1312.C[25]
.sym 25351 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[24]
.sym 25352 servant.wb_timer_rdt[24]
.sym 25355 $auto$alumacc.cc:474:replace_alu$1312.C[26]
.sym 25357 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[25]
.sym 25358 servant.wb_timer_rdt[25]
.sym 25361 $auto$alumacc.cc:474:replace_alu$1312.C[27]
.sym 25363 servant.wb_timer_rdt[26]
.sym 25364 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[26]
.sym 25367 $auto$alumacc.cc:474:replace_alu$1312.C[28]
.sym 25369 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[27]
.sym 25370 servant.wb_timer_rdt[27]
.sym 25373 $auto$alumacc.cc:474:replace_alu$1312.C[29]
.sym 25375 servant.wb_timer_rdt[28]
.sym 25376 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[28]
.sym 25379 $auto$alumacc.cc:474:replace_alu$1312.C[30]
.sym 25381 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[29]
.sym 25382 servant.wb_timer_rdt[29]
.sym 25385 $auto$alumacc.cc:474:replace_alu$1312.C[31]
.sym 25387 servant.wb_timer_rdt[30]
.sym 25388 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[30]
.sym 25391 $nextpnr_ICESTORM_LC_4$I3
.sym 25393 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[31]
.sym 25394 servant.wb_timer_rdt[31]
.sym 25405 $abc$8097$new_n1043_
.sym 25407 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[26]
.sym 25408 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[29]
.sym 25412 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[24]
.sym 25414 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[30]
.sym 25417 servant.wb_timer_rdt[27]
.sym 25467 $nextpnr_ICESTORM_LC_4$I3
.sym 25472 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 25473 servant.timer.mtimecmp[10]
.sym 25475 servant.wb_timer_rdt[10]
.sym 25476 wb_mem_dat[7]
.sym 25482 wb_mem_dat[10]
.sym 25483 servant.wb_timer_rdt[11]
.sym 25488 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6023
.sym 25492 servant.timer.mtimecmp[11]
.sym 25493 rx_from_ble.data_index[2]
.sym 25496 rx_from_ble.data_index[1]
.sym 25497 servant.timer.mtimecmp[10]
.sym 25501 rx_from_ble.data_index[0]
.sym 25508 $nextpnr_ICESTORM_LC_4$I3
.sym 25513 wb_mem_dat[10]
.sym 25519 servant.timer.mtimecmp[10]
.sym 25526 wb_mem_dat[7]
.sym 25531 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6023
.sym 25535 servant.timer.mtimecmp[10]
.sym 25536 servant.wb_timer_rdt[11]
.sym 25537 servant.wb_timer_rdt[10]
.sym 25538 servant.timer.mtimecmp[11]
.sym 25541 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 25542 rx_from_ble.data_index[2]
.sym 25543 rx_from_ble.data_index[0]
.sym 25544 rx_from_ble.data_index[1]
.sym 25550 servant.timer.mtimecmp[11]
.sym 25551 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6125_$glb_ce
.sym 25552 wb_clk_$glb_clk
.sym 25553 wb_rst_$glb_sr
.sym 25560 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[17]
.sym 25564 wb_mem_dat[10]
.sym 25567 servant.wb_timer_rdt[10]
.sym 25631 $abc$8097$new_n1102_
.sym 25632 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 25633 $abc$8097$new_n1117_
.sym 25635 rx_from_ble.data_index[2]
.sym 25636 $abc$8097$techmap$techmap\rx_from_ble.$procmux$993.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 25638 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 25640 rx_from_ble.data_index[1]
.sym 25642 from_ble[0]
.sym 25643 $abc$8097$techmap$techmap\rx_from_ble.$procmux$930.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 25644 $abc$8097$new_n1077_
.sym 25645 rx_from_ble.data_index[0]
.sym 25646 $abc$8097$new_n1093_
.sym 25648 from_ble[3]
.sym 25649 from_ble[5]
.sym 25653 $abc$8097$techmap$techmap\rx_from_ble.$procmux$893.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 25654 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5933
.sym 25655 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 25657 from_ble[5]
.sym 25660 $abc$8097$new_n1117_
.sym 25661 from_ble[3]
.sym 25662 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 25663 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 25666 $abc$8097$new_n1093_
.sym 25667 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 25668 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 25669 from_ble[0]
.sym 25672 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 25673 from_ble[5]
.sym 25674 $abc$8097$new_n1102_
.sym 25675 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 25678 rx_from_ble.data_index[2]
.sym 25679 rx_from_ble.data_index[1]
.sym 25680 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 25681 rx_from_ble.data_index[0]
.sym 25684 rx_from_ble.data_index[1]
.sym 25685 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 25686 rx_from_ble.data_index[0]
.sym 25687 rx_from_ble.data_index[2]
.sym 25690 $abc$8097$new_n1077_
.sym 25692 from_ble[3]
.sym 25693 $abc$8097$techmap$techmap\rx_from_ble.$procmux$930.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 25697 $abc$8097$new_n1077_
.sym 25698 from_ble[5]
.sym 25699 $abc$8097$techmap$techmap\rx_from_ble.$procmux$893.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 25703 $abc$8097$techmap$techmap\rx_from_ble.$procmux$993.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 25704 $abc$8097$new_n1077_
.sym 25705 from_ble[0]
.sym 25706 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$5933
.sym 25707 i_clk$SB_IO_IN_$glb_clk
.sym 25720 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 25783 servant.timer.mtimecmp[13]
.sym 25784 servant.timer.mtimecmp[11]
.sym 25785 servant.timer.mtimecmp[9]
.sym 25788 wb_mem_dat[9]
.sym 25789 servant.timer.mtimecmp[24]
.sym 25791 servant.wb_timer_rdt[9]
.sym 25794 servant.timer.mtimecmp[29]
.sym 25798 servant.wb_timer_rdt[29]
.sym 25801 servant.wb_timer_rdt[11]
.sym 25808 servant.timer.mtimecmp[7]
.sym 25809 servant.wb_timer_rdt[7]
.sym 25810 wb_mem_dat[11]
.sym 25815 servant.wb_timer_rdt[7]
.sym 25816 servant.timer.mtimecmp[7]
.sym 25817 servant.wb_timer_rdt[29]
.sym 25818 servant.timer.mtimecmp[29]
.sym 25821 servant.wb_timer_rdt[11]
.sym 25822 servant.wb_timer_rdt[9]
.sym 25823 servant.timer.mtimecmp[9]
.sym 25824 servant.timer.mtimecmp[11]
.sym 25828 wb_mem_dat[11]
.sym 25834 wb_mem_dat[9]
.sym 25840 servant.timer.mtimecmp[13]
.sym 25845 servant.timer.mtimecmp[9]
.sym 25852 servant.timer.mtimecmp[29]
.sym 25859 servant.timer.mtimecmp[24]
.sym 25861 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6125_$glb_ce
.sym 25862 wb_clk_$glb_clk
.sym 25863 wb_rst_$glb_sr
.sym 25872 $abc$8097$new_n1830_
.sym 25873 servant.wb_timer_rdt[9]
.sym 25876 $abc$8097$new_n1060_
.sym 25881 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6125
.sym 25937 servant.timer.mtimecmp[21]
.sym 25938 servant.timer.mtimecmp[14]
.sym 25940 servant.timer.mtimecmp[15]
.sym 25944 wb_mem_dat[13]
.sym 25948 servant.timer.mtimecmp[15]
.sym 25951 servant.wb_timer_rdt[13]
.sym 25957 wb_mem_dat[29]
.sym 25959 servant.wb_timer_rdt[15]
.sym 25962 servant.timer.mtimecmp[13]
.sym 25964 wb_mem_dat[24]
.sym 25967 clock_gen.pll.rst_reg[1]
.sym 25970 servant.timer.mtimecmp[21]
.sym 25978 wb_mem_dat[13]
.sym 25984 servant.timer.mtimecmp[15]
.sym 25988 servant.timer.mtimecmp[15]
.sym 25989 servant.wb_timer_rdt[15]
.sym 25990 servant.wb_timer_rdt[13]
.sym 25991 servant.timer.mtimecmp[13]
.sym 25994 wb_mem_dat[29]
.sym 26000 servant.timer.mtimecmp[14]
.sym 26009 clock_gen.pll.rst_reg[1]
.sym 26015 wb_mem_dat[24]
.sym 26016 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6125_$glb_ce
.sym 26017 wb_clk_$glb_clk
.sym 26018 wb_rst_$glb_sr
.sym 26025 servant.timer.mtimecmp[25]
.sym 26031 q$SB_IO_OUT
.sym 26036 wb_mem_dat[13]
.sym 26037 servant.timer.mtimecmp[21]
.sym 26092 servant.wb_timer_rdt[15]
.sym 26093 wb_mem_dat[15]
.sym 26095 $abc$8097$new_n1050_
.sym 26100 wb_mem_dat[14]
.sym 26101 servant.timer.mtimecmp[14]
.sym 26104 servant.wb_timer_rdt[14]
.sym 26106 servant.wb_timer_rdt[21]
.sym 26107 $abc$8097$new_n1044_
.sym 26111 servant.timer.mtimecmp[15]
.sym 26114 servant.timer.mtimecmp[25]
.sym 26116 servant.wb_timer_rdt[25]
.sym 26119 servant.timer.mtimecmp[18]
.sym 26121 servant.timer.mtimecmp[21]
.sym 26122 servant.timer.mtimecmp[16]
.sym 26126 servant.timer.mtimecmp[16]
.sym 26131 wb_mem_dat[14]
.sym 26138 $abc$8097$new_n1050_
.sym 26139 servant.timer.mtimecmp[25]
.sym 26140 servant.wb_timer_rdt[25]
.sym 26145 wb_mem_dat[15]
.sym 26149 servant.wb_timer_rdt[15]
.sym 26150 servant.wb_timer_rdt[14]
.sym 26151 servant.timer.mtimecmp[14]
.sym 26152 servant.timer.mtimecmp[15]
.sym 26158 servant.timer.mtimecmp[25]
.sym 26163 servant.timer.mtimecmp[18]
.sym 26167 servant.wb_timer_rdt[21]
.sym 26168 $abc$8097$new_n1044_
.sym 26170 servant.timer.mtimecmp[21]
.sym 26171 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6125_$glb_ce
.sym 26172 wb_clk_$glb_clk
.sym 26173 wb_rst_$glb_sr
.sym 26247 servant.timer.mtimecmp[17]
.sym 26249 $abc$8097$new_n1049_
.sym 26250 servant.timer.mtimecmp[18]
.sym 26251 $abc$8097$new_n1059_
.sym 26252 $abc$8097$new_n1060_
.sym 26254 servant.timer.mtimecmp[19]
.sym 26255 $abc$8097$new_n1056_
.sym 26256 servant.wb_timer_rdt[18]
.sym 26257 servant.wb_timer_rdt[17]
.sym 26258 servant.wb_timer_rdt[19]
.sym 26259 $abc$8097$new_n1831_
.sym 26260 $abc$8097$new_n1830_
.sym 26262 $abc$8097$new_n1037_
.sym 26263 servant.wb_timer_rdt[30]
.sym 26265 servant.timer.mtimecmp[30]
.sym 26266 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$3823[6]_new_
.sym 26267 $abc$8097$auto$rtlil.cc:1835:ReduceAnd$1316_new_
.sym 26268 $abc$8097$new_n1043_
.sym 26269 $abc$8097$new_n1832_
.sym 26271 $abc$8097$new_n1770_
.sym 26273 $abc$8097$new_n1768_
.sym 26278 $abc$8097$auto$alumacc.cc:491:replace_alu$1314[31]
.sym 26280 $abc$8097$new_n1037_
.sym 26281 $abc$8097$new_n1043_
.sym 26282 $abc$8097$new_n1832_
.sym 26283 $abc$8097$new_n1768_
.sym 26286 servant.timer.mtimecmp[19]
.sym 26292 $abc$8097$new_n1059_
.sym 26293 servant.wb_timer_rdt[17]
.sym 26294 servant.timer.mtimecmp[17]
.sym 26295 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$3823[6]_new_
.sym 26298 servant.timer.mtimecmp[18]
.sym 26299 servant.wb_timer_rdt[19]
.sym 26300 servant.timer.mtimecmp[19]
.sym 26301 servant.wb_timer_rdt[18]
.sym 26304 servant.timer.mtimecmp[30]
.sym 26305 $abc$8097$new_n1060_
.sym 26306 servant.wb_timer_rdt[30]
.sym 26307 $abc$8097$new_n1770_
.sym 26311 $abc$8097$auto$alumacc.cc:491:replace_alu$1314[31]
.sym 26313 $abc$8097$auto$rtlil.cc:1835:ReduceAnd$1316_new_
.sym 26316 $abc$8097$new_n1830_
.sym 26317 $abc$8097$new_n1831_
.sym 26318 $abc$8097$new_n1049_
.sym 26319 $abc$8097$new_n1056_
.sym 26323 servant.timer.mtimecmp[17]
.sym 26327 wb_clk_$glb_clk
.sym 26338 $PACKER_VCC_NET
.sym 26402 servant.timer.mtimecmp[31]
.sym 26403 $abc$8097$new_n1053_
.sym 26404 $abc$8097$new_n1052_
.sym 26405 servant.wb_timer_rdt[23]
.sym 26407 servant.timer.mtimecmp[23]
.sym 26408 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$3823[2]_new_
.sym 26409 servant.wb_timer_rdt[31]
.sym 26410 $abc$8097$new_n1054_
.sym 26411 servant.timer.mtimecmp[30]
.sym 26415 servant.timer.mtimecmp[23]
.sym 26423 $abc$8097$new_n1057_
.sym 26424 servant.timer.mtimecmp[16]
.sym 26428 servant.wb_timer_rdt[16]
.sym 26435 servant.timer.mtimecmp[31]
.sym 26436 servant.wb_timer_rdt[31]
.sym 26438 $abc$8097$new_n1057_
.sym 26447 servant.timer.mtimecmp[30]
.sym 26454 servant.timer.mtimecmp[31]
.sym 26459 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$3823[2]_new_
.sym 26460 $abc$8097$new_n1053_
.sym 26461 $abc$8097$new_n1052_
.sym 26462 $abc$8097$new_n1054_
.sym 26465 servant.wb_timer_rdt[16]
.sym 26466 servant.timer.mtimecmp[16]
.sym 26467 servant.wb_timer_rdt[23]
.sym 26468 servant.timer.mtimecmp[23]
.sym 26479 servant.timer.mtimecmp[23]
.sym 26493 $abc$8097$new_n1053_
.sym 26560 servant.timer.mtimecmp[27]
.sym 26564 wb_mem_dat[23]
.sym 26567 servant.wb_timer_rdt[27]
.sym 26570 wb_mem_dat[31]
.sym 26572 servant.timer.mtimecmp[26]
.sym 26575 wb_mem_dat[26]
.sym 26582 servant.wb_timer_rdt[26]
.sym 26584 wb_mem_dat[30]
.sym 26587 wb_mem_dat[21]
.sym 26590 wb_mem_dat[31]
.sym 26599 wb_mem_dat[30]
.sym 26602 servant.timer.mtimecmp[26]
.sym 26610 servant.timer.mtimecmp[27]
.sym 26615 wb_mem_dat[21]
.sym 26620 wb_mem_dat[23]
.sym 26626 servant.wb_timer_rdt[26]
.sym 26627 servant.timer.mtimecmp[27]
.sym 26628 servant.timer.mtimecmp[26]
.sym 26629 servant.wb_timer_rdt[27]
.sym 26633 wb_mem_dat[26]
.sym 26636 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6125_$glb_ce
.sym 26637 wb_clk_$glb_clk
.sym 26638 wb_rst_$glb_sr
.sym 26656 wb_mem_dat[23]
.sym 26716 wb_mem_dat[25]
.sym 26717 wb_mem_dat[27]
.sym 26763 wb_mem_dat[27]
.sym 26790 wb_mem_dat[25]
.sym 26791 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6125_$glb_ce
.sym 26792 wb_clk_$glb_clk
.sym 26793 wb_rst_$glb_sr
.sym 27310 to_pc$SB_IO_OUT
.sym 27321 to_pc$SB_IO_OUT
.sym 27335 $abc$8097$new_n1053_
.sym 27429 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6125
.sym 27446 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6125
.sym 27455 $abc$8097$new_n1053_
.sym 27459 wb_rst
.sym 27463 q$SB_IO_OUT
.sym 27479 q$SB_IO_OUT
.sym 27483 wb_rst
.sym 27487 $PACKER_VCC_NET
.sym 27519 $PACKER_VCC_NET
.sym 27522 $PACKER_GND_NET
.sym 27529 $PACKER_GND_NET
.sym 27537 $PACKER_VCC_NET
.sym 27549 $PACKER_GND_NET
.sym 27552 $PACKER_VCC_NET
.sym 27567 $PACKER_GND_NET
.sym 27572 $PACKER_VCC_NET
.sym 27682 clock_gen.pll.locked
.sym 27705 $PACKER_GND_NET
.sym 27715 servant.cpu.rf_ram_if.rcnt[0]
.sym 27719 servant.cpu.raddr[0]
.sym 27723 servant.cpu.raddr[1]
.sym 27724 $PACKER_VCC_NET
.sym 27725 $auto$alumacc.cc:474:replace_alu$1371.C[2]
.sym 27727 servant.cpu.raddr[2]
.sym 27728 $PACKER_VCC_NET
.sym 27729 $auto$alumacc.cc:474:replace_alu$1371.C[3]
.sym 27731 servant.cpu.raddr[3]
.sym 27732 $PACKER_VCC_NET
.sym 27733 $auto$alumacc.cc:474:replace_alu$1371.C[4]
.sym 27734 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 27735 tx_to_ble.clock_count[1]
.sym 27746 $abc$8097$new_n955_
.sym 27747 data_to_ble[5]
.sym 27748 $abc$8097$auto$ice40_ffinit.cc:141:execute$7767
.sym 27749 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 27750 $abc$8097$auto$ice40_ffinit.cc:141:execute$7771
.sym 27751 $abc$8097$auto$ice40_ffinit.cc:141:execute$7759
.sym 27752 tx_to_ble.data_index[2]
.sym 27753 tx_to_ble.data_index[1]
.sym 27754 $abc$8097$new_n955_
.sym 27755 data_to_ble[3]
.sym 27756 $abc$8097$auto$ice40_ffinit.cc:141:execute$7759
.sym 27757 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 27762 $abc$8097$new_n955_
.sym 27763 data_to_ble[4]
.sym 27764 $abc$8097$auto$ice40_ffinit.cc:141:execute$7763
.sym 27765 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 27766 $abc$8097$new_n955_
.sym 27767 data_to_ble[7]
.sym 27768 $abc$8097$auto$ice40_ffinit.cc:141:execute$7771
.sym 27769 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 27770 $abc$8097$auto$ice40_ffinit.cc:141:execute$7775
.sym 27771 $abc$8097$auto$ice40_ffinit.cc:141:execute$7763
.sym 27772 tx_to_ble.data_index[1]
.sym 27773 $abc$8097$new_n1763_
.sym 27774 $abc$8097$new_n955_
.sym 27775 data_to_ble[1]
.sym 27776 $abc$8097$auto$ice40_ffinit.cc:141:execute$7783
.sym 27777 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 27779 tx_to_ble.data_index[0]
.sym 27784 tx_to_ble.data_index[1]
.sym 27788 tx_to_ble.data_index[2]
.sym 27789 $auto$alumacc.cc:474:replace_alu$1350.C[2]
.sym 27794 clock_gen.pll.rst_reg[0]
.sym 27801 clock_gen.pll.rst_reg[1]
.sym 27802 $abc$8097$new_n967_
.sym 27803 $abc$8097$new_n968_
.sym 27804 $abc$8097$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/servant/uart_tx.v:65$109.$4\buffer[7:0][0]_new_inv_
.sym 27805 tx_to_ble.data_index[0]
.sym 27806 $abc$8097$auto$ice40_ffinit.cc:141:execute$7783
.sym 27807 $abc$8097$auto$ice40_ffinit.cc:141:execute$7767
.sym 27808 tx_to_ble.data_index[1]
.sym 27809 tx_to_ble.data_index[2]
.sym 27810 servant.mdu_rs1[22]
.sym 27814 servant.mdu_rs1[24]
.sym 27818 servant.mdu_rs1[20]
.sym 27830 servant.mdu_rs1[21]
.sym 27838 servant.mdu_rs1[23]
.sym 27842 $abc$8097$new_n1149_
.sym 27843 $abc$8097$new_n1150_
.sym 27844 $abc$8097$new_n1151_
.sym 27845 $abc$8097$new_n1152_
.sym 27846 servant.cpu.rf_rreq
.sym 27854 $abc$8097$new_n1157_
.sym 27855 $abc$8097$new_n1153_
.sym 27856 $abc$8097$new_n1148_
.sym 27857 recieve
.sym 27858 $abc$8097$ram.i_wb_cyc_new_inv_
.sym 27859 wb_mem_ack
.sym 27862 servant.mdu_rs1[24]
.sym 27863 servant.mdu_rs1[25]
.sym 27864 servant.mdu_rs1[22]
.sym 27865 servant.mdu_rs1[23]
.sym 27866 servant.mdu_rs1[18]
.sym 27867 servant.mdu_rs1[19]
.sym 27868 servant.mdu_rs1[20]
.sym 27869 servant.mdu_rs1[21]
.sym 27874 servant.mdu_rs1[28]
.sym 27878 servant.mdu_rs1[19]
.sym 27882 servant.mdu_rs1[26]
.sym 27883 servant.mdu_rs1[27]
.sym 27884 servant.mdu_rs1[28]
.sym 27885 servant.mdu_rs1[29]
.sym 27886 servant.mdu_rs1[27]
.sym 27890 servant.mdu_rs1[29]
.sym 27894 servant.mdu_rs1[25]
.sym 27902 servant.mdu_rs1[26]
.sym 27907 $PACKER_VCC_NET
.sym 27908 servant.cpu.rf_ram_if.rcnt[0]
.sym 27910 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27911 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27912 servant.cpu.cpu.state.o_cnt_r[1]
.sym 27913 servant.cpu.cpu.state.o_cnt_r[0]
.sym 27914 servant.cpu.cpu.state.o_cnt_r[0]
.sym 27915 servant.cpu.cpu.state.o_cnt_r[1]
.sym 27916 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 27918 servant.cpu.rf_wreq
.sym 27919 servant.cpu.rf_ram_if.rgnt
.sym 27920 servant.cpu.cpu.cnt_en
.sym 27921 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$695_Y_new_
.sym 27926 servant.cpu.rf_ram_if.rreq_r
.sym 27930 servant.cpu.cpu.cnt_done
.sym 27931 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27934 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 27935 servant.cpu.cpu.cnt_done
.sym 27939 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27940 servant.cpu.cpu.state.o_cnt[2]
.sym 27944 servant.cpu.cpu.mem_bytecnt[0]
.sym 27945 $auto$alumacc.cc:474:replace_alu$1383.C[1]
.sym 27948 servant.cpu.cpu.mem_bytecnt[1]
.sym 27949 $auto$alumacc.cc:474:replace_alu$1383.C[2]
.sym 27950 servant.cpu.cpu.state.o_cnt_r[1]
.sym 27958 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27962 servant.cpu.cpu.state.o_cnt_r[0]
.sym 27966 servant.cpu.cpu.state.o_cnt_r[2]
.sym 27967 servant.cpu.cpu.state.o_cnt[2]
.sym 27968 servant.cpu.cpu.mem_bytecnt[0]
.sym 27969 servant.cpu.cpu.mem_bytecnt[1]
.sym 27970 servant.cpu.cpu.state.o_cnt[2]
.sym 27971 servant.cpu.cpu.mem_bytecnt[0]
.sym 27972 servant.cpu.cpu.mem_bytecnt[1]
.sym 27973 $abc$8097$servant.cpu.cpu.bufreg.i_imm_new_
.sym 27974 servant.cpu.cpu.branch_op
.sym 27975 servant.cpu.cpu.decode.opcode[2]
.sym 27976 servant.cpu.cpu.decode.opcode[0]
.sym 27978 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 27979 $abc$8097$servant.cpu.cpu.ctrl.offset_b_new_
.sym 27980 $abc$8097$auto$alumacc.cc:474:replace_alu$1380.lcu.p[0]_new_
.sym 27981 $abc$8097$servant.cpu.cpu.ctrl.i_utype_new_
.sym 27982 servant.cpu.cpu.bufreg_en
.sym 27983 servant.mdu_rs1[0]
.sym 27984 $abc$8097$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$398_Y_new_
.sym 27985 $abc$8097$servant.cpu.cpu.ctrl.i_utype_new_
.sym 27986 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 27987 servant.cpu.cpu.state.o_cnt_r[0]
.sym 27991 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27992 servant.cpu.cpu.state.o_cnt[2]
.sym 27994 servant.cpu.cpu.branch_op
.sym 27995 servant.cpu.cpu.bufreg_en
.sym 27996 servant.mdu_rs1[0]
.sym 27997 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 27998 servant.cpu.cpu.state.o_cnt[2]
.sym 27999 servant.cpu.cpu.mem_bytecnt[0]
.sym 28000 servant.cpu.cpu.mem_bytecnt[1]
.sym 28002 $abc$8097$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 28003 $abc$8097$servant.cpu.cpu.ctrl.offset_b_new_
.sym 28004 $abc$8097$auto$alumacc.cc:474:replace_alu$1380.lcu.p[0]_new_
.sym 28005 servant.cpu.cpu.jump
.sym 28006 servant.cpu.cpu.mem_bytecnt[0]
.sym 28007 servant.cpu.cpu.mem_bytecnt[1]
.sym 28008 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$577_Y_new_
.sym 28009 $abc$8097$new_n1134_
.sym 28010 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$6952[1]_new_
.sym 28011 clock_gen.pll.rst_reg[1]
.sym 28014 servant.cpu.cpu.branch_op
.sym 28015 servant.cpu.cpu.decode.opcode[0]
.sym 28016 servant.cpu.cpu.decode.opcode[2]
.sym 28018 $abc$8097$new_n1344_
.sym 28019 $abc$8097$new_n1345_
.sym 28020 $abc$8097$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$394_Y_new_
.sym 28021 $abc$8097$new_n1774_
.sym 28022 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 28023 $abc$8097$servant.cpu.cpu.ctrl.offset_b_new_
.sym 28024 $abc$8097$auto$alumacc.cc:474:replace_alu$1380.lcu.p[0]_new_
.sym 28025 servant.cpu.cpu.branch_op
.sym 28026 servant.cpu.cpu.csr_in
.sym 28030 servant.cpu.cpu.ebreak
.sym 28031 servant.cpu.cpu.state.o_cnt[2]
.sym 28032 servant.cpu.cpu.decode.op22
.sym 28033 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28038 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$265_Y_new_
.sym 28039 $abc$8097$servant.cpu.cpu.csr.mcause_new_
.sym 28045 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6938
.sym 28046 servant.cpu.cpu.cnt_done
.sym 28047 servant.cpu.cpu.csr.mcause31
.sym 28048 servant.cpu.cpu.csr.mcause3_0[0]
.sym 28049 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28054 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 28055 servant.cpu.cpu.jump
.sym 28056 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 28057 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 28058 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 28059 $abc$8097$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 28060 $abc$8097$new_n1778_
.sym 28061 $abc$8097$new_n1777_
.sym 28066 servant.wb_ibus_adr[30]
.sym 28078 servant.wb_ibus_adr[29]
.sym 28086 servant.wb_ibus_adr[28]
.sym 28087 servant.wb_ibus_adr[29]
.sym 28088 servant.wb_ibus_adr[30]
.sym 28089 servant.wb_ibus_adr[31]
.sym 28090 servant.wb_ibus_adr[31]
.sym 28094 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 28095 $abc$8097$new_n1154_
.sym 28096 $abc$8097$new_n1155_
.sym 28097 $abc$8097$new_n1156_
.sym 28098 servant.wb_ibus_adr[18]
.sym 28102 servant.wb_ibus_adr[19]
.sym 28106 servant.wb_ibus_adr[28]
.sym 28110 servant.wb_ibus_adr[20]
.sym 28114 servant.wb_ibus_adr[27]
.sym 28118 servant.wb_ibus_adr[16]
.sym 28119 servant.wb_ibus_adr[17]
.sym 28120 servant.wb_ibus_adr[18]
.sym 28121 servant.wb_ibus_adr[19]
.sym 28122 servant.wb_ibus_adr[17]
.sym 28130 servant.wb_ibus_adr[22]
.sym 28134 servant.wb_ibus_adr[25]
.sym 28135 servant.wb_ibus_adr[26]
.sym 28136 servant.wb_ibus_adr[20]
.sym 28137 servant.wb_ibus_adr[23]
.sym 28138 servant.wb_ibus_adr[23]
.sym 28142 servant.wb_ibus_adr[25]
.sym 28146 servant.wb_ibus_adr[26]
.sym 28150 servant.wb_ibus_adr[24]
.sym 28151 servant.wb_ibus_adr[27]
.sym 28152 servant.wb_ibus_adr[21]
.sym 28153 servant.wb_ibus_adr[22]
.sym 28154 servant.wb_ibus_adr[21]
.sym 28158 servant.wb_ibus_adr[24]
.sym 28166 servant.wb_ibus_adr[14]
.sym 28170 servant.wb_ibus_adr[15]
.sym 28178 servant.wb_ibus_adr[13]
.sym 28179 servant.wb_ibus_adr[14]
.sym 28180 servant.wb_ibus_adr[15]
.sym 28186 servant.wb_ibus_adr[16]
.sym 28195 tx_to_ble.clock_count[0]
.sym 28200 tx_to_ble.clock_count[1]
.sym 28204 tx_to_ble.clock_count[2]
.sym 28205 $auto$alumacc.cc:474:replace_alu$1356.C[2]
.sym 28208 tx_to_ble.clock_count[3]
.sym 28209 $auto$alumacc.cc:474:replace_alu$1356.C[3]
.sym 28212 tx_to_ble.clock_count[4]
.sym 28213 $auto$alumacc.cc:474:replace_alu$1356.C[4]
.sym 28216 tx_to_ble.clock_count[5]
.sym 28217 $auto$alumacc.cc:474:replace_alu$1356.C[5]
.sym 28220 tx_to_ble.clock_count[6]
.sym 28221 $auto$alumacc.cc:474:replace_alu$1356.C[6]
.sym 28222 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 28223 $abc$8097$auto$wreduce.cc:455:run$1258[3]
.sym 28226 wb_mem_rdt[2]
.sym 28230 servant.cpu.waddr[9]
.sym 28231 servant.cpu.cpu.rd_addr[3]
.sym 28234 wb_mem_rdt[4]
.sym 28238 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 28239 tx_to_ble.clock_count[0]
.sym 28240 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 28242 servant.cpu.waddr[9]
.sym 28243 servant.cpu.cpu.rd_addr[2]
.sym 28246 servant.cpu.waddr[9]
.sym 28247 servant.cpu.cpu.rd_addr[4]
.sym 28250 $abc$8097$new_n1290_
.sym 28251 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 28254 servant.cpu.rf_ram_if.wcnt[0]
.sym 28255 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 28258 $abc$8097$new_n955_
.sym 28259 data_to_ble[2]
.sym 28260 $abc$8097$auto$ice40_ffinit.cc:141:execute$7755
.sym 28261 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 28262 $abc$8097$new_n955_
.sym 28263 data_to_ble[6]
.sym 28264 $abc$8097$auto$ice40_ffinit.cc:141:execute$7751
.sym 28265 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 28266 $abc$8097$new_n955_
.sym 28267 data_to_ble[0]
.sym 28268 $abc$8097$auto$ice40_ffinit.cc:141:execute$7775
.sym 28269 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$and$/usr/bin/../share/yosys/techmap.v:434$2232_Y[1]_new_
.sym 28270 tx_to_ble.state[1]
.sym 28274 $abc$8097$auto$ice40_ffinit.cc:141:execute$7755
.sym 28275 $abc$8097$auto$ice40_ffinit.cc:141:execute$7751
.sym 28276 tx_to_ble.data_index[1]
.sym 28277 tx_to_ble.data_index[2]
.sym 28278 $abc$8097$ram.we[1]_new_
.sym 28279 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 28282 tx_to_ble.state[0]
.sym 28283 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 28284 tx_to_ble.state[1]
.sym 28286 tx_to_ble.state[1]
.sym 28287 tx_to_ble.state[0]
.sym 28288 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 28290 $abc$8097$techmap\tx_to_ble.$procmux$1091_Y[0]_new_
.sym 28291 $abc$8097$techmap\tx_to_ble.$add$src/servant_1.2.1/servant/uart_tx.v:77$113_Y[2]
.sym 28292 tx_to_ble.data_index[2]
.sym 28293 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 28294 wb_mem_rdt[6]
.sym 28298 wb_mem_rdt[0]
.sym 28302 wb_mem_rdt[3]
.sym 28306 wb_mem_rdt[1]
.sym 28310 $abc$8097$ram.we[0]_new_
.sym 28311 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 28314 wb_mem_rdt[5]
.sym 28318 wb_mem_rdt[7]
.sym 28322 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 28330 $abc$8097$new_n1147_
.sym 28331 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 28332 $abc$8097$new_n1141_
.sym 28333 $abc$8097$new_n1158_
.sym 28338 servant.cpu.rf_ram_if.rcnt[0]
.sym 28339 servant.cpu.raddr[0]
.sym 28346 $abc$8097$ram.we[0]_new_
.sym 28347 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 28350 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$689_Y
.sym 28351 servant.mdu_rs1[1]
.sym 28352 $abc$8097$new_n1667_
.sym 28354 $abc$8097$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$449_Y_new_
.sym 28355 servant.cpu.cpu.bufreg_en
.sym 28356 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 28358 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 28359 wb_mem_ack
.sym 28362 $abc$8097$servant.cpu.cpu.ctrl.offset_b_new_
.sym 28363 $abc$8097$servant.cpu.cpu.ctrl.offset_a_new_
.sym 28364 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 28365 $abc$8097$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 28366 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 28367 $abc$8097$new_n1702_
.sym 28368 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 28369 servant.cpu.cpu.cnt_en
.sym 28374 rx_done
.sym 28378 $abc$8097$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 28379 $abc$8097$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 28386 servant.mdu_rs1[18]
.sym 28390 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 28391 servant.mdu_rs1[16]
.sym 28392 servant.mdu_rs1[17]
.sym 28393 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 28394 servant.cpu.cpu.state.stage_two_req
.sym 28395 servant.cpu.cpu.state.misalign_trap_sync
.sym 28396 servant.wb_ibus_ack
.sym 28398 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 28399 servant.cpu.cpu.cnt_en
.sym 28402 servant.mdu_rs1[17]
.sym 28406 $abc$8097$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 28407 clock_gen.pll.rst_reg[1]
.sym 28410 $abc$8097$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$656_Y_new_inv_
.sym 28411 servant.cpu.cpu.cnt_en
.sym 28412 servant.cpu.cpu.state.misalign_trap_sync
.sym 28413 servant.cpu.cpu.state.init_done
.sym 28414 servant.mdu_rs1[30]
.sym 28418 servant.cpu.cpu.decode.opcode[2]
.sym 28419 servant.cpu.cpu.branch_op
.sym 28420 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 28421 $abc$8097$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$661_Y_new_inv_
.sym 28422 servant.wb_ibus_adr[0]
.sym 28423 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 28424 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28425 servant.cpu.cpu.state.o_cnt_r[2]
.sym 28426 servant.cpu.rf_rreq
.sym 28427 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[3]
.sym 28430 servant.cpu.cpu.state.stage_two_req
.sym 28431 $abc$8097$new_n1307_
.sym 28434 servant.cpu.rf_rreq
.sym 28435 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[4]
.sym 28438 servant.cpu.rf_rreq
.sym 28439 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[0]
.sym 28442 servant.cpu.rf_rreq
.sym 28443 servant.cpu.waddr[0]
.sym 28446 servant.cpu.rf_rreq
.sym 28447 $abc$8097$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$225_Y[2]
.sym 28450 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28451 servant.cpu.cpu.state.o_cnt_r[2]
.sym 28452 servant.wb_ibus_adr[0]
.sym 28453 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 28458 servant.cpu.cpu.decode.opcode[0]
.sym 28459 servant.cpu.cpu.alu_cmp
.sym 28460 servant.mdu_op[0]
.sym 28461 $abc$8097$new_n1666_
.sym 28462 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$668_Y_new_
.sym 28463 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 28464 servant.cpu.cpu.cnt_en
.sym 28465 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$675_Y_new_
.sym 28466 $abc$8097$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$442_Y_new_
.sym 28467 $abc$8097$auto$alumacc.cc:474:replace_alu$1365.AA[0]_new_
.sym 28468 servant.cpu.cpu.bufreg.c_r
.sym 28469 servant.cpu.cpu.bufreg_en
.sym 28470 $abc$8097$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 28471 servant.cpu.cpu.state.init_done
.sym 28472 servant.cpu.cpu.new_irq
.sym 28473 servant.cpu.cpu.branch_op
.sym 28474 servant.cpu.cpu.decode.opcode[1]
.sym 28475 servant.cpu.cpu.decode.opcode[0]
.sym 28476 servant.cpu.cpu.branch_op
.sym 28477 servant.cpu.rdata0
.sym 28478 $abc$8097$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$442_Y_new_
.sym 28479 $abc$8097$auto$alumacc.cc:474:replace_alu$1365.AA[0]_new_
.sym 28480 servant.cpu.cpu.bufreg.c_r
.sym 28481 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 28482 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$689_Y
.sym 28486 $abc$8097$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$441_Y_new_inv_
.sym 28487 servant.cpu.cpu.decode.opcode[2]
.sym 28488 $abc$8097$servant.cpu.cpu.bufreg.i_imm_new_
.sym 28490 $abc$8097$servant.cpu.cpu.alu.result_eq_new_
.sym 28491 $abc$8097$servant.cpu.cpu.alu.result_lt_new_inv_
.sym 28492 servant.mdu_op[2]
.sym 28493 servant.mdu_op[1]
.sym 28494 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 28495 servant.cpu.wdata0
.sym 28496 servant.cpu.rf_ram_if.wcnt[0]
.sym 28498 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 28499 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:202$595_Y_new_
.sym 28500 servant.cpu.rdata0
.sym 28501 $abc$8097$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$385_Y_new_
.sym 28502 $abc$8097$servant.cpu.cpu.ctrl.offset_a_new_
.sym 28503 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 28506 $abc$8097$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 28507 servant.cpu.cpu.branch_op
.sym 28508 servant.cpu.cpu.decode.opcode[0]
.sym 28510 servant.mdu_rs1[0]
.sym 28511 servant.cpu.cpu.bufreg_en
.sym 28512 $abc$8097$new_n1323_
.sym 28513 $abc$8097$new_n1324_
.sym 28514 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 28515 $abc$8097$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 28516 servant.cpu.rdata0
.sym 28517 servant.cpu.cpu.alu.add_cy_r
.sym 28518 servant.cpu.cpu.decode.opcode[1]
.sym 28519 servant.cpu.cpu.decode.opcode[0]
.sym 28520 servant.cpu.cpu.branch_op
.sym 28521 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 28522 servant.mdu_op[2]
.sym 28523 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 28524 servant.mdu_op[1]
.sym 28525 servant.cpu.cpu.alu.cmp_r
.sym 28526 servant.cpu.cpu.alu.cmp_r
.sym 28527 $abc$8097$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$409_Y_new_inv_
.sym 28528 $abc$8097$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$372_Y_new_inv_
.sym 28530 $abc$8097$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:57$382_Y_new_
.sym 28531 $abc$8097$new_n1322_
.sym 28532 $abc$8097$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 28533 $abc$8097$new_n1773_
.sym 28534 servant.cpu.cpu.decode.opcode[2]
.sym 28535 servant.cpu.cpu.decode.opcode[0]
.sym 28536 $abc$8097$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 28537 $abc$8097$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$395_Y_new_
.sym 28538 $abc$8097$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$372_Y_new_inv_
.sym 28539 $abc$8097$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$560_Y_new_
.sym 28542 servant.cpu.cpu.alu_cmp
.sym 28546 servant.cpu.rdata0
.sym 28547 servant.cpu.rreg0[0]
.sym 28548 servant.mdu_op[2]
.sym 28550 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$245_Y_new_
.sym 28551 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 28552 $abc$8097$new_n1772_
.sym 28553 $abc$8097$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$243_Y_new_inv_
.sym 28554 servant.cpu.wdata0
.sym 28558 servant.cpu.rf_ram_if.wdata0_r
.sym 28559 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 28560 servant.cpu.rf_ram_if.wcnt[0]
.sym 28562 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[6]
.sym 28563 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 28564 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 28565 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[6]
.sym 28566 servant.wb_ibus_adr[0]
.sym 28567 servant.cpu.cpu.csr_in
.sym 28568 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 28570 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$245_Y_new_
.sym 28571 $abc$8097$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$243_Y_new_inv_
.sym 28574 $abc$8097$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$340_Y_new_inv_
.sym 28575 $abc$8097$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$234_Y_new_
.sym 28576 servant.mdu_op[1]
.sym 28577 servant.mdu_op[0]
.sym 28582 $abc$8097$ram.we[2]_new_
.sym 28583 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 28602 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$272_Y_new_
.sym 28603 servant.cpu.cpu.new_irq
.sym 28606 servant.cpu.cpu.csr_in
.sym 28607 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 28610 servant.mdu_rs1[15]
.sym 28618 servant.mdu_rs1[16]
.sym 28622 servant.mdu_rs1[13]
.sym 28623 servant.mdu_rs1[14]
.sym 28624 servant.mdu_rs1[15]
.sym 28626 servant.mdu_rs1[14]
.sym 28642 $abc$8097$new_n1163_
.sym 28643 $abc$8097$new_n1159_
.sym 28644 adr[9]
.sym 28645 recieve
.sym 28646 $abc$8097$ram.we[2]_new_
.sym 28647 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 28654 $abc$8097$ram.we[3]_new_
.sym 28655 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 28658 $abc$8097$new_n1165_
.sym 28659 $abc$8097$new_n1164_
.sym 28660 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 28666 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 28707 my_adr[1]
.sym 28712 my_adr[2]
.sym 28716 my_adr[3]
.sym 28717 $auto$alumacc.cc:474:replace_alu$1341.C[3]
.sym 28720 my_adr[4]
.sym 28721 $auto$alumacc.cc:474:replace_alu$1341.C[4]
.sym 28724 my_adr[5]
.sym 28725 $auto$alumacc.cc:474:replace_alu$1341.C[5]
.sym 28728 my_adr[6]
.sym 28729 $auto$alumacc.cc:474:replace_alu$1341.C[6]
.sym 28732 my_adr[7]
.sym 28733 $auto$alumacc.cc:474:replace_alu$1341.C[7]
.sym 28736 my_adr[8]
.sym 28737 $auto$alumacc.cc:474:replace_alu$1341.C[8]
.sym 28740 my_adr[9]
.sym 28741 $auto$alumacc.cc:474:replace_alu$1341.C[9]
.sym 28744 my_adr[10]
.sym 28745 $auto$alumacc.cc:474:replace_alu$1341.C[10]
.sym 28748 my_adr[11]
.sym 28749 $auto$alumacc.cc:474:replace_alu$1341.C[11]
.sym 28752 my_adr[12]
.sym 28753 $auto$alumacc.cc:474:replace_alu$1341.C[12]
.sym 28756 my_adr[13]
.sym 28757 $auto$alumacc.cc:474:replace_alu$1341.C[13]
.sym 28760 my_adr[14]
.sym 28761 $auto$alumacc.cc:474:replace_alu$1341.C[14]
.sym 28764 my_adr[15]
.sym 28765 $auto$alumacc.cc:474:replace_alu$1341.C[15]
.sym 28768 my_adr[16]
.sym 28769 $auto$alumacc.cc:474:replace_alu$1341.C[16]
.sym 28772 my_adr[17]
.sym 28773 $auto$alumacc.cc:474:replace_alu$1341.C[17]
.sym 28776 my_adr[18]
.sym 28777 $auto$alumacc.cc:474:replace_alu$1341.C[18]
.sym 28780 my_adr[19]
.sym 28781 $auto$alumacc.cc:474:replace_alu$1341.C[19]
.sym 28784 my_adr[20]
.sym 28785 $auto$alumacc.cc:474:replace_alu$1341.C[20]
.sym 28788 my_adr[21]
.sym 28789 $auto$alumacc.cc:474:replace_alu$1341.C[21]
.sym 28792 my_adr[22]
.sym 28793 $auto$alumacc.cc:474:replace_alu$1341.C[22]
.sym 28796 my_adr[23]
.sym 28797 $auto$alumacc.cc:474:replace_alu$1341.C[23]
.sym 28800 my_adr[24]
.sym 28801 $auto$alumacc.cc:474:replace_alu$1341.C[24]
.sym 28804 my_adr[25]
.sym 28805 $auto$alumacc.cc:474:replace_alu$1341.C[25]
.sym 28808 my_adr[26]
.sym 28809 $auto$alumacc.cc:474:replace_alu$1341.C[26]
.sym 28812 my_adr[27]
.sym 28813 $auto$alumacc.cc:474:replace_alu$1341.C[27]
.sym 28816 my_adr[28]
.sym 28817 $auto$alumacc.cc:474:replace_alu$1341.C[28]
.sym 28820 my_adr[29]
.sym 28821 $auto$alumacc.cc:474:replace_alu$1341.C[29]
.sym 28824 my_adr[30]
.sym 28825 $auto$alumacc.cc:474:replace_alu$1341.C[30]
.sym 28828 my_adr[31]
.sym 28829 $auto$alumacc.cc:474:replace_alu$1341.C[31]
.sym 28830 my_adr[1]
.sym 28834 recieve
.sym 28835 my_adr[6]
.sym 28836 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[6]_new_inv_
.sym 28838 my_adr[11]
.sym 28839 my_adr[12]
.sym 28840 my_adr[20]
.sym 28841 my_adr[21]
.sym 28842 $abc$8097$ram.we[1]_new_
.sym 28843 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 28846 servant.mdu_rs1[6]
.sym 28850 my_adr[3]
.sym 28851 my_adr[4]
.sym 28852 my_adr[5]
.sym 28853 my_adr[6]
.sym 28854 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 28855 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[1]
.sym 28856 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[1]_new_inv_
.sym 28858 recieve
.sym 28859 my_adr[5]
.sym 28860 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[5]_new_inv_
.sym 28863 $PACKER_VCC_NET
.sym 28864 tx_to_ble.clock_count[0]
.sym 28866 recieve
.sym 28867 my_adr[4]
.sym 28868 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[4]_new_inv_
.sym 28870 recieve
.sym 28871 my_adr[3]
.sym 28872 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[3]_new_inv_
.sym 28875 servant.cpu.rf_ram_if.rcnt[0]
.sym 28877 $PACKER_VCC_NET
.sym 28878 servant.cpu.rf_ram_if.wen0_r
.sym 28879 servant.cpu.rf_ram_if.wen1_r
.sym 28880 servant.cpu.rf_ram_if.wcnt[0]
.sym 28882 adr[3]
.sym 28883 adr[4]
.sym 28884 $abc$8097$new_n1142_
.sym 28885 $abc$8097$new_n1143_
.sym 28886 adr[5]
.sym 28887 adr[6]
.sym 28888 adr[7]
.sym 28889 adr[8]
.sym 28890 servant.mdu_rs1[1]
.sym 28894 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 28895 servant.mdu_rs1[2]
.sym 28896 $abc$8097$new_n1348_
.sym 28899 servant.cpu.rf_ram_if.rcnt[0]
.sym 28904 servant.cpu.raddr[0]
.sym 28908 servant.cpu.raddr[1]
.sym 28909 $auto$alumacc.cc:474:replace_alu$1377.C[2]
.sym 28912 servant.cpu.raddr[2]
.sym 28913 $auto$alumacc.cc:474:replace_alu$1377.C[3]
.sym 28916 servant.cpu.raddr[3]
.sym 28917 $auto$alumacc.cc:474:replace_alu$1377.C[4]
.sym 28918 $abc$8097$ram.we[3]_new_
.sym 28919 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 28922 wb_mem_rdt[3]
.sym 28926 $abc$8097$ram.we[2]_new_
.sym 28927 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 28930 $abc$8097$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$661_Y_new_inv_
.sym 28931 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$660_Y_new_
.sym 28934 wb_mem_rdt[2]
.sym 28938 $abc$8097$ram.we[2]_new_
.sym 28939 $abc$8097$ram.we[3]_new_
.sym 28940 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 28942 servant.cpu.cpu.cnt_en
.sym 28943 servant.cpu.cpu.decode.opcode[2]
.sym 28944 servant.cpu.cpu.branch_op
.sym 28945 servant.cpu.cpu.state.init_done
.sym 28946 servant.mdu_op[0]
.sym 28947 servant.mdu_rs1[1]
.sym 28948 servant.mdu_op[1]
.sym 28949 servant.mdu_rs1[0]
.sym 28950 wb_mem_rdt[4]
.sym 28954 servant.cpu.cpu.decode.op26
.sym 28955 servant.cpu.cpu.ebreak
.sym 28956 servant.cpu.cpu.rd_addr[1]
.sym 28957 servant.cpu.rf_ram_if.wcnt[0]
.sym 28958 $abc$8097$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 28959 servant.wb_ibus_adr[0]
.sym 28962 my_adr[2]
.sym 28966 $abc$8097$ram.we[2]_new_
.sym 28967 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 28970 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$573_Y_new_
.sym 28971 servant.cpu.cpu.rd_addr[0]
.sym 28972 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 28973 servant.cpu.rf_ram_if.wcnt[0]
.sym 28974 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[2]
.sym 28975 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 28976 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 28977 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[2]
.sym 28978 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[5]
.sym 28979 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 28980 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 28981 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[5]
.sym 28982 servant.cpu.cpu.branch_op
.sym 28983 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 28984 $abc$8097$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 28986 servant.mdu_op[0]
.sym 28987 servant.mdu_op[1]
.sym 28988 servant.cpu.cpu.branch_op
.sym 28989 servant.cpu.cpu.decode.opcode[0]
.sym 28990 $abc$8097$new_n1129_
.sym 28991 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:202$595_Y_new_
.sym 28992 servant.cpu.cpu.decode.opcode[2]
.sym 28994 $abc$8097$new_n1302_
.sym 28995 $abc$8097$new_n1301_
.sym 28996 $abc$8097$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 28997 servant.wb_dbus_we
.sym 28998 servant.mdu_op[2]
.sym 28999 servant.mdu_op[1]
.sym 29002 servant.cpu.rf_ram.regzero
.sym 29003 servant.cpu.rf_ram.rdata[0]
.sym 29004 servant.cpu.rf_ram_if.rdata0[1]
.sym 29005 servant.cpu.rf_ram_if.rcnt[0]
.sym 29006 $abc$8097$new_n1301_
.sym 29007 $abc$8097$new_n1302_
.sym 29010 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[12]
.sym 29011 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 29012 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 29013 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[12]
.sym 29014 $abc$8097$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 29015 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 29016 servant.cpu.rdata0
.sym 29017 $abc$8097$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 29018 $abc$8097$ram.we[3]_new_
.sym 29019 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 29022 servant.mdu_op[0]
.sym 29023 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 29024 servant.cpu.rdata0
.sym 29025 servant.mdu_op[2]
.sym 29026 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[11]
.sym 29027 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 29028 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 29029 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[11]
.sym 29030 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[13]
.sym 29031 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 29032 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 29033 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[13]
.sym 29034 $abc$8097$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 29035 $abc$8097$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 29036 servant.cpu.cpu.cnt_en
.sym 29038 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[4]
.sym 29039 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 29040 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 29041 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[4]
.sym 29042 servant.cpu.rdata0
.sym 29043 servant.cpu.cpu.alu.add_cy_r
.sym 29044 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 29045 $abc$8097$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 29046 $abc$8097$ram.we[3]_new_
.sym 29047 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 29050 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[10]
.sym 29051 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 29052 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 29053 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[10]
.sym 29054 $abc$8097$ram.we[2]_new_
.sym 29055 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 29058 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 29059 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[7]
.sym 29060 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 29061 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[7]
.sym 29062 servant.cpu.raddr[4]
.sym 29063 servant.cpu.raddr[9]
.sym 29064 $abc$8097$new_n1167_
.sym 29066 $abc$8097$new_n1765_
.sym 29067 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 29068 servant.cpu.rreg0[0]
.sym 29069 servant.cpu.rf_ram_if.rcnt[0]
.sym 29070 servant.cpu.cpu.cnt_done
.sym 29071 $abc$8097$servant.cpu.cpu.decode.csr_op_new_
.sym 29072 $abc$8097$new_n1329_
.sym 29073 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 29074 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 29075 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[2]
.sym 29076 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 29077 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[2]
.sym 29078 $abc$8097$servant.cpu.cpu.decode.csr_op_new_
.sym 29079 servant.cpu.cpu.cnt_en
.sym 29080 $abc$8097$new_n1329_
.sym 29082 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[14]
.sym 29083 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 29084 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 29085 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[14]
.sym 29086 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 29087 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[9]
.sym 29088 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 29089 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[9]
.sym 29090 $abc$8097$ram.we[3]_new_
.sym 29091 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 29094 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[6]
.sym 29095 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 29096 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 29097 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[6]
.sym 29098 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[11]
.sym 29099 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 29100 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 29101 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[11]
.sym 29102 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 29103 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[1]
.sym 29104 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 29105 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[1]
.sym 29106 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 29107 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[5]
.sym 29108 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 29109 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[5]
.sym 29110 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[4]
.sym 29111 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 29112 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 29113 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[4]
.sym 29114 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 29115 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[0]
.sym 29116 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 29117 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[0]
.sym 29118 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[14]
.sym 29119 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 29120 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 29121 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[14]
.sym 29123 my_adr[16]
.sym 29127 my_adr[17]
.sym 29131 my_adr[18]
.sym 29135 my_adr[19]
.sym 29139 my_adr[20]
.sym 29140 $PACKER_VCC_NET
.sym 29143 my_adr[21]
.sym 29144 $PACKER_VCC_NET
.sym 29147 my_adr[22]
.sym 29148 $PACKER_VCC_NET
.sym 29151 my_adr[23]
.sym 29152 $PACKER_VCC_NET
.sym 29155 my_adr[24]
.sym 29156 $PACKER_VCC_NET
.sym 29159 my_adr[25]
.sym 29160 $PACKER_VCC_NET
.sym 29163 my_adr[26]
.sym 29164 $PACKER_VCC_NET
.sym 29167 my_adr[27]
.sym 29168 $PACKER_VCC_NET
.sym 29171 my_adr[28]
.sym 29172 $PACKER_VCC_NET
.sym 29175 my_adr[29]
.sym 29176 $PACKER_VCC_NET
.sym 29179 my_adr[30]
.sym 29183 my_adr[31]
.sym 29189 $nextpnr_ICESTORM_LC_1$I3
.sym 29190 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$2899[1]_new_
.sym 29191 $abc$8097$new_n949_
.sym 29194 my_adr[1]
.sym 29195 recieve
.sym 29196 $abc$8097$auto$rtlil.cc:1969:NotGate$7787
.sym 29198 $abc$8097$auto$ice40_ffinit.cc:141:execute$7739
.sym 29202 $abc$8097$auto$rtlil.cc:1969:NotGate$7787
.sym 29203 $add$src/servant_1.2.1/servant/service.v:157$80_Y[22]
.sym 29210 my_adr[24]
.sym 29211 my_adr[25]
.sym 29212 my_adr[26]
.sym 29213 my_adr[27]
.sym 29214 $abc$8097$auto$rtlil.cc:1969:NotGate$7787
.sym 29215 $add$src/servant_1.2.1/servant/service.v:157$80_Y[23]
.sym 29218 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 29219 $abc$8097$auto$wreduce.cc:455:run$1258[6]
.sym 29222 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 29223 $abc$8097$auto$wreduce.cc:455:run$1258[5]
.sym 29242 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 29243 $abc$8097$auto$wreduce.cc:455:run$1258[4]
.sym 29251 tx_to_ble.clock_count[0]
.sym 29255 tx_to_ble.clock_count[1]
.sym 29259 tx_to_ble.clock_count[2]
.sym 29263 tx_to_ble.clock_count[3]
.sym 29264 $PACKER_VCC_NET
.sym 29267 tx_to_ble.clock_count[4]
.sym 29268 $PACKER_VCC_NET
.sym 29271 tx_to_ble.clock_count[5]
.sym 29275 tx_to_ble.clock_count[6]
.sym 29279 $PACKER_VCC_NET
.sym 29281 $nextpnr_ICESTORM_LC_3$I3
.sym 29282 $abc$8097$techmap\tx_to_ble.$procmux$1091_Y[0]_new_
.sym 29283 tx_to_ble.state[1]
.sym 29284 tx_to_ble.state[0]
.sym 29285 $nextpnr_ICESTORM_LC_3$COUT
.sym 29286 my_adr[7]
.sym 29287 my_adr[8]
.sym 29288 my_adr[9]
.sym 29289 my_adr[10]
.sym 29294 servant.mdu_rs1[31]
.sym 29295 servant.wb_timer_rdt[3]
.sym 29296 wb_mem_rdt[3]
.sym 29297 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 29298 $0\tx_active[0:0]
.sym 29302 $abc$8097$techmap\tx_to_ble.$procmux$1091_Y[0]_new_
.sym 29303 $abc$8097$techmap\tx_to_ble.$add$src/servant_1.2.1/servant/uart_tx.v:77$113_Y[0]
.sym 29304 tx_to_ble.data_index[0]
.sym 29305 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 29311 $PACKER_VCC_NET
.sym 29312 tx_to_ble.data_index[0]
.sym 29314 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 29315 $abc$8097$new_n1708_
.sym 29316 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 29318 rx_from_ble.data_index[0]
.sym 29319 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 29320 rx_from_ble.data_index[1]
.sym 29321 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 29322 $abc$8097$auto$wreduce.cc:455:run$1254[0]
.sym 29323 rx_from_ble.data_index[0]
.sym 29324 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 29326 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 29327 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[5]
.sym 29328 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[5]_new_inv_
.sym 29330 tx_to_ble.data_index[0]
.sym 29331 tx_to_ble.data_index[1]
.sym 29332 tx_to_ble.data_index[2]
.sym 29334 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 29335 $abc$8097$new_n1705_
.sym 29336 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 29338 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 29339 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[3]
.sym 29340 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[3]_new_inv_
.sym 29343 $PACKER_VCC_NET
.sym 29344 rx_from_ble.data_index[0]
.sym 29346 servant.mdu_rs1[6]
.sym 29347 servant.wb_ibus_adr[6]
.sym 29348 recieve
.sym 29349 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 29350 wb_mem_dat[2]
.sym 29351 wb_mem_dat[1]
.sym 29352 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 29354 servant.mdu_rs1[5]
.sym 29355 servant.wb_ibus_adr[5]
.sym 29356 recieve
.sym 29357 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 29358 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 29359 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 29360 servant.wb_dbus_ack
.sym 29362 servant.wb_dbus_ack
.sym 29363 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 29364 wb_mem_dat[0]
.sym 29365 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$7163
.sym 29366 servant.mdu_rs1[31]
.sym 29367 servant.wb_timer_rdt[1]
.sym 29368 wb_mem_rdt[1]
.sym 29369 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 29370 $abc$8097$auto$wreduce.cc:455:run$1254[2]
.sym 29371 rx_from_ble.data_index[2]
.sym 29372 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 29374 recieve
.sym 29375 my_adr[7]
.sym 29376 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[7]_new_inv_
.sym 29378 servant.mdu_rs1[3]
.sym 29382 servant.mdu_rs1[4]
.sym 29386 recieve
.sym 29387 my_adr[8]
.sym 29388 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[8]_new_inv_
.sym 29390 servant.mdu_rs1[4]
.sym 29391 servant.wb_ibus_adr[4]
.sym 29392 recieve
.sym 29393 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 29394 servant.mdu_rs1[8]
.sym 29398 servant.mdu_rs1[3]
.sym 29399 servant.wb_ibus_adr[3]
.sym 29400 recieve
.sym 29401 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 29402 servant.mdu_rs1[7]
.sym 29406 servant.mdu_rs1[5]
.sym 29410 servant.cpu.cpu.cnt_done
.sym 29411 clock_gen.pll.rst_reg[1]
.sym 29414 servant.mdu_rs1[2]
.sym 29415 servant.wb_ibus_adr[2]
.sym 29416 recieve
.sym 29417 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 29418 adr[2]
.sym 29419 $abc$8097$new_n1144_
.sym 29420 $abc$8097$new_n1146_
.sym 29422 recieve
.sym 29423 my_adr[2]
.sym 29424 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[2]_new_inv_
.sym 29426 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 29427 $abc$8097$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 29428 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 29429 recieve
.sym 29430 $abc$8097$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 29431 servant.cpu.cpu.cnt_en
.sym 29432 $abc$8097$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29433 servant.wb_dbus_ack
.sym 29434 recieve
.sym 29435 my_adr[9]
.sym 29436 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[9]_new_inv_
.sym 29438 servant.wb_dbus_ack
.sym 29439 $abc$8097$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 29442 servant.wb_ibus_adr[1]
.sym 29446 servant.wb_ibus_adr[1]
.sym 29447 servant.wb_ibus_adr[0]
.sym 29448 recieve
.sym 29449 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 29450 $abc$8097$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 29451 servant.cpu.cpu.state.init_done
.sym 29452 servant.cpu.cpu.new_irq
.sym 29454 servant.cpu.cpu.decode.opcode[1]
.sym 29455 servant.cpu.cpu.decode.opcode[2]
.sym 29456 servant.cpu.cpu.decode.opcode[0]
.sym 29457 servant.wb_dbus_we
.sym 29458 wb_mem_dat[5]
.sym 29459 servant.mdu_op[2]
.sym 29460 servant.cpu.cpu.state.init_done
.sym 29461 $abc$8097$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29462 servant.cpu.cpu.decode.opcode[2]
.sym 29463 servant.cpu.cpu.ebreak
.sym 29464 servant.wb_dbus_we
.sym 29465 servant.cpu.cpu.branch_op
.sym 29466 servant.cpu.cpu.decode.opcode[2]
.sym 29467 servant.cpu.cpu.decode.opcode[1]
.sym 29468 servant.cpu.cpu.decode.opcode[0]
.sym 29469 $abc$8097$new_n1312_
.sym 29470 servant.mdu_op[1]
.sym 29471 servant.cpu.cpu.decode.opcode[2]
.sym 29474 wb_mem_rdt[13]
.sym 29478 wb_mem_rdt[14]
.sym 29482 servant.cpu.cpu.rs2_addr[0]
.sym 29483 servant.cpu.cpu.rd_addr[0]
.sym 29484 servant.cpu.cpu.cnt_done
.sym 29485 $abc$8097$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 29486 wb_mem_rdt[12]
.sym 29490 wb_mem_rdt[6]
.sym 29494 wb_mem_rdt[5]
.sym 29498 wb_mem_rdt[21]
.sym 29502 $abc$8097$new_n1015_
.sym 29503 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 29504 servant.cpu.cpu.new_irq
.sym 29505 servant.cpu.cpu.state.misalign_trap_sync
.sym 29506 servant.mdu_op[2]
.sym 29507 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 29508 servant.cpu.cpu.immdec.imm31
.sym 29509 servant.cpu.cpu.cnt_done
.sym 29510 servant.cpu.cpu.mem_bytecnt[1]
.sym 29511 servant.mdu_rs1[1]
.sym 29512 servant.mdu_rs1[0]
.sym 29513 servant.cpu.cpu.mem_bytecnt[0]
.sym 29514 servant.cpu.rf_ram.regzero
.sym 29515 servant.cpu.rf_ram.rdata[1]
.sym 29518 servant.mdu_op[0]
.sym 29519 servant.cpu.cpu.mem_bytecnt[0]
.sym 29520 servant.cpu.cpu.mem_bytecnt[1]
.sym 29521 servant.mdu_op[1]
.sym 29522 servant.mdu_op[0]
.sym 29523 servant.mdu_op[2]
.sym 29524 servant.mdu_op[1]
.sym 29526 servant.mdu_op[2]
.sym 29527 servant.mdu_op[1]
.sym 29528 servant.mdu_op[0]
.sym 29530 servant.mdu_op[2]
.sym 29531 servant.mdu_op[1]
.sym 29532 servant.mdu_op[0]
.sym 29533 servant.cpu.cpu.decode.op21
.sym 29534 servant.cpu.rdata[1]
.sym 29538 servant.cpu.rf_ram.regzero
.sym 29539 servant.cpu.rf_ram.rdata[0]
.sym 29540 servant.cpu.rf_ram_if.rdata1
.sym 29541 servant.cpu.rf_ram_if.rtrig1
.sym 29542 servant.cpu.cpu.branch_op
.sym 29543 $abc$8097$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$570_Y_new_inv_
.sym 29546 $abc$8097$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$560_Y_new_
.sym 29547 servant.cpu.cpu.decode.op26
.sym 29548 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 29550 servant.cpu.cpu.decode.op22
.sym 29551 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 29552 servant.cpu.cpu.state.o_cnt_r[3]
.sym 29553 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$577_Y_new_
.sym 29554 servant.cpu.rf_ram_if.rcnt[0]
.sym 29558 $abc$8097$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$560_Y_new_
.sym 29559 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 29562 servant.cpu.rdata[1]
.sym 29566 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 29567 $abc$8097$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$560_Y_new_
.sym 29568 servant.cpu.cpu.decode.op21
.sym 29570 servant.cpu.cpu.ebreak
.sym 29571 servant.cpu.cpu.decode.op21
.sym 29574 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 29575 servant.cpu.cpu.rs2_addr[0]
.sym 29576 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$573_Y_new_
.sym 29577 $abc$8097$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 29578 servant.cpu.cpu.ebreak
.sym 29579 $abc$8097$servant.cpu.cpu.decode.csr_op_new_
.sym 29580 servant.cpu.cpu.decode.op26
.sym 29581 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 29582 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$258_Y_new_
.sym 29583 servant.cpu.cpu.csr.mstatus_mie
.sym 29584 $abc$8097$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 29585 $abc$8097$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 29586 servant.cpu.cpu.ebreak
.sym 29587 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$573_Y_new_
.sym 29588 $abc$8097$servant.cpu.cpu.decode.csr_op_new_
.sym 29590 servant.cpu.cpu.decode.op21
.sym 29591 servant.cpu.cpu.decode.op26
.sym 29594 servant.cpu.raddr[8]
.sym 29595 servant.cpu.raddr[7]
.sym 29596 servant.cpu.raddr[6]
.sym 29597 servant.cpu.raddr[5]
.sym 29598 wb_mem_rdt[26]
.sym 29602 $abc$8097$ram.we[2]_new_
.sym 29603 $abc$8097$ram.we[3]_new_
.sym 29604 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 29606 my_adr[14]
.sym 29607 my_adr[15]
.sym 29608 $abc$8097$new_n1145_
.sym 29609 recieve
.sym 29610 wb_mem_rdt[20]
.sym 29614 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 29615 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[15]
.sym 29616 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 29617 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[15]
.sym 29618 $abc$8097$ram.we[2]_new_
.sym 29619 $abc$8097$ram.we[3]_new_
.sym 29620 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 29622 wb_mem_rdt[22]
.sym 29626 wb_mem_rdt[31]
.sym 29630 my_adr[14]
.sym 29631 my_adr[15]
.sym 29632 my_adr[28]
.sym 29633 my_adr[29]
.sym 29634 my_adr[2]
.sym 29635 my_adr[0]
.sym 29636 my_adr[17]
.sym 29637 my_adr[16]
.sym 29638 servant.mdu_rs1[31]
.sym 29642 my_adr[1]
.sym 29643 my_adr[0]
.sym 29644 my_adr[13]
.sym 29646 $abc$8097$new_n943_
.sym 29647 $abc$8097$new_n944_
.sym 29648 $abc$8097$new_n945_
.sym 29649 $abc$8097$new_n946_
.sym 29650 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 29651 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[15]
.sym 29654 my_adr[31]
.sym 29655 my_adr[30]
.sym 29656 my_adr[19]
.sym 29657 my_adr[18]
.sym 29658 my_adr[17]
.sym 29659 my_adr[16]
.sym 29660 my_adr[20]
.sym 29661 my_adr[21]
.sym 29662 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[8]
.sym 29663 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 29664 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 29665 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[8]
.sym 29666 $abc$8097$auto$ice40_ffinit.cc:141:execute$7735
.sym 29667 $abc$8097$auto$ice40_ffinit.cc:141:execute$7739
.sym 29668 my_adr[28]
.sym 29669 my_adr[29]
.sym 29670 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$2899[1]_new_
.sym 29671 $abc$8097$new_n1160_
.sym 29672 $abc$8097$new_n1161_
.sym 29673 $abc$8097$new_n1162_
.sym 29674 my_adr[31]
.sym 29675 my_adr[30]
.sym 29676 my_adr[19]
.sym 29677 my_adr[18]
.sym 29678 my_adr[1]
.sym 29679 my_adr[13]
.sym 29680 $abc$8097$auto$ice40_ffinit.cc:141:execute$7735
.sym 29681 $abc$8097$auto$ice40_ffinit.cc:141:execute$7739
.sym 29682 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 29683 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[15]
.sym 29684 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[15]_new_inv_
.sym 29688 my_adr[0]
.sym 29690 $abc$8097$new_n942_
.sym 29691 $abc$8097$new_n947_
.sym 29692 $abc$8097$new_n950_
.sym 29693 $abc$8097$new_n951_
.sym 29694 $abc$8097$auto$ice40_ffinit.cc:141:execute$7735
.sym 29714 $abc$8097$auto$rtlil.cc:1835:ReduceAnd$1334_new_
.sym 29715 $abc$8097$auto$alumacc.cc:491:replace_alu$1332[31]
.sym 29731 wb_mem_dat[0]
.sym 29735 wb_mem_dat[1]
.sym 29736 $PACKER_VCC_NET
.sym 29739 wb_mem_dat[2]
.sym 29740 $PACKER_VCC_NET
.sym 29741 $auto$alumacc.cc:474:replace_alu$1368.C[2]
.sym 29743 wb_mem_dat[3]
.sym 29744 $PACKER_VCC_NET
.sym 29745 $auto$alumacc.cc:474:replace_alu$1368.C[3]
.sym 29747 wb_mem_dat[4]
.sym 29748 $PACKER_VCC_NET
.sym 29749 $auto$alumacc.cc:474:replace_alu$1368.C[4]
.sym 29751 wb_mem_dat[5]
.sym 29752 $PACKER_VCC_NET
.sym 29753 $auto$alumacc.cc:474:replace_alu$1368.C[5]
.sym 29762 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 29763 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 29764 servant.wb_dbus_ack
.sym 29766 wb_mem_dat[3]
.sym 29767 $abc$8097$auto$wreduce.cc:455:run$1257[2]
.sym 29768 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 29770 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 29771 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 29772 servant.wb_dbus_ack
.sym 29774 wb_mem_dat[4]
.sym 29775 $abc$8097$auto$wreduce.cc:455:run$1257[3]
.sym 29776 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 29778 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 29779 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 29780 servant.wb_dbus_ack
.sym 29782 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 29783 $abc$8097$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 29784 servant.wb_dbus_ack
.sym 29786 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 29787 $abc$8097$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 29788 servant.wb_dbus_ack
.sym 29790 wb_mem_dat[5]
.sym 29791 $abc$8097$auto$wreduce.cc:455:run$1257[4]
.sym 29792 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 29794 servant.mdu_rs1[30]
.sym 29795 wb_mem_rdt[5]
.sym 29796 servant.wb_timer_rdt[5]
.sym 29797 servant.mdu_rs1[31]
.sym 29798 servant.wb_ibus_adr[6]
.sym 29802 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 29803 wb_mem_rdt[0]
.sym 29804 $abc$8097$new_n1494_
.sym 29807 wb_mem_dat[0]
.sym 29809 $PACKER_VCC_NET
.sym 29810 servant.wb_ibus_adr[7]
.sym 29814 servant.mdu_rs1[31]
.sym 29815 servant.wb_timer_rdt[4]
.sym 29816 wb_mem_rdt[4]
.sym 29817 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 29818 wb_mem_dat[1]
.sym 29819 $abc$8097$auto$wreduce.cc:455:run$1257[0]
.sym 29820 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 29822 servant.mdu_rs1[31]
.sym 29823 servant.wb_timer_rdt[2]
.sym 29824 wb_mem_rdt[2]
.sym 29825 $abc$8097$techmap\servant.servant_mux.$eq$src/servant_1.2.1/servant/servant_mux.v:54$185_Y_new_
.sym 29826 tx_to_ble.state[0]
.sym 29830 $abc$8097$techmap\tx_to_ble.$procmux$1116_Y[2]_new_inv_
.sym 29831 $abc$8097$auto$simplemap.cc:309:simplemap_lut$3738_new_
.sym 29834 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 29835 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[0]
.sym 29836 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[0]_new_inv_
.sym 29838 $abc$8097$techmap\tx_to_ble.$procmux$1116_Y[0]_new_inv_
.sym 29839 $abc$8097$auto$simplemap.cc:309:simplemap_lut$3738_new_
.sym 29842 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 29843 tx_to_ble.data_index[0]
.sym 29844 tx_to_ble.data_index[1]
.sym 29845 $abc$8097$auto$simplemap.cc:309:simplemap_lut$3738_new_
.sym 29846 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 29847 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[2]
.sym 29848 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[2]_new_inv_
.sym 29850 tx_to_ble.state[0]
.sym 29851 tx_to_ble.state[1]
.sym 29854 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 29855 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[4]
.sym 29856 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[4]_new_inv_
.sym 29859 rx_from_ble.data_index[0]
.sym 29864 rx_from_ble.data_index[1]
.sym 29868 rx_from_ble.data_index[2]
.sym 29869 $auto$alumacc.cc:474:replace_alu$1347.C[2]
.sym 29870 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 29871 $abc$8097$auto$wreduce.cc:455:run$1258[0]
.sym 29874 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 29875 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[6]
.sym 29876 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[6]_new_inv_
.sym 29878 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 29879 $abc$8097$auto$wreduce.cc:455:run$1258[2]
.sym 29882 $abc$8097$auto$alumacc.cc:491:replace_alu$1309[6]
.sym 29883 tx_to_ble.state[0]
.sym 29884 tx_to_ble.state[1]
.sym 29890 servant.wb_ibus_adr[5]
.sym 29894 servant.wb_ibus_ack
.sym 29895 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6716
.sym 29898 wb_mem_dat[6]
.sym 29899 $abc$8097$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$418_Y_new_
.sym 29900 $abc$8097$new_n1509_
.sym 29902 servant.mdu_rs1[8]
.sym 29903 servant.wb_ibus_adr[8]
.sym 29904 recieve
.sym 29905 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 29906 clock_gen.pll.rst_reg[1]
.sym 29907 servant.cpu.cpu.state.ibus_cyc
.sym 29910 servant.wb_ibus_adr[4]
.sym 29914 servant.mdu_rs1[7]
.sym 29915 servant.wb_ibus_adr[7]
.sym 29916 recieve
.sym 29917 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 29918 servant.wb_ibus_adr[8]
.sym 29926 servant.wb_ibus_adr[10]
.sym 29930 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 29931 $abc$8097$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29934 $abc$8097$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 29935 servant.mdu_op[2]
.sym 29936 $abc$8097$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29937 $abc$8097$new_n1661_
.sym 29938 servant.mdu_rs1[9]
.sym 29939 servant.wb_ibus_adr[9]
.sym 29940 recieve
.sym 29941 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 29942 servant.mdu_rs1[30]
.sym 29943 servant.mdu_rs1[31]
.sym 29946 servant.wb_ibus_adr[9]
.sym 29950 $abc$8097$auto$wreduce.cc:455:run$1257[5]
.sym 29951 servant.cpu.cpu.cnt_done
.sym 29952 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 29953 $abc$8097$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29954 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 29955 servant.cpu.cpu.cnt_done
.sym 29958 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 29959 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[8]
.sym 29962 servant.cpu.cpu.decode.opcode[2]
.sym 29963 $abc$8097$new_n1662_
.sym 29964 servant.wb_dbus_ack
.sym 29965 servant.cpu.cpu.branch_op
.sym 29966 servant.mdu_op[2]
.sym 29967 servant.wb_dbus_we
.sym 29968 servant.cpu.cpu.bufreg_sh_signed
.sym 29969 servant.mdu_op[1]
.sym 29970 servant.mdu_rs1[10]
.sym 29971 servant.wb_ibus_adr[10]
.sym 29972 recieve
.sym 29973 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 29974 servant.cpu.cpu.csr.timer_irq_r
.sym 29975 servant.cpu.cpu.csr.timer_irq
.sym 29978 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6944
.sym 29979 clock_gen.pll.rst_reg[1]
.sym 29982 $abc$8097$ram.i_wb_cyc_new_inv_
.sym 29983 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 29984 recieve
.sym 29985 servant.wb_dbus_we
.sym 29986 $abc$8097$ram.we[0]_new_
.sym 29987 $abc$8097$ram.we[1]_new_
.sym 29988 $abc$8097$auto$rtlil.cc:1874:Eq$1469
.sym 29990 servant.wb_ibus_adr[2]
.sym 29994 servant.wb_ibus_adr[11]
.sym 29998 my_adr[10]
.sym 29999 recieve
.sym 30000 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[10]_new_inv_
.sym 30002 servant.wb_ibus_adr[12]
.sym 30006 $abc$8097$ram.we[0]_new_
.sym 30007 $abc$8097$ram.we[1]_new_
.sym 30008 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 30010 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 30011 $abc$8097$adr[11]_new_inv_
.sym 30012 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 30014 servant.wb_ibus_adr[3]
.sym 30018 $abc$8097$adr[11]_new_inv_
.sym 30019 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 30020 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 30022 servant.cpu.cpu.bufreg2_q
.sym 30026 servant.cpu.cpu.bufreg_sh_signed
.sym 30027 servant.wb_dbus_we
.sym 30028 servant.mdu_op[1]
.sym 30029 servant.mdu_op[0]
.sym 30030 servant.mdu_rs1[11]
.sym 30031 servant.wb_ibus_adr[11]
.sym 30032 recieve
.sym 30033 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 30034 my_adr[12]
.sym 30035 recieve
.sym 30036 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[12]_new_inv_
.sym 30038 servant.cpu.cpu.decode.opcode[2]
.sym 30039 servant.cpu.cpu.branch_op
.sym 30042 my_adr[11]
.sym 30043 recieve
.sym 30044 $abc$8097$and$src/servant_1.2.1/servant/service.v:185$84_Y[11]_new_inv_
.sym 30046 servant.mdu_op[2]
.sym 30047 servant.cpu.cpu.mem_if.signbit
.sym 30048 servant.cpu.cpu.bufreg2_q
.sym 30049 servant.cpu.cpu.mem_if.dat_valid
.sym 30050 servant.mdu_rs1[13]
.sym 30054 $abc$8097$ram.we[2]_new_
.sym 30055 $abc$8097$ram.we[3]_new_
.sym 30056 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 30058 servant.mdu_rs1[11]
.sym 30062 servant.mdu_rs1[12]
.sym 30066 servant.mdu_rs1[12]
.sym 30067 servant.wb_ibus_adr[12]
.sym 30068 recieve
.sym 30069 $abc$8097$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/servant/servant_arbiter.v:36$194_Y_new_inv_
.sym 30070 $abc$8097$ram.we[2]_new_
.sym 30071 $abc$8097$ram.we[3]_new_
.sym 30072 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 30074 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 30075 servant.cpu.cpu.decode.opcode[0]
.sym 30076 servant.wb_dbus_we
.sym 30078 servant.mdu_rs1[0]
.sym 30079 servant.mdu_op[1]
.sym 30080 servant.mdu_op[0]
.sym 30081 $abc$8097$new_n992_
.sym 30082 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 30083 $abc$8097$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 30084 servant.cpu.cpu.cnt_en
.sym 30086 servant.mdu_rs1[0]
.sym 30087 servant.mdu_rs1[1]
.sym 30088 servant.mdu_op[1]
.sym 30089 $abc$8097$new_n992_
.sym 30090 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$265_Y_new_
.sym 30091 $abc$8097$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 30092 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6959
.sym 30094 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 30095 $abc$8097$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 30096 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 30097 servant.cpu.rf_ram_if.rcnt[0]
.sym 30098 servant.cpu.rreg0[1]
.sym 30099 $abc$8097$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 30100 servant.cpu.rf_ram_if.rcnt[0]
.sym 30102 $abc$8097$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 30103 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 30104 servant.cpu.cpu.rs2_addr[1]
.sym 30105 $abc$8097$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$358_Y[1]_new_inv_
.sym 30106 servant.cpu.rf_ram_if.rcnt[0]
.sym 30110 servant.mdu_rs1[1]
.sym 30111 servant.mdu_op[1]
.sym 30112 $abc$8097$new_n991_
.sym 30114 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 30115 servant.cpu.cpu.csr.mstatus_mpie
.sym 30116 servant.cpu.cpu.csr_in
.sym 30117 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 30118 servant.cpu.rreg0[2]
.sym 30119 servant.cpu.cpu.rs2_addr[2]
.sym 30120 servant.cpu.raddr[9]
.sym 30121 servant.cpu.rf_ram_if.rcnt[0]
.sym 30122 servant.cpu.rreg0[4]
.sym 30123 servant.cpu.cpu.rs2_addr[4]
.sym 30124 servant.cpu.raddr[9]
.sym 30125 servant.cpu.rf_ram_if.rcnt[0]
.sym 30126 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 30127 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[3]
.sym 30128 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 30129 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[3]
.sym 30130 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[22]_new_
.sym 30131 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[70]_new_
.sym 30132 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4671[1]_new_inv_
.sym 30133 $abc$8097$new_n1260_
.sym 30134 servant.cpu.rreg0[3]
.sym 30135 servant.cpu.cpu.rs2_addr[3]
.sym 30136 servant.cpu.raddr[9]
.sym 30137 servant.cpu.rf_ram_if.rcnt[0]
.sym 30138 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 30139 servant.cpu.cpu.cnt_done
.sym 30142 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$258_Y_new_
.sym 30143 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6959
.sym 30144 $abc$8097$servant.cpu.cpu.csr.i_mret_new_
.sym 30146 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[20]_new_
.sym 30147 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[68]_new_
.sym 30148 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4655[1]_new_inv_
.sym 30149 $abc$8097$new_n1248_
.sym 30150 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[24]_new_
.sym 30151 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[56]_new_
.sym 30152 $abc$8097$new_n1405_
.sym 30153 $abc$8097$new_n1406_
.sym 30154 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 30155 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[6]
.sym 30156 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[6]_new_inv_
.sym 30158 $abc$8097$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 30159 servant.cpu.cpu.cnt_en
.sym 30160 servant.wb_ibus_ack
.sym 30162 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[31]_new_
.sym 30163 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[95]_new_
.sym 30164 $abc$8097$new_n1277_
.sym 30165 $abc$8097$new_n1278_
.sym 30166 servant.mdu_rs1[30]
.sym 30167 wb_mem_rdt[31]
.sym 30168 servant.wb_timer_rdt[31]
.sym 30169 servant.mdu_rs1[31]
.sym 30170 $abc$8097$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 30171 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 30172 servant.wb_dbus_ack
.sym 30174 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 30175 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[4]
.sym 30176 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[4]_new_inv_
.sym 30178 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[7]
.sym 30179 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 30180 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[7]_new_inv_
.sym 30182 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 30183 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[5]
.sym 30184 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[5]_new_inv_
.sym 30186 servant.cpu.cpu.rs2_addr[2]
.sym 30187 wb_mem_rdt[21]
.sym 30188 servant.wb_ibus_ack
.sym 30190 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[8]
.sym 30191 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 30192 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[8]_new_inv_
.sym 30194 servant.cpu.cpu.immdec.imm30_25[0]
.sym 30195 $abc$8097$ram.o_wb_rdt[24]_new_inv_
.sym 30196 servant.wb_ibus_ack
.sym 30198 servant.cpu.cpu.rs2_addr[4]
.sym 30199 $abc$8097$ram.o_wb_rdt[23]_new_inv_
.sym 30200 servant.wb_ibus_ack
.sym 30202 servant.cpu.cpu.rs2_addr[3]
.sym 30203 wb_mem_rdt[22]
.sym 30204 servant.wb_ibus_ack
.sym 30206 servant.cpu.cpu.rs2_addr[1]
.sym 30207 wb_mem_rdt[20]
.sym 30208 servant.wb_ibus_ack
.sym 30210 servant.wb_ibus_adr[13]
.sym 30218 $abc$8097$auto$rtlil.cc:1969:NotGate$7787
.sym 30219 recieve
.sym 30274 wb_mem_dat[2]
.sym 30278 wb_mem_dat[3]
.sym 30290 servant.wb_timer_rdt[3]
.sym 30291 servant.timer.mtimecmp[3]
.sym 30292 servant.wb_timer_rdt[4]
.sym 30293 servant.timer.mtimecmp[4]
.sym 30297 servant.wb_timer_rdt[2]
.sym 30298 wb_mem_dat[4]
.sym 30302 servant.timer.mtimecmp[3]
.sym 30310 servant.mdu_rs1[30]
.sym 30311 servant.wb_gpio_rdt
.sym 30312 servant.wb_timer_rdt[0]
.sym 30313 servant.mdu_rs1[31]
.sym 30318 $abc$8097$auto$rtlil.cc:1969:NotGate$7851
.sym 30319 tx_active
.sym 30320 $abc$8097$techmap$techmap\tx_to_ble.$procmux$1088.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2233_Y_new_inv_
.sym 30322 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 30323 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[2]
.sym 30326 tx_to_ble.state[0]
.sym 30327 tx_to_ble.state[1]
.sym 30330 $abc$8097$auto$ice40_ffinit.cc:141:execute$7779
.sym 30334 $abc$8097$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/servant/uart_tx.v:65$109.buffer[0]_new_inv_
.sym 30335 tx_to_ble.state[0]
.sym 30336 tx_to_ble.state[1]
.sym 30342 rx_from_ble.state[0]
.sym 30346 servant.mdu_rs1[30]
.sym 30347 wb_mem_rdt[7]
.sym 30348 servant.wb_timer_rdt[7]
.sym 30349 servant.mdu_rs1[31]
.sym 30350 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 30351 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[4]
.sym 30354 wb_mem_dat[8]
.sym 30355 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 30356 servant.wb_dbus_ack
.sym 30358 servant.mdu_rs1[30]
.sym 30359 wb_mem_rdt[6]
.sym 30360 servant.wb_timer_rdt[6]
.sym 30361 servant.mdu_rs1[31]
.sym 30362 wb_mem_dat[7]
.sym 30363 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 30364 servant.wb_dbus_ack
.sym 30366 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[18]_new_
.sym 30367 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[50]_new_
.sym 30368 $abc$8097$new_n1193_
.sym 30369 $abc$8097$new_n1194_
.sym 30370 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 30371 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[4]
.sym 30374 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[22]_new_
.sym 30375 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[54]_new_
.sym 30376 $abc$8097$new_n1217_
.sym 30377 $abc$8097$new_n1218_
.sym 30378 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 30379 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[2]
.sym 30382 wb_mem_dat[13]
.sym 30383 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 30384 servant.wb_dbus_ack
.sym 30386 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[2]
.sym 30387 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 30388 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 30389 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[2]
.sym 30390 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[20]_new_
.sym 30391 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[52]_new_
.sym 30392 $abc$8097$new_n1205_
.sym 30393 $abc$8097$new_n1206_
.sym 30394 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 30395 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[6]
.sym 30398 servant.mdu_rs1[30]
.sym 30399 wb_mem_rdt[12]
.sym 30400 servant.wb_timer_rdt[12]
.sym 30401 servant.mdu_rs1[31]
.sym 30402 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 30403 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[12]
.sym 30404 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[12]_new_inv_
.sym 30406 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6971
.sym 30410 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 30411 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[12]
.sym 30414 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[28]_new_
.sym 30415 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[60]_new_
.sym 30416 $abc$8097$new_n1229_
.sym 30417 $abc$8097$new_n1230_
.sym 30418 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 30419 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[12]
.sym 30422 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[4]
.sym 30423 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 30424 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 30425 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[4]
.sym 30426 recieve
.sym 30427 wb_mem_dat[10]
.sym 30430 recieve
.sym 30431 wb_mem_dat[12]
.sym 30434 $abc$8097$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$688_Y
.sym 30435 servant.mdu_rs1[31]
.sym 30436 servant.cpu.cpu.bufreg_sh_signed
.sym 30437 $abc$8097$new_n1348_
.sym 30438 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[12]
.sym 30439 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 30440 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 30441 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[12]
.sym 30442 servant.mdu_rs1[10]
.sym 30446 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 30447 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[7]
.sym 30448 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[7]_new_inv_
.sym 30450 servant.mdu_rs1[9]
.sym 30454 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[8]
.sym 30455 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 30456 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[8]_new_inv_
.sym 30458 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 30459 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[14]
.sym 30460 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[14]_new_inv_
.sym 30462 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[6]
.sym 30463 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 30464 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 30465 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[6]
.sym 30466 servant.cpu.cpu.branch_op
.sym 30467 servant.wb_dbus_we
.sym 30468 servant.cpu.cpu.decode.opcode[2]
.sym 30469 servant.cpu.cpu.decode.opcode[0]
.sym 30470 servant.cpu.cpu.csr.timer_irq
.sym 30474 servant.cpu.cpu.rd_addr[4]
.sym 30475 servant.cpu.cpu.rd_addr[3]
.sym 30476 servant.cpu.cpu.rd_addr[2]
.sym 30477 servant.cpu.cpu.rd_addr[0]
.sym 30478 recieve
.sym 30479 wb_mem_dat[9]
.sym 30482 recieve
.sym 30483 wb_mem_dat[8]
.sym 30486 recieve
.sym 30487 wb_mem_dat[13]
.sym 30490 $abc$8097$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 30491 servant.cpu.cpu.cnt_en
.sym 30492 servant.wb_ibus_ack
.sym 30494 servant.cpu.cpu.rd_addr[1]
.sym 30495 $abc$8097$new_n1703_
.sym 30496 $abc$8097$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 30498 servant.cpu.cpu.rd_addr[2]
.sym 30499 $abc$8097$ram.o_wb_rdt[8]_new_inv_
.sym 30500 servant.wb_ibus_ack
.sym 30502 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 30503 $abc$8097$adr[11]_new_inv_
.sym 30504 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 30506 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 30507 $abc$8097$adr[11]_new_inv_
.sym 30508 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 30510 servant.mdu_rs1[0]
.sym 30511 servant.mdu_rs1[1]
.sym 30512 $abc$8097$new_n992_
.sym 30513 recieve
.sym 30514 servant.mdu_rs1[30]
.sym 30515 wb_mem_rdt[13]
.sym 30516 servant.wb_timer_rdt[13]
.sym 30517 servant.mdu_rs1[31]
.sym 30522 servant.cpu.cpu.rd_addr[1]
.sym 30523 wb_mem_rdt[7]
.sym 30524 servant.wb_ibus_ack
.sym 30526 servant.mdu_rs1[30]
.sym 30527 $abc$8097$ram.o_wb_rdt[8]_new_inv_
.sym 30528 servant.wb_timer_rdt[8]
.sym 30529 servant.mdu_rs1[31]
.sym 30530 wb_mem_dat[9]
.sym 30531 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 30532 servant.wb_dbus_ack
.sym 30534 servant.mdu_rs1[1]
.sym 30535 $abc$8097$new_n991_
.sym 30538 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 30539 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 30540 $abc$8097$adr[11]_new_inv_
.sym 30542 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 30543 $abc$8097$adr[11]_new_inv_
.sym 30544 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 30546 $abc$8097$adr[11]_new_inv_
.sym 30547 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$2331[0]_new_
.sym 30548 $abc$8097$auto$simplemap.cc:250:simplemap_eqne$3108[2]_new_
.sym 30550 wb_mem_dat[14]
.sym 30551 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 30552 servant.wb_dbus_ack
.sym 30554 wb_mem_dat[8]
.sym 30555 wb_mem_dat[24]
.sym 30556 servant.mdu_rs1[0]
.sym 30557 servant.mdu_rs1[1]
.sym 30558 wb_mem_dat[0]
.sym 30559 wb_mem_dat[16]
.sym 30560 servant.mdu_rs1[0]
.sym 30561 $abc$8097$new_n1775_
.sym 30562 servant.cpu.cpu.decode.opcode[0]
.sym 30563 servant.cpu.cpu.decode.opcode[1]
.sym 30564 servant.wb_ibus_ack
.sym 30565 servant.cpu.cpu.decode.opcode[2]
.sym 30566 servant.cpu.cpu.decode.opcode[0]
.sym 30567 servant.cpu.cpu.decode.opcode[2]
.sym 30568 servant.cpu.cpu.decode.opcode[1]
.sym 30570 wb_mem_rdt[30]
.sym 30574 servant.cpu.cpu.decode.opcode[2]
.sym 30575 servant.wb_dbus_we
.sym 30576 servant.cpu.cpu.branch_op
.sym 30577 servant.cpu.cpu.decode.opcode[0]
.sym 30578 servant.cpu.cpu.csr.mie_mtie
.sym 30579 servant.timer_irq
.sym 30580 servant.cpu.cpu.csr.mstatus_mie
.sym 30582 servant.mdu_op[2]
.sym 30583 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 30584 servant.cpu.cpu.immdec.imm31
.sym 30586 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 30587 $abc$8097$servant.cpu.cpu.immdec.signbit_new_
.sym 30588 $abc$8097$servant.cpu.cpu.immdec.i_ctrl[1]_new_
.sym 30590 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 30591 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[9]
.sym 30594 servant.cpu.cpu.immdec.imm7
.sym 30595 $abc$8097$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$468_Y_new_
.sym 30596 servant.cpu.cpu.decode.opcode[0]
.sym 30597 servant.cpu.cpu.branch_op
.sym 30598 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 30599 servant.mdu_op[2]
.sym 30600 $abc$8097$new_n1681_
.sym 30601 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6782
.sym 30602 servant.wb_ibus_ack
.sym 30603 servant.cpu.cpu.cnt_en
.sym 30606 servant.cpu.cpu.rs2_addr[0]
.sym 30607 $abc$8097$servant.cpu.cpu.immdec.signbit_new_
.sym 30608 servant.cpu.cpu.branch_op
.sym 30610 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 30611 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[7]
.sym 30614 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[23]_new_
.sym 30615 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[55]_new_
.sym 30616 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4679[2]_new_inv_
.sym 30617 $abc$8097$new_n1399_
.sym 30618 $abc$8097$servant.cpu.cpu.immdec.signbit_new_
.sym 30619 wb_mem_rdt[7]
.sym 30620 servant.wb_ibus_ack
.sym 30622 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 30623 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[10]
.sym 30626 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[3]
.sym 30627 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 30628 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 30629 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[3]
.sym 30630 $abc$8097$ram.we[2]_new_
.sym 30631 $abc$8097$ram.we[3]_new_
.sym 30632 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 30634 servant.cpu.cpu.csr.mstatus_mie
.sym 30638 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[8]
.sym 30639 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 30640 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 30641 $abc$8097$auto$memory_bram.cc:922:replace_cell$1511[8]
.sym 30642 $abc$8097$ram.we[2]_new_
.sym 30643 $abc$8097$ram.we[3]_new_
.sym 30644 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 30646 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[26]_new_
.sym 30647 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[90]_new_
.sym 30648 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4703[1]_new_inv_
.sym 30649 $abc$8097$new_n1266_
.sym 30650 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[10]
.sym 30651 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 30652 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 30653 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[10]
.sym 30654 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 30655 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[15]
.sym 30656 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 30657 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[15]
.sym 30658 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[19]_new_
.sym 30659 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[51]_new_
.sym 30660 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4647[2]_new_inv_
.sym 30661 $abc$8097$new_n1481_
.sym 30662 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 30663 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[14]
.sym 30664 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[14]_new_inv_
.sym 30666 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 30667 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[10]
.sym 30668 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[10]_new_inv_
.sym 30670 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[21]_new_
.sym 30671 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[69]_new_
.sym 30672 $abc$8097$new_n1253_
.sym 30673 $abc$8097$new_n1254_
.sym 30674 wb_mem_rdt[30]
.sym 30675 $abc$8097$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$469_Y_new_inv_
.sym 30676 servant.wb_ibus_ack
.sym 30678 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[30]_new_
.sym 30679 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[78]_new_
.sym 30680 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4743[1]_new_inv_
.sym 30681 $abc$8097$new_n1272_
.sym 30682 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 30683 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[3]
.sym 30686 $abc$8097$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 30687 servant.cpu.cpu.cnt_en
.sym 30688 servant.wb_ibus_ack
.sym 30690 recieve
.sym 30691 wb_mem_dat[22]
.sym 30694 wb_mem_dat[25]
.sym 30695 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 30696 servant.wb_dbus_ack
.sym 30698 servant.mdu_rs1[30]
.sym 30699 $abc$8097$ram.o_wb_rdt[24]_new_inv_
.sym 30700 servant.wb_timer_rdt[24]
.sym 30701 servant.mdu_rs1[31]
.sym 30702 recieve
.sym 30703 wb_mem_dat[25]
.sym 30706 servant.mdu_rs1[30]
.sym 30707 wb_mem_rdt[22]
.sym 30708 servant.wb_timer_rdt[22]
.sym 30709 servant.mdu_rs1[31]
.sym 30710 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[3]
.sym 30711 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 30712 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[3]_new_inv_
.sym 30714 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 30715 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[15]
.sym 30718 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 30719 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[14]
.sym 30726 wb_mem_dat[24]
.sym 30727 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 30728 servant.wb_dbus_ack
.sym 30734 recieve
.sym 30735 wb_mem_dat[23]
.sym 30742 servant.mdu_rs1[30]
.sym 30743 $abc$8097$ram.o_wb_rdt[23]_new_inv_
.sym 30744 servant.wb_timer_rdt[23]
.sym 30745 servant.mdu_rs1[31]
.sym 30746 wb_mem_dat[23]
.sym 30747 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 30748 servant.wb_dbus_ack
.sym 30755 servant.wb_timer_rdt[0]
.sym 30760 servant.wb_timer_rdt[1]
.sym 30764 servant.wb_timer_rdt[2]
.sym 30765 $auto$alumacc.cc:474:replace_alu$1362.C[2]
.sym 30768 servant.wb_timer_rdt[3]
.sym 30769 $auto$alumacc.cc:474:replace_alu$1362.C[3]
.sym 30772 servant.wb_timer_rdt[4]
.sym 30773 $auto$alumacc.cc:474:replace_alu$1362.C[4]
.sym 30776 servant.wb_timer_rdt[5]
.sym 30777 $auto$alumacc.cc:474:replace_alu$1362.C[5]
.sym 30780 servant.wb_timer_rdt[6]
.sym 30781 $auto$alumacc.cc:474:replace_alu$1362.C[6]
.sym 30784 servant.wb_timer_rdt[7]
.sym 30785 $auto$alumacc.cc:474:replace_alu$1362.C[7]
.sym 30788 servant.wb_timer_rdt[8]
.sym 30789 $auto$alumacc.cc:474:replace_alu$1362.C[8]
.sym 30792 servant.wb_timer_rdt[9]
.sym 30793 $auto$alumacc.cc:474:replace_alu$1362.C[9]
.sym 30796 servant.wb_timer_rdt[10]
.sym 30797 $auto$alumacc.cc:474:replace_alu$1362.C[10]
.sym 30800 servant.wb_timer_rdt[11]
.sym 30801 $auto$alumacc.cc:474:replace_alu$1362.C[11]
.sym 30804 servant.wb_timer_rdt[12]
.sym 30805 $auto$alumacc.cc:474:replace_alu$1362.C[12]
.sym 30808 servant.wb_timer_rdt[13]
.sym 30809 $auto$alumacc.cc:474:replace_alu$1362.C[13]
.sym 30812 servant.wb_timer_rdt[14]
.sym 30813 $auto$alumacc.cc:474:replace_alu$1362.C[14]
.sym 30816 servant.wb_timer_rdt[15]
.sym 30817 $auto$alumacc.cc:474:replace_alu$1362.C[15]
.sym 30820 servant.wb_timer_rdt[16]
.sym 30821 $auto$alumacc.cc:474:replace_alu$1362.C[16]
.sym 30824 servant.wb_timer_rdt[17]
.sym 30825 $auto$alumacc.cc:474:replace_alu$1362.C[17]
.sym 30828 servant.wb_timer_rdt[18]
.sym 30829 $auto$alumacc.cc:474:replace_alu$1362.C[18]
.sym 30832 servant.wb_timer_rdt[19]
.sym 30833 $auto$alumacc.cc:474:replace_alu$1362.C[19]
.sym 30836 servant.wb_timer_rdt[20]
.sym 30837 $auto$alumacc.cc:474:replace_alu$1362.C[20]
.sym 30840 servant.wb_timer_rdt[21]
.sym 30841 $auto$alumacc.cc:474:replace_alu$1362.C[21]
.sym 30844 servant.wb_timer_rdt[22]
.sym 30845 $auto$alumacc.cc:474:replace_alu$1362.C[22]
.sym 30848 servant.wb_timer_rdt[23]
.sym 30849 $auto$alumacc.cc:474:replace_alu$1362.C[23]
.sym 30852 servant.wb_timer_rdt[24]
.sym 30853 $auto$alumacc.cc:474:replace_alu$1362.C[24]
.sym 30856 servant.wb_timer_rdt[25]
.sym 30857 $auto$alumacc.cc:474:replace_alu$1362.C[25]
.sym 30860 servant.wb_timer_rdt[26]
.sym 30861 $auto$alumacc.cc:474:replace_alu$1362.C[26]
.sym 30864 servant.wb_timer_rdt[27]
.sym 30865 $auto$alumacc.cc:474:replace_alu$1362.C[27]
.sym 30868 servant.wb_timer_rdt[28]
.sym 30869 $auto$alumacc.cc:474:replace_alu$1362.C[28]
.sym 30872 servant.wb_timer_rdt[29]
.sym 30873 $auto$alumacc.cc:474:replace_alu$1362.C[29]
.sym 30876 servant.wb_timer_rdt[30]
.sym 30877 $auto$alumacc.cc:474:replace_alu$1362.C[30]
.sym 30880 servant.wb_timer_rdt[31]
.sym 30881 $auto$alumacc.cc:474:replace_alu$1362.C[31]
.sym 30882 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[21]_new_
.sym 30883 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[53]_new_
.sym 30884 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4831[2]_new_inv_
.sym 30885 $abc$8097$new_n1212_
.sym 30886 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[3]
.sym 30887 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 30888 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 30889 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[3]
.sym 30890 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 30891 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[3]
.sym 30894 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 30895 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[8]
.sym 30898 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 30899 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[3]
.sym 30902 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[5]
.sym 30903 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 30904 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 30905 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[5]
.sym 30906 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[19]_new_
.sym 30907 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[51]_new_
.sym 30908 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4823[2]_new_inv_
.sym 30909 $abc$8097$new_n1200_
.sym 30910 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 30911 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[5]
.sym 30914 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[10]
.sym 30915 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 30916 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 30917 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[10]
.sym 30918 wb_mem_dat[11]
.sym 30919 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 30920 servant.wb_dbus_ack
.sym 30922 wb_mem_dat[12]
.sym 30923 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 30924 servant.wb_dbus_ack
.sym 30926 servant.mdu_rs1[30]
.sym 30927 $abc$8097$ram.o_wb_rdt[9]_new_inv_
.sym 30928 servant.wb_timer_rdt[9]
.sym 30929 servant.mdu_rs1[31]
.sym 30930 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[10]
.sym 30931 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 30932 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[10]_new_inv_
.sym 30934 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[9]
.sym 30935 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 30936 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[9]_new_inv_
.sym 30938 servant.mdu_rs1[30]
.sym 30939 $abc$8097$ram.o_wb_rdt[10]_new_inv_
.sym 30940 servant.wb_timer_rdt[10]
.sym 30941 servant.mdu_rs1[31]
.sym 30942 wb_mem_dat[10]
.sym 30943 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 30944 servant.wb_dbus_ack
.sym 30946 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 30947 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[14]
.sym 30950 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[24]_new_
.sym 30951 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[56]_new_
.sym 30952 $abc$8097$new_n1367_
.sym 30953 $abc$8097$new_n1368_
.sym 30954 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 30955 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[8]
.sym 30958 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[30]_new_
.sym 30959 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[62]_new_
.sym 30960 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4903[2]_new_inv_
.sym 30961 $abc$8097$new_n1242_
.sym 30962 servant.cpu.cpu.rd_addr[4]
.sym 30963 $abc$8097$ram.o_wb_rdt[10]_new_inv_
.sym 30964 servant.wb_ibus_ack
.sym 30966 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[14]
.sym 30967 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 30968 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 30969 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[14]
.sym 30970 servant.cpu.cpu.rd_addr[3]
.sym 30971 $abc$8097$ram.o_wb_rdt[9]_new_inv_
.sym 30972 servant.wb_ibus_ack
.sym 30974 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[8]
.sym 30975 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 30976 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 30977 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[8]
.sym 30978 servant.mdu_rs1[30]
.sym 30979 $abc$8097$ram.o_wb_rdt[11]_new_inv_
.sym 30980 servant.wb_timer_rdt[11]
.sym 30981 servant.mdu_rs1[31]
.sym 30982 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[15]
.sym 30983 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 30984 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[15]_new_inv_
.sym 30986 servant.wb_dbus_we
.sym 30987 $abc$8097$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 30988 servant.mdu_rs1[31]
.sym 30989 clock_gen.pll.rst_reg[1]
.sym 30990 servant.cpu.cpu.immdec.imm30_25[0]
.sym 30991 $abc$8097$ram.o_wb_rdt[11]_new_inv_
.sym 30992 servant.wb_ibus_ack
.sym 30994 recieve
.sym 30995 wb_mem_dat[11]
.sym 30998 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[11]
.sym 30999 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 31000 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[11]_new_inv_
.sym 31005 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31006 servant.mdu_rs1[31]
.sym 31007 servant.mdu_rs1[30]
.sym 31008 $abc$8097$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 31009 servant.wb_dbus_we
.sym 31010 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 31011 $abc$8097$auto$memory_bram.cc:922:replace_cell$1472[13]
.sym 31012 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.Y_B[13]_new_inv_
.sym 31014 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 31015 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31016 $abc$8097$new_n1177_
.sym 31018 $abc$8097$auto$rtlil.cc:1874:Eq$1391
.sym 31022 $abc$8097$ram.we[0]_new_
.sym 31023 $abc$8097$ram.we[1]_new_
.sym 31024 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 31026 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 31027 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 31028 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31029 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31030 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 31034 $abc$8097$ram.we[0]_new_
.sym 31035 $abc$8097$ram.we[1]_new_
.sym 31036 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 31038 $abc$8097$ram.we[0]_new_
.sym 31039 $abc$8097$ram.we[1]_new_
.sym 31040 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 31042 $abc$8097$new_n1015_
.sym 31043 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 31044 servant.cpu.cpu.new_irq
.sym 31046 $abc$8097$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$278_Y_new_inv_
.sym 31047 $abc$8097$new_n1686_
.sym 31050 servant.cpu.cpu.csr.mcause3_0[3]
.sym 31051 $abc$8097$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$271_Y_new_
.sym 31052 servant.cpu.cpu.new_irq
.sym 31053 servant.cpu.cpu.branch_op
.sym 31054 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 31055 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[1]
.sym 31058 servant.cpu.cpu.state.misalign_trap_sync
.sym 31059 servant.cpu.cpu.csr.mcause3_0[1]
.sym 31060 $abc$8097$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$278_Y_new_inv_
.sym 31062 servant.cpu.cpu.state.misalign_trap_sync
.sym 31063 servant.cpu.cpu.csr.mcause3_0[2]
.sym 31064 servant.cpu.cpu.branch_op
.sym 31065 servant.wb_dbus_we
.sym 31066 $abc$8097$ram.we[0]_new_
.sym 31067 $abc$8097$ram.we[1]_new_
.sym 31068 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 31073 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 31074 servant.cpu.rreg0[1]
.sym 31075 $abc$8097$ram.o_wb_rdt[15]_new_inv_
.sym 31076 servant.wb_ibus_ack
.sym 31078 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 31079 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[12]
.sym 31082 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31083 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[13]
.sym 31086 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 31087 wb_mem_rdt[20]
.sym 31088 servant.wb_ibus_ack
.sym 31090 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 31091 wb_mem_rdt[12]
.sym 31092 servant.wb_ibus_ack
.sym 31094 servant.cpu.rreg0[0]
.sym 31095 wb_mem_rdt[14]
.sym 31096 servant.wb_ibus_ack
.sym 31098 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31099 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[0]
.sym 31102 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 31103 wb_mem_rdt[13]
.sym 31104 servant.wb_ibus_ack
.sym 31106 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31107 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[7]
.sym 31110 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[29]_new_
.sym 31111 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[93]_new_
.sym 31112 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4727[1]_new_inv_
.sym 31113 $abc$8097$new_n1435_
.sym 31114 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[25]_new_
.sym 31115 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[57]_new_
.sym 31116 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4695[2]_new_inv_
.sym 31117 $abc$8097$new_n1413_
.sym 31118 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[28]_new_
.sym 31119 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[60]_new_
.sym 31120 $abc$8097$new_n1427_
.sym 31121 $abc$8097$new_n1428_
.sym 31122 servant.cpu.cpu.ebreak
.sym 31123 $abc$8097$new_n1015_
.sym 31124 $abc$8097$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$539_Y_new_
.sym 31125 $abc$8097$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$272_Y_new_
.sym 31126 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[2]
.sym 31127 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 31128 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[2]_new_inv_
.sym 31130 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[7]
.sym 31131 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31132 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31133 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[7]
.sym 31134 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[18]_new_
.sym 31135 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[66]_new_
.sym 31136 $abc$8097$new_n1472_
.sym 31137 $abc$8097$new_n1473_
.sym 31138 servant.cpu.rreg0[4]
.sym 31139 $abc$8097$ram.o_wb_rdt[18]_new_inv_
.sym 31140 servant.wb_ibus_ack
.sym 31142 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[0]
.sym 31143 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 31144 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[0]_new_inv_
.sym 31146 servant.cpu.rreg0[2]
.sym 31147 $abc$8097$ram.o_wb_rdt[16]_new_inv_
.sym 31148 servant.wb_ibus_ack
.sym 31150 $abc$8097$ram.o_wb_rdt[19]_new_inv_
.sym 31151 $abc$8097$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$462_Y_new_inv_
.sym 31152 servant.wb_ibus_ack
.sym 31154 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[16]_new_
.sym 31155 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[80]_new_
.sym 31156 $abc$8097$new_n1458_
.sym 31157 $abc$8097$new_n1459_
.sym 31158 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[17]_new_
.sym 31159 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[49]_new_
.sym 31160 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4599[2]_new_inv_
.sym 31161 $abc$8097$new_n1466_
.sym 31162 servant.cpu.rreg0[3]
.sym 31163 $abc$8097$ram.o_wb_rdt[17]_new_inv_
.sym 31164 servant.wb_ibus_ack
.sym 31166 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31167 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[0]
.sym 31168 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 31169 $abc$8097$auto$memory_bram.cc:922:replace_cell$1524[0]
.sym 31170 servant.mdu_rs1[30]
.sym 31171 wb_mem_rdt[30]
.sym 31172 servant.wb_timer_rdt[30]
.sym 31173 servant.mdu_rs1[31]
.sym 31174 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[12]
.sym 31175 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 31176 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[12]_new_inv_
.sym 31178 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[9]
.sym 31179 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 31180 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[9]_new_inv_
.sym 31182 servant.mdu_rs1[30]
.sym 31183 $abc$8097$ram.o_wb_rdt[29]_new_inv_
.sym 31184 servant.wb_timer_rdt[29]
.sym 31185 servant.mdu_rs1[31]
.sym 31186 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[1]
.sym 31187 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 31188 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[1]_new_inv_
.sym 31190 wb_mem_dat[31]
.sym 31191 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 31192 servant.wb_dbus_ack
.sym 31194 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[27]_new_
.sym 31195 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.B_AND_S[75]_new_
.sym 31196 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4711[1]_new_inv_
.sym 31197 $abc$8097$new_n1421_
.sym 31198 recieve
.sym 31199 wb_mem_dat[30]
.sym 31202 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[13]
.sym 31203 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 31204 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[13]_new_inv_
.sym 31206 servant.cpu.cpu.immdec.imm30_25[3]
.sym 31207 $abc$8097$ram.o_wb_rdt[27]_new_inv_
.sym 31208 servant.wb_ibus_ack
.sym 31210 servant.cpu.cpu.immdec.imm30_25[5]
.sym 31211 $abc$8097$ram.o_wb_rdt[29]_new_inv_
.sym 31212 servant.wb_ibus_ack
.sym 31214 servant.cpu.cpu.immdec.imm30_25[2]
.sym 31215 wb_mem_rdt[26]
.sym 31216 servant.wb_ibus_ack
.sym 31218 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31219 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[3]
.sym 31222 servant.cpu.cpu.immdec.imm30_25[1]
.sym 31223 $abc$8097$ram.o_wb_rdt[25]_new_inv_
.sym 31224 servant.wb_ibus_ack
.sym 31226 servant.cpu.cpu.immdec.imm30_25[4]
.sym 31227 $abc$8097$ram.o_wb_rdt[28]_new_inv_
.sym 31228 servant.wb_ibus_ack
.sym 31230 $abc$8097$auto$memory_bram.cc:922:replace_cell$1563[11]
.sym 31231 $abc$8097$techmap$auto$memory_bram.cc:983:replace_cell$1572.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$3051_Y_new_inv_
.sym 31232 $abc$8097$auto$memory_bram.cc:983:replace_cell$1572.Y_B[11]_new_inv_
.sym 31238 servant.mdu_rs1[30]
.sym 31239 wb_mem_rdt[21]
.sym 31240 servant.wb_timer_rdt[21]
.sym 31241 servant.mdu_rs1[31]
.sym 31246 wb_mem_dat[22]
.sym 31247 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 31248 servant.wb_dbus_ack
.sym 31257 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 31258 servant.mdu_rs1[30]
.sym 31259 wb_mem_rdt[20]
.sym 31260 servant.wb_timer_rdt[20]
.sym 31261 servant.mdu_rs1[31]
.sym 31262 recieve
.sym 31263 wb_mem_dat[21]
.sym 31267 rx_from_ble.clock_count[0]
.sym 31272 rx_from_ble.clock_count[1]
.sym 31276 rx_from_ble.clock_count[2]
.sym 31277 $auto$alumacc.cc:474:replace_alu$1344.C[2]
.sym 31280 rx_from_ble.clock_count[3]
.sym 31281 $auto$alumacc.cc:474:replace_alu$1344.C[3]
.sym 31284 rx_from_ble.clock_count[4]
.sym 31285 $auto$alumacc.cc:474:replace_alu$1344.C[4]
.sym 31288 rx_from_ble.clock_count[5]
.sym 31289 $auto$alumacc.cc:474:replace_alu$1344.C[5]
.sym 31292 rx_from_ble.clock_count[6]
.sym 31293 $auto$alumacc.cc:474:replace_alu$1344.C[6]
.sym 31294 $abc$8097$techmap\rx_from_ble.$procmux$1048_Y[1]_new_
.sym 31295 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 31296 rx_from_ble.state[0]
.sym 31297 rx_from_ble.state[1]
.sym 31299 rx_from_ble.clock_count[0]
.sym 31303 rx_from_ble.clock_count[1]
.sym 31307 rx_from_ble.clock_count[2]
.sym 31311 rx_from_ble.clock_count[3]
.sym 31312 $PACKER_VCC_NET
.sym 31315 rx_from_ble.clock_count[4]
.sym 31316 $PACKER_VCC_NET
.sym 31319 rx_from_ble.clock_count[5]
.sym 31323 rx_from_ble.clock_count[6]
.sym 31327 $PACKER_VCC_NET
.sym 31329 $nextpnr_ICESTORM_LC_6$I3
.sym 31330 rx_from_ble.data_index[0]
.sym 31331 rx_from_ble.data_index[1]
.sym 31332 rx_from_ble.data_index[2]
.sym 31333 $nextpnr_ICESTORM_LC_6$COUT
.sym 31334 servant.timer.mtimecmp[2]
.sym 31342 $abc$8097$ram.we[1]_new_
.sym 31343 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 31346 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31347 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[9]
.sym 31350 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31351 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[6]
.sym 31355 $PACKER_VCC_NET
.sym 31356 servant.wb_timer_rdt[0]
.sym 31358 servant.wb_timer_rdt[2]
.sym 31359 servant.timer.mtimecmp[2]
.sym 31360 servant.wb_timer_rdt[8]
.sym 31361 servant.timer.mtimecmp[8]
.sym 31362 $abc$8097$ram.we[0]_new_
.sym 31363 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 31366 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31367 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[11]
.sym 31370 wb_mem_dat[0]
.sym 31374 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31375 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[1]
.sym 31378 servant.wb_timer_rdt[0]
.sym 31379 clock_gen.pll.rst_reg[1]
.sym 31382 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31383 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[5]
.sym 31386 wb_mem_dat[8]
.sym 31390 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31391 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[14]
.sym 31394 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[1]
.sym 31395 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 31396 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 31397 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[1]
.sym 31398 rx_from_ble.data_index[0]
.sym 31399 rx_from_ble.data_index[2]
.sym 31400 rx_from_ble.data_index[1]
.sym 31401 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 31402 $abc$8097$ram.we[1]_new_
.sym 31403 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 31406 $abc$8097$ram.we[0]_new_
.sym 31407 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 31410 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[17]_new_
.sym 31411 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[49]_new_
.sym 31412 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4735[2]_new_inv_
.sym 31413 $abc$8097$new_n1188_
.sym 31414 servant.wb_timer_rdt[1]
.sym 31418 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 31419 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[1]
.sym 31422 $abc$8097$ram.we[0]_new_
.sym 31423 $abc$8097$ram.we[1]_new_
.sym 31424 $abc$8097$auto$rtlil.cc:1874:Eq$1430
.sym 31426 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 31427 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[9]
.sym 31430 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 31431 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[13]
.sym 31434 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 31435 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[10]
.sym 31438 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[9]
.sym 31439 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 31440 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 31441 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[9]
.sym 31442 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 31443 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[7]
.sym 31446 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[26]_new_
.sym 31447 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[58]_new_
.sym 31448 $abc$8097$new_n1381_
.sym 31449 $abc$8097$new_n1382_
.sym 31450 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31451 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[10]
.sym 31454 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[25]_new_
.sym 31455 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[57]_new_
.sym 31456 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4871[2]_new_inv_
.sym 31457 $abc$8097$new_n1375_
.sym 31458 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[23]_new_
.sym 31459 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[55]_new_
.sym 31460 $abc$8097$new_n1223_
.sym 31461 $abc$8097$new_n1224_
.sym 31462 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31463 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[12]
.sym 31464 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 31465 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[12]
.sym 31466 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31467 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[6]
.sym 31468 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 31469 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[6]
.sym 31470 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31471 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[7]
.sym 31472 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 31473 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[7]
.sym 31474 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31475 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[10]
.sym 31476 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 31477 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[10]
.sym 31478 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31479 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[7]
.sym 31482 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31483 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[2]
.sym 31484 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 31485 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[2]
.sym 31486 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31487 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[4]
.sym 31488 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 31489 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[4]
.sym 31490 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 31491 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[11]
.sym 31494 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[11]
.sym 31495 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31496 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 31497 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[11]
.sym 31498 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31499 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[11]
.sym 31500 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 31501 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[11]
.sym 31502 $abc$8097$ram.we[1]_new_
.sym 31503 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 31506 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[7]
.sym 31507 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31508 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 31509 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[7]
.sym 31510 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 31511 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[0]
.sym 31514 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[27]_new_
.sym 31515 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[59]_new_
.sym 31516 $abc$8097$new_n1388_
.sym 31517 $abc$8097$new_n1389_
.sym 31518 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31519 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[8]
.sym 31520 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 31521 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[8]
.sym 31522 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31523 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[9]
.sym 31524 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31525 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[9]
.sym 31526 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31527 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[0]
.sym 31530 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31531 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[1]
.sym 31532 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31533 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[1]
.sym 31534 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[29]_new_
.sym 31535 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[61]_new_
.sym 31536 $abc$8097$new_n1235_
.sym 31537 $abc$8097$new_n1236_
.sym 31538 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[0]
.sym 31539 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31540 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 31541 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[0]
.sym 31542 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[13]
.sym 31543 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31544 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 31545 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[13]
.sym 31546 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31547 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[13]
.sym 31548 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 31549 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[13]
.sym 31550 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[16]_new_
.sym 31551 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[48]_new_
.sym 31552 $abc$8097$new_n1181_
.sym 31553 $abc$8097$new_n1182_
.sym 31554 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31555 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[5]
.sym 31556 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31557 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[5]
.sym 31558 $abc$8097$ram.we[1]_new_
.sym 31559 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 31562 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31563 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[3]
.sym 31564 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31565 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[3]
.sym 31566 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31567 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[14]
.sym 31568 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31569 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[14]
.sym 31570 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 31574 $abc$8097$ram.we[1]_new_
.sym 31575 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 31578 recieve
.sym 31579 wb_mem_dat[14]
.sym 31582 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31583 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[0]
.sym 31584 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 31585 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[0]
.sym 31590 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 31597 $abc$8097$techmap$techmap1598\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1582_Y
.sym 31598 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 31602 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 31610 recieve
.sym 31611 wb_mem_dat[17]
.sym 31618 servant.mdu_rs1[30]
.sym 31619 $abc$8097$ram.o_wb_rdt[18]_new_inv_
.sym 31620 servant.wb_timer_rdt[18]
.sym 31621 servant.mdu_rs1[31]
.sym 31622 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[9]
.sym 31623 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31624 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31625 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[9]
.sym 31626 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31627 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[2]
.sym 31630 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31631 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[2]
.sym 31634 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31635 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[13]
.sym 31638 wb_mem_dat[17]
.sym 31639 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 31640 servant.wb_dbus_ack
.sym 31642 servant.mdu_rs1[30]
.sym 31643 $abc$8097$ram.o_wb_rdt[16]_new_inv_
.sym 31644 servant.wb_timer_rdt[16]
.sym 31645 servant.mdu_rs1[31]
.sym 31646 recieve
.sym 31647 wb_mem_dat[16]
.sym 31650 $abc$8097$ram.we[3]_new_
.sym 31651 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 31654 $abc$8097$auto$memory_bram.cc:922:replace_cell$1550[1]
.sym 31655 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 31656 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31657 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[1]
.sym 31658 $abc$8097$ram.we[2]_new_
.sym 31659 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 31662 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[12]
.sym 31663 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31664 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 31665 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[12]
.sym 31666 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31667 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[11]
.sym 31670 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[13]
.sym 31671 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31672 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 31673 $abc$8097$auto$memory_bram.cc:922:replace_cell$1485[13]
.sym 31674 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31675 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[9]
.sym 31678 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31679 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[12]
.sym 31682 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31683 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[1]
.sym 31686 wb_mem_dat[30]
.sym 31687 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 31688 servant.wb_dbus_ack
.sym 31690 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31691 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[5]
.sym 31694 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31695 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[14]
.sym 31698 recieve
.sym 31699 wb_mem_dat[31]
.sym 31702 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31703 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[4]
.sym 31706 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 31707 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[4]
.sym 31710 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31711 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[0]
.sym 31714 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31715 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[6]
.sym 31718 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31719 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[11]
.sym 31722 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31723 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[8]
.sym 31726 $abc$8097$ram.we[2]_new_
.sym 31727 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 31730 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31731 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[10]
.sym 31734 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 31735 $abc$8097$auto$memory_bram.cc:922:replace_cell$1498[5]
.sym 31738 recieve
.sym 31739 wb_mem_dat[20]
.sym 31742 $abc$8097$ram.we[3]_new_
.sym 31743 $abc$8097$auto$rtlil.cc:1874:Eq$1404
.sym 31774 wb_mem_dat[21]
.sym 31775 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 31776 servant.wb_dbus_ack
.sym 31778 $abc$8097$new_n1105_
.sym 31779 $abc$8097$auto$wreduce.cc:455:run$1253[5]
.sym 31780 $abc$8097$new_n1106_
.sym 31783 $PACKER_VCC_NET
.sym 31784 rx_from_ble.clock_count[0]
.sym 31786 rx_from_ble.state[0]
.sym 31787 rx_from_ble.state[1]
.sym 31790 $abc$8097$new_n1105_
.sym 31791 $abc$8097$auto$wreduce.cc:455:run$1253[4]
.sym 31792 $abc$8097$new_n1106_
.sym 31794 $abc$8097$new_n1105_
.sym 31795 $abc$8097$auto$wreduce.cc:455:run$1253[2]
.sym 31798 $abc$8097$new_n1105_
.sym 31799 $abc$8097$auto$wreduce.cc:455:run$1253[0]
.sym 31800 $abc$8097$new_n1106_
.sym 31802 $abc$8097$new_n1105_
.sym 31803 $abc$8097$auto$wreduce.cc:455:run$1253[6]
.sym 31806 $abc$8097$new_n1105_
.sym 31807 $abc$8097$auto$wreduce.cc:455:run$1253[3]
.sym 31810 rx_from_ble.clock_count[6]
.sym 31811 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$2324[0]_new_inv_
.sym 31812 rx_from_ble.clock_count[4]
.sym 31813 rx_from_ble.clock_count[5]
.sym 31814 servant.timer.mtimecmp[0]
.sym 31818 rx_from_ble.clock_count[2]
.sym 31819 rx_from_ble.clock_count[3]
.sym 31820 rx_from_ble.clock_count[0]
.sym 31821 rx_from_ble.clock_count[1]
.sym 31822 servant.timer.mtimecmp[4]
.sym 31826 servant.timer.mtimecmp[6]
.sym 31830 $abc$8097$auto$simplemap.cc:256:simplemap_eqne$2318_new_inv_
.sym 31831 $abc$8097$new_n1077_
.sym 31834 $abc$8097$auto$simplemap.cc:256:simplemap_eqne$2318_new_inv_
.sym 31835 rx_from_ble.state[0]
.sym 31836 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 31837 rx_from_ble.state[1]
.sym 31838 $abc$8097$new_n1106_
.sym 31839 $abc$8097$new_n1105_
.sym 31840 rx_from_ble.clock_count[0]
.sym 31841 rx_from_ble.clock_count[1]
.sym 31842 i_data$SB_IO_IN
.sym 31846 servant.timer.mtimecmp[5]
.sym 31850 $auto$ice40_ffinit.cc:140:execute$7746
.sym 31854 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 31855 $abc$8097$new_n1593_
.sym 31856 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 31858 servant.timer.mtimecmp[8]
.sym 31862 servant.timer.mtimecmp[1]
.sym 31866 $abc$8097$auto$simplemap.cc:256:simplemap_eqne$2318_new_inv_
.sym 31867 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 31870 rx_from_ble.state[0]
.sym 31871 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 31872 $abc$8097$new_n1105_
.sym 31874 servant.timer.mtimecmp[12]
.sym 31878 wb_mem_dat[6]
.sym 31882 wb_mem_dat[5]
.sym 31886 wb_mem_dat[6]
.sym 31887 from_ble[6]
.sym 31888 recieve
.sym 31890 wb_mem_dat[1]
.sym 31894 wb_mem_dat[12]
.sym 31898 servant.wb_timer_rdt[0]
.sym 31899 servant.timer.mtimecmp[0]
.sym 31900 servant.wb_timer_rdt[5]
.sym 31901 servant.timer.mtimecmp[5]
.sym 31902 servant.wb_timer_rdt[6]
.sym 31903 servant.timer.mtimecmp[6]
.sym 31904 servant.wb_timer_rdt[12]
.sym 31905 servant.timer.mtimecmp[12]
.sym 31906 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 31907 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 31908 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 31910 from_ble[6]
.sym 31911 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 31912 $abc$8097$new_n1099_
.sym 31913 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 31914 $abc$8097$new_n1077_
.sym 31915 from_ble[6]
.sym 31916 $abc$8097$techmap$techmap\rx_from_ble.$procmux$876.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 31918 from_ble[2]
.sym 31919 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 31920 $abc$8097$new_n1087_
.sym 31921 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 31922 wb_mem_dat[7]
.sym 31923 from_ble[7]
.sym 31924 recieve
.sym 31926 $abc$8097$new_n1077_
.sym 31927 $abc$8097$techmap\rx_from_ble.$procmux$1041_Y[0]_new_
.sym 31928 $abc$8097$new_n1081_
.sym 31929 from_ble[7]
.sym 31930 rx_from_ble.data_index[0]
.sym 31931 rx_from_ble.data_index[1]
.sym 31932 rx_from_ble.data_index[2]
.sym 31933 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 31934 $abc$8097$new_n1077_
.sym 31935 from_ble[2]
.sym 31936 $abc$8097$techmap$techmap\rx_from_ble.$procmux$950.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 31938 wb_mem_dat[1]
.sym 31939 from_ble[1]
.sym 31940 recieve
.sym 31942 $abc$8097$techmap\rx_from_ble.$procmux$1048_Y[1]_new_
.sym 31943 rx_from_ble.state[1]
.sym 31944 rx_from_ble.state[0]
.sym 31946 wb_mem_dat[3]
.sym 31947 from_ble[3]
.sym 31948 recieve
.sym 31950 wb_mem_dat[2]
.sym 31951 from_ble[2]
.sym 31952 recieve
.sym 31954 wb_mem_dat[4]
.sym 31955 from_ble[4]
.sym 31956 recieve
.sym 31958 wb_mem_dat[5]
.sym 31959 from_ble[5]
.sym 31960 recieve
.sym 31962 wb_mem_dat[0]
.sym 31963 from_ble[0]
.sym 31964 recieve
.sym 31966 rx_done
.sym 31967 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 31968 rx_from_ble.state[0]
.sym 31969 rx_from_ble.state[1]
.sym 31970 rx_from_ble.state[0]
.sym 31971 rx_from_ble.state[1]
.sym 31974 $abc$8097$new_n1077_
.sym 31975 from_ble[4]
.sym 31976 $abc$8097$techmap$techmap\rx_from_ble.$procmux$911.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 31978 rx_from_ble.data_index[1]
.sym 31979 rx_from_ble.data_index[2]
.sym 31980 rx_from_ble.data_index[0]
.sym 31981 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 31982 from_ble[1]
.sym 31983 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 31984 $abc$8097$new_n1090_
.sym 31985 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 31986 $abc$8097$new_n1077_
.sym 31987 from_ble[1]
.sym 31988 $abc$8097$techmap$techmap\rx_from_ble.$procmux$971.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 31990 rx_from_ble.state[0]
.sym 31991 rx_from_ble.state[1]
.sym 31994 from_ble[4]
.sym 31995 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 31996 $abc$8097$new_n1096_
.sym 31997 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 31998 rx_from_ble.data_index[0]
.sym 31999 rx_from_ble.data_index[1]
.sym 32000 rx_from_ble.data_index[2]
.sym 32001 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 32002 $abc$8097$ram.we[0]_new_
.sym 32003 $abc$8097$auto$rtlil.cc:1874:Eq$1417
.sym 32006 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 32007 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[15]
.sym 32010 wb_mem_dat[0]
.sym 32014 servant.timer.mtimecmp[28]
.sym 32018 $abc$8097$auto$memory_bram.cc:960:replace_cell$1434
.sym 32019 $abc$8097$auto$memory_bram.cc:922:replace_cell$1433[15]
.sym 32022 servant.wb_timer_rdt[1]
.sym 32023 servant.timer.mtimecmp[1]
.sym 32024 servant.wb_timer_rdt[24]
.sym 32025 servant.timer.mtimecmp[24]
.sym 32026 $abc$8097$auto$memory_bram.cc:922:replace_cell$1420[15]
.sym 32027 $abc$8097$auto$memory_bram.cc:960:replace_cell$1421
.sym 32028 $abc$8097$auto$memory_bram.cc:960:replace_cell$1395
.sym 32029 $abc$8097$auto$memory_bram.cc:922:replace_cell$1394[15]
.sym 32030 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[31]_new_
.sym 32031 $abc$8097$auto$memory_bram.cc:983:replace_cell$1573.B_AND_S[63]_new_
.sym 32032 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$4911[2]_new_inv_
.sym 32033 $abc$8097$new_n1452_
.sym 32034 $abc$8097$ram.we[0]_new_
.sym 32035 $abc$8097$auto$rtlil.cc:1874:Eq$1443
.sym 32038 recieve
.sym 32039 wb_mem_dat[29]
.sym 32042 $abc$8097$auto$memory_bram.cc:960:replace_cell$1408
.sym 32043 $abc$8097$auto$memory_bram.cc:922:replace_cell$1407[13]
.sym 32046 $abc$8097$new_n1038_
.sym 32047 $abc$8097$new_n1040_
.sym 32048 $abc$8097$new_n1041_
.sym 32054 $abc$8097$auto$memory_bram.cc:960:replace_cell$1460
.sym 32055 $abc$8097$auto$memory_bram.cc:922:replace_cell$1459[15]
.sym 32056 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 32057 $abc$8097$auto$memory_bram.cc:922:replace_cell$1446[15]
.sym 32058 q$SB_IO_OUT
.sym 32062 servant.wb_timer_rdt[28]
.sym 32063 servant.timer.mtimecmp[28]
.sym 32064 $abc$8097$new_n1039_
.sym 32066 wb_mem_dat[15]
.sym 32067 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 32068 servant.wb_dbus_ack
.sym 32070 wb_mem_dat[16]
.sym 32071 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 32072 servant.wb_dbus_ack
.sym 32074 servant.mdu_rs1[30]
.sym 32075 $abc$8097$ram.o_wb_rdt[15]_new_inv_
.sym 32076 servant.wb_timer_rdt[15]
.sym 32077 servant.mdu_rs1[31]
.sym 32078 $abc$8097$ram.we[0]_new_
.sym 32079 $abc$8097$auto$rtlil.cc:1874:Eq$1456
.sym 32085 wb_mem_dat[29]
.sym 32086 servant.mdu_rs1[30]
.sym 32087 wb_mem_rdt[14]
.sym 32088 servant.wb_timer_rdt[14]
.sym 32089 servant.mdu_rs1[31]
.sym 32093 servant.wb_timer_rdt[15]
.sym 32094 recieve
.sym 32095 wb_mem_dat[15]
.sym 32098 wb_mem_dat[17]
.sym 32102 servant.timer.mtimecmp[20]
.sym 32106 recieve
.sym 32107 wb_mem_dat[18]
.sym 32110 wb_mem_dat[18]
.sym 32114 wb_mem_dat[28]
.sym 32118 recieve
.sym 32119 wb_mem_dat[24]
.sym 32122 wb_mem_dat[16]
.sym 32126 wb_mem_dat[19]
.sym 32130 servant.wb_timer_rdt[20]
.sym 32131 servant.timer.mtimecmp[20]
.sym 32132 servant.wb_timer_rdt[22]
.sym 32133 servant.timer.mtimecmp[22]
.sym 32134 wb_mem_dat[18]
.sym 32135 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 32136 servant.wb_dbus_ack
.sym 32138 recieve
.sym 32139 wb_mem_dat[19]
.sym 32146 servant.timer.mtimecmp[22]
.sym 32150 servant.mdu_rs1[30]
.sym 32151 $abc$8097$ram.o_wb_rdt[17]_new_inv_
.sym 32152 servant.wb_timer_rdt[17]
.sym 32153 servant.mdu_rs1[31]
.sym 32154 wb_mem_dat[19]
.sym 32155 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 32156 servant.wb_dbus_ack
.sym 32158 recieve
.sym 32159 wb_mem_dat[28]
.sym 32162 $abc$8097$auto$memory_bram.cc:960:replace_cell$1447
.sym 32163 $abc$8097$auto$memory_bram.cc:922:replace_cell$1537[6]
.sym 32166 servant.mdu_rs1[30]
.sym 32167 $abc$8097$ram.o_wb_rdt[28]_new_inv_
.sym 32168 servant.wb_timer_rdt[28]
.sym 32169 servant.mdu_rs1[31]
.sym 32182 wb_mem_dat[29]
.sym 32183 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 32184 servant.wb_dbus_ack
.sym 32193 adr[6]
.sym 32194 servant.mdu_rs1[30]
.sym 32195 $abc$8097$ram.o_wb_rdt[25]_new_inv_
.sym 32196 servant.wb_timer_rdt[25]
.sym 32197 servant.mdu_rs1[31]
.sym 32198 servant.mdu_rs1[30]
.sym 32199 $abc$8097$ram.o_wb_rdt[27]_new_inv_
.sym 32200 servant.wb_timer_rdt[27]
.sym 32201 servant.mdu_rs1[31]
.sym 32202 wb_mem_dat[27]
.sym 32203 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 32204 servant.wb_dbus_ack
.sym 32206 recieve
.sym 32207 wb_mem_dat[27]
.sym 32210 wb_mem_dat[26]
.sym 32211 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 32212 servant.wb_dbus_ack
.sym 32214 wb_mem_dat[28]
.sym 32215 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 32216 servant.wb_dbus_ack
.sym 32218 recieve
.sym 32219 wb_mem_dat[26]
.sym 32222 servant.mdu_rs1[30]
.sym 32223 wb_mem_rdt[26]
.sym 32224 servant.wb_timer_rdt[26]
.sym 32225 servant.mdu_rs1[31]
.sym 32226 servant.mdu_rs1[30]
.sym 32227 $abc$8097$ram.o_wb_rdt[19]_new_inv_
.sym 32228 servant.wb_timer_rdt[19]
.sym 32229 servant.mdu_rs1[31]
.sym 32238 wb_mem_dat[20]
.sym 32242 wb_mem_dat[22]
.sym 32282 wb_mem_dat[20]
.sym 32283 $abc$8097$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 32284 servant.wb_dbus_ack
.sym 32294 servant.timer.mtimecmp[7]
.sym 32323 servant.wb_timer_rdt[0]
.sym 32324 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[0]
.sym 32327 servant.wb_timer_rdt[1]
.sym 32328 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[1]
.sym 32331 servant.wb_timer_rdt[2]
.sym 32332 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[2]
.sym 32335 servant.wb_timer_rdt[3]
.sym 32336 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[3]
.sym 32339 servant.wb_timer_rdt[4]
.sym 32340 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[4]
.sym 32343 servant.wb_timer_rdt[5]
.sym 32344 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[5]
.sym 32347 servant.wb_timer_rdt[6]
.sym 32348 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[6]
.sym 32351 servant.wb_timer_rdt[7]
.sym 32352 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[7]
.sym 32355 servant.wb_timer_rdt[8]
.sym 32356 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[8]
.sym 32359 servant.wb_timer_rdt[9]
.sym 32360 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[9]
.sym 32363 servant.wb_timer_rdt[10]
.sym 32364 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[10]
.sym 32367 servant.wb_timer_rdt[11]
.sym 32368 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[11]
.sym 32371 servant.wb_timer_rdt[12]
.sym 32372 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[12]
.sym 32375 servant.wb_timer_rdt[13]
.sym 32376 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[13]
.sym 32379 servant.wb_timer_rdt[14]
.sym 32380 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[14]
.sym 32383 servant.wb_timer_rdt[15]
.sym 32384 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[15]
.sym 32387 servant.wb_timer_rdt[16]
.sym 32388 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[16]
.sym 32391 servant.wb_timer_rdt[17]
.sym 32392 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[17]
.sym 32395 servant.wb_timer_rdt[18]
.sym 32396 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[18]
.sym 32399 servant.wb_timer_rdt[19]
.sym 32400 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[19]
.sym 32403 servant.wb_timer_rdt[20]
.sym 32404 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[20]
.sym 32407 servant.wb_timer_rdt[21]
.sym 32408 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[21]
.sym 32411 servant.wb_timer_rdt[22]
.sym 32412 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[22]
.sym 32415 servant.wb_timer_rdt[23]
.sym 32416 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[23]
.sym 32419 servant.wb_timer_rdt[24]
.sym 32420 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[24]
.sym 32423 servant.wb_timer_rdt[25]
.sym 32424 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[25]
.sym 32427 servant.wb_timer_rdt[26]
.sym 32428 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[26]
.sym 32431 servant.wb_timer_rdt[27]
.sym 32432 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[27]
.sym 32435 servant.wb_timer_rdt[28]
.sym 32436 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[28]
.sym 32439 servant.wb_timer_rdt[29]
.sym 32440 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[29]
.sym 32443 servant.wb_timer_rdt[30]
.sym 32444 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[30]
.sym 32447 servant.wb_timer_rdt[31]
.sym 32448 $abc$8097$auto$alumacc.cc:474:replace_alu$1312.BB[31]
.sym 32453 $nextpnr_ICESTORM_LC_4$I3
.sym 32454 wb_mem_dat[10]
.sym 32458 servant.timer.mtimecmp[10]
.sym 32462 wb_mem_dat[7]
.sym 32466 $abc$8097$auto$dff2dffe.cc:158:make_patterns_logic$6023
.sym 32470 servant.wb_timer_rdt[11]
.sym 32471 servant.timer.mtimecmp[11]
.sym 32472 servant.wb_timer_rdt[10]
.sym 32473 servant.timer.mtimecmp[10]
.sym 32474 rx_from_ble.data_index[2]
.sym 32475 rx_from_ble.data_index[1]
.sym 32476 rx_from_ble.data_index[0]
.sym 32477 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 32478 servant.timer.mtimecmp[11]
.sym 32482 from_ble[3]
.sym 32483 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 32484 $abc$8097$new_n1117_
.sym 32485 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 32486 from_ble[0]
.sym 32487 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 32488 $abc$8097$new_n1093_
.sym 32489 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 32490 from_ble[5]
.sym 32491 $abc$8097$auto$ice40_ffinit.cc:141:execute$7747
.sym 32492 $abc$8097$new_n1102_
.sym 32493 $abc$8097$auto$simplemap.cc:309:simplemap_lut$2094_new_
.sym 32494 rx_from_ble.data_index[0]
.sym 32495 rx_from_ble.data_index[1]
.sym 32496 rx_from_ble.data_index[2]
.sym 32497 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 32498 rx_from_ble.data_index[1]
.sym 32499 rx_from_ble.data_index[0]
.sym 32500 rx_from_ble.data_index[2]
.sym 32501 $abc$8097$auto$alumacc.cc:491:replace_alu$1327[6]
.sym 32502 $abc$8097$new_n1077_
.sym 32503 from_ble[3]
.sym 32504 $abc$8097$techmap$techmap\rx_from_ble.$procmux$930.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 32506 $abc$8097$new_n1077_
.sym 32507 from_ble[5]
.sym 32508 $abc$8097$techmap$techmap\rx_from_ble.$procmux$893.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 32510 $abc$8097$new_n1077_
.sym 32511 from_ble[0]
.sym 32512 $abc$8097$techmap$techmap\rx_from_ble.$procmux$993.$and$/usr/bin/../share/yosys/techmap.v:434$2215_Y_new_
.sym 32514 servant.wb_timer_rdt[7]
.sym 32515 servant.timer.mtimecmp[7]
.sym 32516 servant.wb_timer_rdt[29]
.sym 32517 servant.timer.mtimecmp[29]
.sym 32518 servant.timer.mtimecmp[11]
.sym 32519 servant.wb_timer_rdt[11]
.sym 32520 servant.wb_timer_rdt[9]
.sym 32521 servant.timer.mtimecmp[9]
.sym 32522 wb_mem_dat[11]
.sym 32526 wb_mem_dat[9]
.sym 32530 servant.timer.mtimecmp[13]
.sym 32534 servant.timer.mtimecmp[9]
.sym 32538 servant.timer.mtimecmp[29]
.sym 32542 servant.timer.mtimecmp[24]
.sym 32546 servant.timer.mtimecmp[21]
.sym 32550 wb_mem_dat[13]
.sym 32554 servant.timer.mtimecmp[15]
.sym 32558 servant.timer.mtimecmp[15]
.sym 32559 servant.wb_timer_rdt[15]
.sym 32560 servant.wb_timer_rdt[13]
.sym 32561 servant.timer.mtimecmp[13]
.sym 32562 wb_mem_dat[29]
.sym 32566 servant.timer.mtimecmp[14]
.sym 32570 clock_gen.pll.rst_reg[1]
.sym 32574 wb_mem_dat[24]
.sym 32578 servant.timer.mtimecmp[16]
.sym 32582 wb_mem_dat[14]
.sym 32586 servant.wb_timer_rdt[25]
.sym 32587 servant.timer.mtimecmp[25]
.sym 32588 $abc$8097$new_n1050_
.sym 32590 wb_mem_dat[15]
.sym 32594 servant.wb_timer_rdt[15]
.sym 32595 servant.timer.mtimecmp[15]
.sym 32596 servant.wb_timer_rdt[14]
.sym 32597 servant.timer.mtimecmp[14]
.sym 32598 servant.timer.mtimecmp[25]
.sym 32602 servant.timer.mtimecmp[18]
.sym 32606 servant.wb_timer_rdt[21]
.sym 32607 servant.timer.mtimecmp[21]
.sym 32608 $abc$8097$new_n1044_
.sym 32610 $abc$8097$new_n1768_
.sym 32611 $abc$8097$new_n1037_
.sym 32612 $abc$8097$new_n1043_
.sym 32613 $abc$8097$new_n1832_
.sym 32614 servant.timer.mtimecmp[19]
.sym 32618 servant.wb_timer_rdt[17]
.sym 32619 servant.timer.mtimecmp[17]
.sym 32620 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$3823[6]_new_
.sym 32621 $abc$8097$new_n1059_
.sym 32622 servant.wb_timer_rdt[18]
.sym 32623 servant.timer.mtimecmp[18]
.sym 32624 servant.wb_timer_rdt[19]
.sym 32625 servant.timer.mtimecmp[19]
.sym 32626 servant.wb_timer_rdt[30]
.sym 32627 servant.timer.mtimecmp[30]
.sym 32628 $abc$8097$new_n1770_
.sym 32629 $abc$8097$new_n1060_
.sym 32630 $abc$8097$auto$rtlil.cc:1835:ReduceAnd$1316_new_
.sym 32631 $abc$8097$auto$alumacc.cc:491:replace_alu$1314[31]
.sym 32634 $abc$8097$new_n1830_
.sym 32635 $abc$8097$new_n1831_
.sym 32636 $abc$8097$new_n1049_
.sym 32637 $abc$8097$new_n1056_
.sym 32638 servant.timer.mtimecmp[17]
.sym 32642 servant.wb_timer_rdt[31]
.sym 32643 servant.timer.mtimecmp[31]
.sym 32644 $abc$8097$new_n1057_
.sym 32650 servant.timer.mtimecmp[30]
.sym 32654 servant.timer.mtimecmp[31]
.sym 32658 $abc$8097$auto$simplemap.cc:127:simplemap_reduce$3823[2]_new_
.sym 32659 $abc$8097$new_n1052_
.sym 32660 $abc$8097$new_n1053_
.sym 32661 $abc$8097$new_n1054_
.sym 32662 servant.wb_timer_rdt[16]
.sym 32663 servant.timer.mtimecmp[16]
.sym 32664 servant.wb_timer_rdt[23]
.sym 32665 servant.timer.mtimecmp[23]
.sym 32670 servant.timer.mtimecmp[23]
.sym 32674 wb_mem_dat[31]
.sym 32678 wb_mem_dat[30]
.sym 32682 servant.timer.mtimecmp[26]
.sym 32686 servant.timer.mtimecmp[27]
.sym 32690 wb_mem_dat[21]
.sym 32694 wb_mem_dat[23]
.sym 32698 servant.wb_timer_rdt[26]
.sym 32699 servant.timer.mtimecmp[26]
.sym 32700 servant.wb_timer_rdt[27]
.sym 32701 servant.timer.mtimecmp[27]
.sym 32702 wb_mem_dat[26]
.sym 32718 wb_mem_dat[27]
.sym 32734 wb_mem_dat[25]
