
*** Running vivado
    with args -log clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source clock.tcl -notrace
Command: synth_design -top clock -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14364 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 362.406 ; gain = 100.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clock' [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/clock.vhd:16]
INFO: [Synth 8-3491] module 'divide' declared at 'D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/divide.vhd:6' bound to instance 'u1' of component 'divide' [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/clock.vhd:80]
INFO: [Synth 8-638] synthesizing module 'divide' [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/divide.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'divide' (1#1) [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/divide.vhd:13]
INFO: [Synth 8-3491] module 'count_60' declared at 'D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/count_60.vhd:6' bound to instance 'u2' of component 'count_60' [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/clock.vhd:81]
INFO: [Synth 8-638] synthesizing module 'count_60' [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/count_60.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'count_60' (2#1) [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/count_60.vhd:14]
INFO: [Synth 8-3491] module 'count_60' declared at 'D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/count_60.vhd:6' bound to instance 'u3' of component 'count_60' [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/clock.vhd:82]
INFO: [Synth 8-3491] module 'count_24' declared at 'D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/count_24.vhd:6' bound to instance 'u4' of component 'count_24' [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/clock.vhd:83]
INFO: [Synth 8-638] synthesizing module 'count_24' [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/count_24.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'count_24' (3#1) [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/count_24.vhd:14]
INFO: [Synth 8-3491] module 'two_four_trans' declared at 'D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/two_four_trans.vhd:6' bound to instance 'u5' of component 'two_four_trans' [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/clock.vhd:84]
INFO: [Synth 8-638] synthesizing module 'two_four_trans' [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/two_four_trans.vhd:16]
INFO: [Synth 8-226] default block is never used [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/two_four_trans.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'two_four_trans' (4#1) [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/two_four_trans.vhd:16]
INFO: [Synth 8-3491] module 'ring_bell' declared at 'D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/ring_bell.vhd:6' bound to instance 'u6' of component 'ring_bell' [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/clock.vhd:85]
INFO: [Synth 8-638] synthesizing module 'ring_bell' [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/ring_bell.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ring_bell' (5#1) [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/ring_bell.vhd:13]
INFO: [Synth 8-3491] module 'display' declared at 'D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/display.vhd:6' bound to instance 'u7' of component 'display' [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/clock.vhd:86]
INFO: [Synth 8-638] synthesizing module 'display' [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/display.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'display' (6#1) [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/display.vhd:13]
INFO: [Synth 8-3491] module 'output_trans' declared at 'D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/output_trans.vhd:11' bound to instance 'u8' of component 'output_trans' [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/clock.vhd:87]
INFO: [Synth 8-638] synthesizing module 'output_trans' [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/output_trans.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'output_trans' (7#1) [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/output_trans.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'clock' (8#1) [D:/vhdl/clock_vivado/clock_vivado.srcs/sources_1/new/clock.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.039 ; gain = 156.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.039 ; gain = 156.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.039 ; gain = 156.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc]
WARNING: [Vivado 12-584] No ports matched 'd(0)'. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd(1)'. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd(0)'. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd(1)'. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'enout(0)'. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'enout(1)'. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'enout(2)'. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'enout(3)'. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'enout(4)'. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'enout(5)'. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ledout1(0)'. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ledout1(1)'. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ledout1(2)'. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ledout1(3)'. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ledout1(4)'. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ledout1(5)'. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ledout1(6)'. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'reset_IBUF'. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vhdl/clock_vivado/clock_vivado.srcs/constrs_1/new/total_constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 809.688 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 809.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 809.688 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 809.688 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 809.688 ; gain = 548.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 809.688 ; gain = 548.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 809.688 ; gain = 548.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 809.688 ; gain = 548.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divide 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module count_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module count_24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module two_four_trans 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module output_trans 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 809.688 ; gain = 548.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 809.688 ; gain = 548.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 813.918 ; gain = 552.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 814.730 ; gain = 553.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 814.730 ; gain = 553.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 814.730 ; gain = 553.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 814.730 ; gain = 553.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 814.730 ; gain = 553.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 814.730 ; gain = 553.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 814.730 ; gain = 553.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     8|
|3     |LUT2 |     6|
|4     |LUT3 |    12|
|5     |LUT4 |    25|
|6     |LUT5 |    14|
|7     |LUT6 |    16|
|8     |FDCE |    26|
|9     |FDRE |    16|
|10    |IBUF |     6|
|11    |OBUF |    15|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   145|
|2     |  u1     |divide         |    27|
|3     |  u2     |count_60       |    28|
|4     |  u3     |count_60_0     |    22|
|5     |  u4     |count_24       |    20|
|6     |  u5     |two_four_trans |     3|
|7     |  u8     |output_trans   |    23|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 814.730 ; gain = 553.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 814.730 ; gain = 161.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 814.730 ; gain = 553.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 814.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 18 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 814.730 ; gain = 564.934
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 814.730 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/vhdl/clock_vivado/clock_vivado.runs/synth_3/clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clock_utilization_synth.rpt -pb clock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 20:23:27 2022...
