
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'vivado' on host 'lesc-server' (Linux_x86_64 version 4.15.0-88-generic) on Tue Mar 31 22:24:29 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/vivado/Fernando_main_seed/main_seed/sim/3'
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_pr[19C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project po[27C[2Kvivado_hls> open_project por[28C[2Kvivado_hls> open_project po[27C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Creating and opening project '/home/vivado/Fernando_main_seed/main_seed/sim/3/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_t[17C[2Kvivado_hls> set_top[19C[2Kvivado_hls> set_top [20C[2Kvivado_hls> set_top m[21C[2Kvivado_hls> set_top ma[22C[2Kvivado_hls> set_top mai[23C[2Kvivado_hls> set_top main[24C
[2Kvivado_hls> [12C[2Kvivado_hls> set_top main[24C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> open_project proj[29C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_projec[23C[2Kvivado_hls> open_proje[22C[2Kvivado_hls> open_proj[21C[2Kvivado_hls> open_pro[20C[2Kvivado_hls> open_pr[19C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_[17C[2Kvivado_hls> open[16C[2Kvivado_hls> ope[15C[2Kvivado_hls> op[14C[2Kvivado_hls> o[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> so[14C[2Kvivado_hls> sou[15C[2Kvivado_hls> sour[16C[2Kvivado_hls> sourc[17C[2Kvivado_hls> source[18C[2Kvivado_hls> source [19C[2Kvivado_hls> source s[20C[2Kvivado_hls> source sc[21C[2K
[35mscriptsRoot 
[0m[1;32mscan 
[0m
[2Kvivado_hls> source sc[21C[2Kvivado_hls> source sc.[22C
No match found.
[2Kvivado_hls> source sc.[22C[2Kvivado_hls> source sc[21C[2Kvivado_hls> source s[20C[2Kvivado_hls> source [19C[2Kvivado_hls> source[18C[2Kvivado_hls> sourc[17C[2Kvivado_hls> sour[16C[2Kvivado_hls> sou[15C[2Kvivado_hls> so[14C[2Kvivado_hls> s[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> so[14C[2Kvivado_hls> sou[15C[2Kvivado_hls> sour[16C[2Kvivado_hls> sourc[17C[2Kvivado_hls> source[18C[2Kvivado_hls> source [19C[2Kvivado_hls> source .[20C[2Kvivado_hls> source ..[21C[2Kvivado_hls> source ../[22C[2Kvivado_hls> source ../s[23C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/3/proj/sol'.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Error in linking the design.
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
extr_emscriptentestshello_123.c
proj
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> a[13C[2Kvivado_hls> ad[14C[2Kvivado_hls> add[15C[2Kvivado_hls> add [16C[2Kvivado_hls> add f[17C[2Kvivado_hls> add [16C[2Kvivado_hls> add[15C[2Kvivado_hls> add_[16C[2Kvivado_hls> add_f[17C[2Kvivado_hls> add_files[21C[2Kvivado_hls> add_files [22C[2Kvivado_hls> add_files e[23C[2K
[35menv 
err_msg 
errorCode 
errorInfo 
[0m[0mextr_emscriptentestshello_123.c 
[0m
[2Kvivado_hls> add_files e[23C[2Kvivado_hls> add_files ex[24C[2Kvivado_hls> add_files extr_emscriptentestshello_123.c[53C
INFO: [HLS 200-10] Adding design file 'extr_emscriptentestshello_123.c' to the project
[2Kvivado_hls> [12C[2Kvivado_hls> add_files extr_emscriptentestshello_123.c[53C[2Kvivado_hls> ls[14C[2Kvivado_hls> source ../sc.sh[27C
INFO: [HLS 200-10] Opening solution '/home/vivado/Fernando_main_seed/main_seed/sim/3/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_emscriptentestshello_123.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:01:03 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14927 ; free virtual = 44161
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:01:03 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14927 ; free virtual = 44161
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:01:05 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14927 ; free virtual = 44162
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:01:05 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14927 ; free virtual = 44162
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:01:05 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14913 ; free virtual = 44147
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:01:05 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14913 ; free virtual = 44147
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.2 seconds; current allocated memory: 95.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 95.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 95.361 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:06 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 14912 ; free virtual = 44147
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
[2Kvivado_hls> [12CINFO: [HLS 200-112] Total elapsed time: 69.24 seconds; peak allocated memory: 95.361 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Mar 31 22:25:38 2020...
