/* Generated by Yosys 0.9+3743 (git sha1 UNKNOWN, clang 7.0.1-8+deb10u2 -fPIC -Os) */

module register_file(clk, d_in, w_in, d_out);
  wire _01_;
  wire _02_;
  wire _03_;
  wire [6:0] _04_;
  wire _05_;
  wire [63:0] _06_;
  wire _07_;
  wire [63:0] _08_;
  wire _09_;
  wire [63:0] _10_;
  wire [191:0] _11_;
  wire _16_;
  wire _17_;
  wire [8191:0] _19_;
  wire [63:0] _20_;
  wire [8191:0] _21_;
  wire [8191:0] _22_;
  wire [63:0] _23_;
  input clk;
  input [23:0] d_in;
  output [191:0] d_out;
  wire [63:0] rd_port_b;
  input [71:0] w_in;
  reg [63:0] \$mem$\9744  [127:0];
  reg [63:0] \9744  [127:0];
  initial begin
    \9744 [0] = 64'h0000000000000000;
    \9744 [1] = 64'h0000000000000000;
    \9744 [2] = 64'h0000000000000000;
    \9744 [3] = 64'h0000000000000000;
    \9744 [4] = 64'h0000000000000000;
    \9744 [5] = 64'h0000000000000000;
    \9744 [6] = 64'h0000000000000000;
    \9744 [7] = 64'h0000000000000000;
    \9744 [8] = 64'h0000000000000000;
    \9744 [9] = 64'h0000000000000000;
    \9744 [10] = 64'h0000000000000000;
    \9744 [11] = 64'h0000000000000000;
    \9744 [12] = 64'h0000000000000000;
    \9744 [13] = 64'h0000000000000000;
    \9744 [14] = 64'h0000000000000000;
    \9744 [15] = 64'h0000000000000000;
    \9744 [16] = 64'h0000000000000000;
    \9744 [17] = 64'h0000000000000000;
    \9744 [18] = 64'h0000000000000000;
    \9744 [19] = 64'h0000000000000000;
    \9744 [20] = 64'h0000000000000000;
    \9744 [21] = 64'h0000000000000000;
    \9744 [22] = 64'h0000000000000000;
    \9744 [23] = 64'h0000000000000000;
    \9744 [24] = 64'h0000000000000000;
    \9744 [25] = 64'h0000000000000000;
    \9744 [26] = 64'h0000000000000000;
    \9744 [27] = 64'h0000000000000000;
    \9744 [28] = 64'h0000000000000000;
    \9744 [29] = 64'h0000000000000000;
    \9744 [30] = 64'h0000000000000000;
    \9744 [31] = 64'h0000000000000000;
    \9744 [32] = 64'h0000000000000000;
    \9744 [33] = 64'h0000000000000000;
    \9744 [34] = 64'h0000000000000000;
    \9744 [35] = 64'h0000000000000000;
    \9744 [36] = 64'h0000000000000000;
    \9744 [37] = 64'h0000000000000000;
    \9744 [38] = 64'h0000000000000000;
    \9744 [39] = 64'h0000000000000000;
    \9744 [40] = 64'h0000000000000000;
    \9744 [41] = 64'h0000000000000000;
    \9744 [42] = 64'h0000000000000000;
    \9744 [43] = 64'h0000000000000000;
    \9744 [44] = 64'h0000000000000000;
    \9744 [45] = 64'h0000000000000000;
    \9744 [46] = 64'h0000000000000000;
    \9744 [47] = 64'h0000000000000000;
    \9744 [48] = 64'h0000000000000000;
    \9744 [49] = 64'h0000000000000000;
    \9744 [50] = 64'h0000000000000000;
    \9744 [51] = 64'h0000000000000000;
    \9744 [52] = 64'h0000000000000000;
    \9744 [53] = 64'h0000000000000000;
    \9744 [54] = 64'h0000000000000000;
    \9744 [55] = 64'h0000000000000000;
    \9744 [56] = 64'h0000000000000000;
    \9744 [57] = 64'h0000000000000000;
    \9744 [58] = 64'h0000000000000000;
    \9744 [59] = 64'h0000000000000000;
    \9744 [60] = 64'h0000000000000000;
    \9744 [61] = 64'h0000000000000000;
    \9744 [62] = 64'h0000000000000000;
    \9744 [63] = 64'h0000000000000000;
    \9744 [64] = 64'h0000000000000000;
    \9744 [65] = 64'h0000000000000000;
    \9744 [66] = 64'h0000000000000000;
    \9744 [67] = 64'h0000000000000000;
    \9744 [68] = 64'h0000000000000000;
    \9744 [69] = 64'h0000000000000000;
    \9744 [70] = 64'h0000000000000000;
    \9744 [71] = 64'h0000000000000000;
    \9744 [72] = 64'h0000000000000000;
    \9744 [73] = 64'h0000000000000000;
    \9744 [74] = 64'h0000000000000000;
    \9744 [75] = 64'h0000000000000000;
    \9744 [76] = 64'h0000000000000000;
    \9744 [77] = 64'h0000000000000000;
    \9744 [78] = 64'h0000000000000000;
    \9744 [79] = 64'h0000000000000000;
    \9744 [80] = 64'h0000000000000000;
    \9744 [81] = 64'h0000000000000000;
    \9744 [82] = 64'h0000000000000000;
    \9744 [83] = 64'h0000000000000000;
    \9744 [84] = 64'h0000000000000000;
    \9744 [85] = 64'h0000000000000000;
    \9744 [86] = 64'h0000000000000000;
    \9744 [87] = 64'h0000000000000000;
    \9744 [88] = 64'h0000000000000000;
    \9744 [89] = 64'h0000000000000000;
    \9744 [90] = 64'h0000000000000000;
    \9744 [91] = 64'h0000000000000000;
    \9744 [92] = 64'h0000000000000000;
    \9744 [93] = 64'h0000000000000000;
    \9744 [94] = 64'h0000000000000000;
    \9744 [95] = 64'h0000000000000000;
    \9744 [96] = 64'h0000000000000000;
    \9744 [97] = 64'h0000000000000000;
    \9744 [98] = 64'h0000000000000000;
    \9744 [99] = 64'h0000000000000000;
    \9744 [100] = 64'h0000000000000000;
    \9744 [101] = 64'h0000000000000000;
    \9744 [102] = 64'h0000000000000000;
    \9744 [103] = 64'h0000000000000000;
    \9744 [104] = 64'h0000000000000000;
    \9744 [105] = 64'h0000000000000000;
    \9744 [106] = 64'h0000000000000000;
    \9744 [107] = 64'h0000000000000000;
    \9744 [108] = 64'h0000000000000000;
    \9744 [109] = 64'h0000000000000000;
    \9744 [110] = 64'h0000000000000000;
    \9744 [111] = 64'h0000000000000000;
    \9744 [112] = 64'h0000000000000000;
    \9744 [113] = 64'h0000000000000000;
    \9744 [114] = 64'h0000000000000000;
    \9744 [115] = 64'h0000000000000000;
    \9744 [116] = 64'h0000000000000000;
    \9744 [117] = 64'h0000000000000000;
    \9744 [118] = 64'h0000000000000000;
    \9744 [119] = 64'h0000000000000000;
    \9744 [120] = 64'h0000000000000000;
    \9744 [121] = 64'h0000000000000000;
    \9744 [122] = 64'h0000000000000000;
    \9744 [123] = 64'h0000000000000000;
    \9744 [124] = 64'h0000000000000000;
    \9744 [125] = 64'h0000000000000000;
    \9744 [126] = 64'h0000000000000000;
    \9744 [127] = 64'h0000000000000000;
  end
  always @(posedge clk) begin
    if (w_in[71]) \9744 [{ 1'h0, w_in[5:0] }] <= w_in[70:7];
  end
  assign _20_ = \9744 [{ 1'h0, d_in[22:17] }];
  assign rd_port_b = \9744 [_04_];
  assign _23_ = \9744 [{ 1'h0, d_in[6:1] }];
  assign _04_ = { 1'h0, d_in[14:9] };
  assign _05_ = { 1'h0, d_in[6:1] } == { 1'h0, w_in[5:0] };
  assign _06_ = _05_ ? w_in[70:7] : _23_;
  assign _07_ = _04_ == { 1'h0, w_in[5:0] };
  assign _08_ = _07_ ? w_in[70:7] : rd_port_b;
  assign _09_ = { 1'h0, d_in[22:17] } == { 1'h0, w_in[5:0] };
  assign _10_ = _09_ ? w_in[70:7] : _20_;
  assign _11_ = w_in[71] ? { _10_, _08_, _06_ } : { _20_, rd_port_b, _23_ };
  assign d_out = _11_;
endmodule
