// Seed: 3835846542
module module_0 (
    input id_0,
    output logic id_1
);
  type_4(
      id_0, 1, id_0, id_1, id_1
  );
  logic id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input id_9;
  output id_8;
  inout id_7;
  input id_6;
  inout id_5;
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_10 = 1'b0;
  logic id_11, id_12;
  logic id_13;
  assign id_4 = id_3;
  logic id_14;
  type_0 id_15 (
      .id_0({id_6#(.id_1(!id_1)), 1, 1, 1'd0, id_9, 1 - 1}),
      .id_2((1)),
      .id_3(1),
      .id_4(1)
  );
endmodule
