$date
	Tue Apr  3 22:50:39 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! D [3:0] $end
$var wire 4 " Q [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ dir $end
$var wire 1 % enb $end
$var wire 2 & modo [1:0] $end
$var wire 1 ' sIn $end
$var wire 1 ( sOut $end
$scope module prueba $end
$var reg 4 ) D [3:0] $end
$var reg 1 * clk $end
$var reg 1 + dir $end
$var reg 1 , enb $end
$var reg 2 - modo [1:0] $end
$var reg 1 . sIn $end
$upscope $end
$scope module registro $end
$var wire 4 / D [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ dir $end
$var wire 1 % enb $end
$var wire 2 0 modo [1:0] $end
$var wire 1 ' sIn $end
$var reg 4 1 Q [3:0] $end
$var reg 1 2 sOut $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x2
bx 1
b0 0
b1 /
1.
b0 -
1,
0+
0*
b1 )
x(
1'
b0 &
1%
0$
0#
bx "
b1 !
$end
#2
bx1 1
bx1 "
1*
1#
#4
0*
0#
#6
bx11 1
bx11 "
1*
1#
#8
0*
0#
#10
bx111 1
bx111 "
1*
1#
#12
0*
0#
#14
b1111 1
b1111 "
1*
1#
#16
b10 -
b10 &
b10 0
b101 )
b101 !
b101 /
0*
0#
#18
02
0(
b101 1
b101 "
1*
1#
#20
1+
1$
b0 -
b0 &
b0 0
0*
0#
#22
12
1(
b1010 1
b1010 "
1*
1#
#24
0*
0#
#26
02
0(
b1101 1
b1101 "
1*
1#
#28
0*
0#
#30
12
1(
b1110 1
b1110 "
1*
1#
#32
0*
0#
#34
02
0(
b1111 1
b1111 "
1*
1#
#36
b10 -
b10 &
b10 0
b110 )
b110 !
b110 /
0*
0#
#38
b110 1
b110 "
1*
1#
#40
0+
0$
b1 -
b1 &
b1 0
0*
0#
#42
b1100 1
b1100 "
1*
1#
#44
0*
0#
#46
b1001 1
b1001 "
1*
1#
#48
0*
0#
#50
b11 1
b11 "
1*
1#
#52
0*
0#
#54
b110 1
b110 "
1*
1#
#56
b10 -
b10 &
b10 0
b1001 )
b1001 !
b1001 /
0*
0#
#58
b1001 1
b1001 "
1*
1#
#60
1+
1$
b1 -
b1 &
b1 0
0*
0#
#62
b1100 1
b1100 "
1*
1#
#64
0*
0#
#66
b110 1
b110 "
1*
1#
#68
0*
0#
#70
b11 1
b11 "
1*
1#
#72
0*
0#
#74
b1001 1
b1001 "
1*
1#
#76
0*
0#
