xpm_cdc.sv,systemverilog,xil_defaultlib,E:/VIVADO_17_4/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../PCB_test.srcs/sources_1/ip/ila_1/hdl/verilog"
xpm_memory.sv,systemverilog,xil_defaultlib,E:/VIVADO_17_4/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../PCB_test.srcs/sources_1/ip/ila_1/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,E:/VIVADO_17_4/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../PCB_test.srcs/sources_1/ip/ila_1/hdl/verilog"
ila_1.v,verilog,xil_defaultlib,../../../../PCB_test.srcs/sources_1/ip/ila_1/sim/ila_1.v,incdir="../../../../PCB_test.srcs/sources_1/ip/ila_1/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
