Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 01:44:45 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_70_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 Delay1No8_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.960ns (32.075%)  route 2.033ns (67.925%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 6.847 - 4.000 ) 
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.463ns (routing 1.592ns, distribution 0.871ns)
  Clock Net Delay (Destination): 2.187ns (routing 1.446ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=5828, routed)        2.463     3.414    Delay1No8_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X163Y226       FDCE                                         r  Delay1No8_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y226       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.493 r  Delay1No8_instance/Y_reg[18]/Q
                         net (fo=4, routed)           0.506     3.999    Delay1No8_instance/Q[18]
    SLICE_X167Y215       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.148 r  Delay1No8_instance/geqOp_carry__0_i_15__0/O
                         net (fo=1, routed)           0.016     4.164    Sum10_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X167Y215       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.354 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.380    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X167Y216       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.432 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.212     4.644    Delay1No9_instance/CO[0]
    SLICE_X167Y218       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     4.712 f  Delay1No9_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.204     4.916    Delay1No8_instance/Y_reg[23]_0[0]
    SLICE_X167Y220       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.041 f  Delay1No8_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.209     5.250    Delay1No8_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X167Y216       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     5.338 f  Delay1No8_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.345     5.683    Delay1No8_instance/shiftVal__5[0]
    SLICE_X173Y215       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.733 r  Delay1No8_instance/shiftedFracY_d1[32]_i_3__0/O
                         net (fo=6, routed)           0.216     5.949    Delay1No8_instance/shiftedFracY_d1[32]_i_3__0_n_0
    SLICE_X171Y214       LUT4 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.159     6.108 r  Delay1No8_instance/shiftedFracY_d1[44]_i_1__0/O
                         net (fo=1, routed)           0.299     6.407    Sum10_1_impl_instance/FPAddSubOp_instance/Y_reg[22]_0
    SLICE_X171Y218       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X5Y3 (CLOCK_ROOT)    net (fo=5828, routed)        2.187     6.847    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X171Y218       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]/C
                         clock pessimism              0.472     7.319    
                         clock uncertainty           -0.035     7.283    
    SLICE_X171Y218       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     7.308    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[44]
  -------------------------------------------------------------------
                         required time                          7.308    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                  0.902    




