/*
 * Copyright (C) 2012 Alejandro Mery <amery@geeks.cl>
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */
#ifndef _SUNXI_PINCTRL_H
#define _SUNXI_PINCTRL_H

/* pin id = bank<<5 + port */
#define SUNXI_PIN_ID(B, N)	(((B)<<5) + (N)&0x1f)

#define SUNXI_PIN_BANK(V)	(((V)>>5)&0xf)
#define SUNXI_PIN_PORT(V)	((V)&0x1f)

/* traditional port names */
#define SUNXI_PA(N)	SUNXI_PIN_ID(0, N)
#define SUNXI_PB(N)	SUNXI_PIN_ID(1, N)
#define SUNXI_PC(N)	SUNXI_PIN_ID(2, N)
#define SUNXI_PD(N)	SUNXI_PIN_ID(3, N)
#define SUNXI_PE(N)	SUNXI_PIN_ID(4, N)
#define SUNXI_PF(N)	SUNXI_PIN_ID(5, N)
#define SUNXI_PG(N)	SUNXI_PIN_ID(6, N)
#define SUNXI_PH(N)	SUNXI_PIN_ID(7, N)
#define SUNXI_PI(N)	SUNXI_PIN_ID(8, N)

/* traditional pin names */
enum sunxi_pins {
	SUNXI_PA0 = 0x0,	/* Port A */
	SUNXI_PA1 = 0x1,
	SUNXI_PA2 = 0x2,
	SUNXI_PA3 = 0x3,
	SUNXI_PA4 = 0x4,
	SUNXI_PA5 = 0x5,
	SUNXI_PA6 = 0x6,
	SUNXI_PA7 = 0x7,
	SUNXI_PA8 = 0x8,
	SUNXI_PA9 = 0x9,
	SUNXI_PA10 = 0xa,
	SUNXI_PA11 = 0xb,
	SUNXI_PA12 = 0xc,
	SUNXI_PA13 = 0xd,
	SUNXI_PA14 = 0xe,
	SUNXI_PA15 = 0xf,
	SUNXI_PA16 = 0x10,
	SUNXI_PA17 = 0x11,
	SUNXI_PA18 = 0x12,
	SUNXI_PA19 = 0x13,
	SUNXI_PA20 = 0x14,
	SUNXI_PA21 = 0x15,
	SUNXI_PA22 = 0x16,
	SUNXI_PA23 = 0x17,
	SUNXI_PA24 = 0x18,
	SUNXI_PA25 = 0x19,
	SUNXI_PA26 = 0x1a,
	SUNXI_PA27 = 0x1b,
	SUNXI_PA28 = 0x1c,
	SUNXI_PA29 = 0x1d,
	SUNXI_PA30 = 0x1e,
	SUNXI_PA31 = 0x1f,
	SUNXI_PB0 = 0x20,	/* Port B */
	SUNXI_PB1 = 0x21,
	SUNXI_PB2 = 0x22,
	SUNXI_PB3 = 0x23,
	SUNXI_PB4 = 0x24,
	SUNXI_PB5 = 0x25,
	SUNXI_PB6 = 0x26,
	SUNXI_PB7 = 0x27,
	SUNXI_PB8 = 0x28,
	SUNXI_PB9 = 0x29,
	SUNXI_PB10 = 0x2a,
	SUNXI_PB11 = 0x2b,
	SUNXI_PB12 = 0x2c,
	SUNXI_PB13 = 0x2d,
	SUNXI_PB14 = 0x2e,
	SUNXI_PB15 = 0x2f,
	SUNXI_PB16 = 0x30,
	SUNXI_PB17 = 0x31,
	SUNXI_PB18 = 0x32,
	SUNXI_PB19 = 0x33,
	SUNXI_PB20 = 0x34,
	SUNXI_PB21 = 0x35,
	SUNXI_PB22 = 0x36,
	SUNXI_PB23 = 0x37,
	SUNXI_PB24 = 0x38,
	SUNXI_PB25 = 0x39,
	SUNXI_PB26 = 0x3a,
	SUNXI_PB27 = 0x3b,
	SUNXI_PB28 = 0x3c,
	SUNXI_PB29 = 0x3d,
	SUNXI_PB30 = 0x3e,
	SUNXI_PB31 = 0x3f,
	SUNXI_PC0 = 0x40,	/* Port C */
	SUNXI_PC1 = 0x41,
	SUNXI_PC2 = 0x42,
	SUNXI_PC3 = 0x43,
	SUNXI_PC4 = 0x44,
	SUNXI_PC5 = 0x45,
	SUNXI_PC6 = 0x46,
	SUNXI_PC7 = 0x47,
	SUNXI_PC8 = 0x48,
	SUNXI_PC9 = 0x49,
	SUNXI_PC10 = 0x4a,
	SUNXI_PC11 = 0x4b,
	SUNXI_PC12 = 0x4c,
	SUNXI_PC13 = 0x4d,
	SUNXI_PC14 = 0x4e,
	SUNXI_PC15 = 0x4f,
	SUNXI_PC16 = 0x50,
	SUNXI_PC17 = 0x51,
	SUNXI_PC18 = 0x52,
	SUNXI_PC19 = 0x53,
	SUNXI_PC20 = 0x54,
	SUNXI_PC21 = 0x55,
	SUNXI_PC22 = 0x56,
	SUNXI_PC23 = 0x57,
	SUNXI_PC24 = 0x58,
	SUNXI_PC25 = 0x59,
	SUNXI_PC26 = 0x5a,
	SUNXI_PC27 = 0x5b,
	SUNXI_PC28 = 0x5c,
	SUNXI_PC29 = 0x5d,
	SUNXI_PC30 = 0x5e,
	SUNXI_PC31 = 0x5f,
	SUNXI_PD0 = 0x60,	/* Port D */
	SUNXI_PD1 = 0x61,
	SUNXI_PD2 = 0x62,
	SUNXI_PD3 = 0x63,
	SUNXI_PD4 = 0x64,
	SUNXI_PD5 = 0x65,
	SUNXI_PD6 = 0x66,
	SUNXI_PD7 = 0x67,
	SUNXI_PD8 = 0x68,
	SUNXI_PD9 = 0x69,
	SUNXI_PD10 = 0x6a,
	SUNXI_PD11 = 0x6b,
	SUNXI_PD12 = 0x6c,
	SUNXI_PD13 = 0x6d,
	SUNXI_PD14 = 0x6e,
	SUNXI_PD15 = 0x6f,
	SUNXI_PD16 = 0x70,
	SUNXI_PD17 = 0x71,
	SUNXI_PD18 = 0x72,
	SUNXI_PD19 = 0x73,
	SUNXI_PD20 = 0x74,
	SUNXI_PD21 = 0x75,
	SUNXI_PD22 = 0x76,
	SUNXI_PD23 = 0x77,
	SUNXI_PD24 = 0x78,
	SUNXI_PD25 = 0x79,
	SUNXI_PD26 = 0x7a,
	SUNXI_PD27 = 0x7b,
	SUNXI_PD28 = 0x7c,
	SUNXI_PD29 = 0x7d,
	SUNXI_PD30 = 0x7e,
	SUNXI_PD31 = 0x7f,
	SUNXI_PE0 = 0x80,	/* Port E */
	SUNXI_PE1 = 0x81,
	SUNXI_PE2 = 0x82,
	SUNXI_PE3 = 0x83,
	SUNXI_PE4 = 0x84,
	SUNXI_PE5 = 0x85,
	SUNXI_PE6 = 0x86,
	SUNXI_PE7 = 0x87,
	SUNXI_PE8 = 0x88,
	SUNXI_PE9 = 0x89,
	SUNXI_PE10 = 0x8a,
	SUNXI_PE11 = 0x8b,
	SUNXI_PE12 = 0x8c,
	SUNXI_PE13 = 0x8d,
	SUNXI_PE14 = 0x8e,
	SUNXI_PE15 = 0x8f,
	SUNXI_PE16 = 0x90,
	SUNXI_PE17 = 0x91,
	SUNXI_PE18 = 0x92,
	SUNXI_PE19 = 0x93,
	SUNXI_PE20 = 0x94,
	SUNXI_PE21 = 0x95,
	SUNXI_PE22 = 0x96,
	SUNXI_PE23 = 0x97,
	SUNXI_PE24 = 0x98,
	SUNXI_PE25 = 0x99,
	SUNXI_PE26 = 0x9a,
	SUNXI_PE27 = 0x9b,
	SUNXI_PE28 = 0x9c,
	SUNXI_PE29 = 0x9d,
	SUNXI_PE30 = 0x9e,
	SUNXI_PE31 = 0x9f,
	SUNXI_PF0 = 0xa0,	/* Port F */
	SUNXI_PF1 = 0xa1,
	SUNXI_PF2 = 0xa2,
	SUNXI_PF3 = 0xa3,
	SUNXI_PF4 = 0xa4,
	SUNXI_PF5 = 0xa5,
	SUNXI_PF6 = 0xa6,
	SUNXI_PF7 = 0xa7,
	SUNXI_PF8 = 0xa8,
	SUNXI_PF9 = 0xa9,
	SUNXI_PF10 = 0xaa,
	SUNXI_PF11 = 0xab,
	SUNXI_PF12 = 0xac,
	SUNXI_PF13 = 0xad,
	SUNXI_PF14 = 0xae,
	SUNXI_PF15 = 0xaf,
	SUNXI_PF16 = 0xb0,
	SUNXI_PF17 = 0xb1,
	SUNXI_PF18 = 0xb2,
	SUNXI_PF19 = 0xb3,
	SUNXI_PF20 = 0xb4,
	SUNXI_PF21 = 0xb5,
	SUNXI_PF22 = 0xb6,
	SUNXI_PF23 = 0xb7,
	SUNXI_PF24 = 0xb8,
	SUNXI_PF25 = 0xb9,
	SUNXI_PF26 = 0xba,
	SUNXI_PF27 = 0xbb,
	SUNXI_PF28 = 0xbc,
	SUNXI_PF29 = 0xbd,
	SUNXI_PF30 = 0xbe,
	SUNXI_PF31 = 0xbf,
	SUNXI_PG0 = 0xc0,	/* Port G */
	SUNXI_PG1 = 0xc1,
	SUNXI_PG2 = 0xc2,
	SUNXI_PG3 = 0xc3,
	SUNXI_PG4 = 0xc4,
	SUNXI_PG5 = 0xc5,
	SUNXI_PG6 = 0xc6,
	SUNXI_PG7 = 0xc7,
	SUNXI_PG8 = 0xc8,
	SUNXI_PG9 = 0xc9,
	SUNXI_PG10 = 0xca,
	SUNXI_PG11 = 0xcb,
	SUNXI_PG12 = 0xcc,
	SUNXI_PG13 = 0xcd,
	SUNXI_PG14 = 0xce,
	SUNXI_PG15 = 0xcf,
	SUNXI_PG16 = 0xd0,
	SUNXI_PG17 = 0xd1,
	SUNXI_PG18 = 0xd2,
	SUNXI_PG19 = 0xd3,
	SUNXI_PG20 = 0xd4,
	SUNXI_PG21 = 0xd5,
	SUNXI_PG22 = 0xd6,
	SUNXI_PG23 = 0xd7,
	SUNXI_PG24 = 0xd8,
	SUNXI_PG25 = 0xd9,
	SUNXI_PG26 = 0xda,
	SUNXI_PG27 = 0xdb,
	SUNXI_PG28 = 0xdc,
	SUNXI_PG29 = 0xdd,
	SUNXI_PG30 = 0xde,
	SUNXI_PG31 = 0xdf,
	SUNXI_PH0 = 0xe0,	/* Port H */
	SUNXI_PH1 = 0xe1,
	SUNXI_PH2 = 0xe2,
	SUNXI_PH3 = 0xe3,
	SUNXI_PH4 = 0xe4,
	SUNXI_PH5 = 0xe5,
	SUNXI_PH6 = 0xe6,
	SUNXI_PH7 = 0xe7,
	SUNXI_PH8 = 0xe8,
	SUNXI_PH9 = 0xe9,
	SUNXI_PH10 = 0xea,
	SUNXI_PH11 = 0xeb,
	SUNXI_PH12 = 0xec,
	SUNXI_PH13 = 0xed,
	SUNXI_PH14 = 0xee,
	SUNXI_PH15 = 0xef,
	SUNXI_PH16 = 0xf0,
	SUNXI_PH17 = 0xf1,
	SUNXI_PH18 = 0xf2,
	SUNXI_PH19 = 0xf3,
	SUNXI_PH20 = 0xf4,
	SUNXI_PH21 = 0xf5,
	SUNXI_PH22 = 0xf6,
	SUNXI_PH23 = 0xf7,
	SUNXI_PH24 = 0xf8,
	SUNXI_PH25 = 0xf9,
	SUNXI_PH26 = 0xfa,
	SUNXI_PH27 = 0xfb,
	SUNXI_PH28 = 0xfc,
	SUNXI_PH29 = 0xfd,
	SUNXI_PH30 = 0xfe,
	SUNXI_PH31 = 0xff,
	SUNXI_PI0 = 0x100,	/* Port I */
	SUNXI_PI1 = 0x101,
	SUNXI_PI2 = 0x102,
	SUNXI_PI3 = 0x103,
	SUNXI_PI4 = 0x104,
	SUNXI_PI5 = 0x105,
	SUNXI_PI6 = 0x106,
	SUNXI_PI7 = 0x107,
	SUNXI_PI8 = 0x108,
	SUNXI_PI9 = 0x109,
	SUNXI_PI10 = 0x10a,
	SUNXI_PI11 = 0x10b,
	SUNXI_PI12 = 0x10c,
	SUNXI_PI13 = 0x10d,
	SUNXI_PI14 = 0x10e,
	SUNXI_PI15 = 0x10f,
	SUNXI_PI16 = 0x110,
	SUNXI_PI17 = 0x111,
	SUNXI_PI18 = 0x112,
	SUNXI_PI19 = 0x113,
	SUNXI_PI20 = 0x114,
	SUNXI_PI21 = 0x115,
	SUNXI_PI22 = 0x116,
	SUNXI_PI23 = 0x117,
	SUNXI_PI24 = 0x118,
	SUNXI_PI25 = 0x119,
	SUNXI_PI26 = 0x11a,
	SUNXI_PI27 = 0x11b,
	SUNXI_PI28 = 0x11c,
	SUNXI_PI29 = 0x11d,
	SUNXI_PI30 = 0x11e,
	SUNXI_PI31 = 0x11f,
};

/* pin value = func<<24 + dlevel<<16 + pull<<8 + val
 *
 * 0xff means "don't touch", negative counts as 0xff
 */
#define _SUNXI_PIN_CFG_SAFE(V)	(((V) < 0) ? 0xff : (V)&0xff)

#define SUNXI_PIN_CFG(F, L, P, V)	(_SUNXI_PIN_CFG_SAFE(F)<<24 | \
					 _SUNXI_PIN_CFG_SAFE(L)<<16 | \
					 _SUNXI_PIN_CFG_SAFE(P)<<8 | \
					 _SUNXI_PIN_CFG_SAFE(V))

#define SUNXI_PIN_CFG_FUNC(V)	((V)>>24)
#define SUNXI_PIN_CFG_DLVL(V)	(((V)>>16)&0xff)
#define SUNXI_PIN_CFG_PULL(V)	(((V)>>8)&0xff)
#define SUNXI_PIN_CFG_VAL(V)	((V)&0xff)

#endif
