#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 12 18:48:57 2024
# Process ID: 18916
# Current directory: C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.runs/synth_1
# Command line: vivado.exe -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.runs/synth_1/system_wrapper.vds
# Journal file: C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/AES_HLS_ECE1155/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/pacel/Documents/Spring_2023/ECE_1195/git/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.cache/ip 
Command: synth_design -top system_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19376 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 409.113 ; gain = 103.996
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'system' declared at 'C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:1504' bound to instance 'system_i' of component 'system' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'system' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'ACCEL_imp_40QSQS' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:31]
INFO: [Synth 8-3491] module 'system_aes128_encrypt_block_0_0' declared at 'C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.runs/synth_1/.Xil/Vivado-18916-pacel-windows/realtime/system_aes128_encrypt_block_0_0_stub.vhdl:5' bound to instance 'aes128_encrypt_block_0' of component 'system_aes128_encrypt_block_0_0' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:85]
INFO: [Synth 8-638] synthesizing module 'system_aes128_encrypt_block_0_0' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.runs/synth_1/.Xil/Vivado-18916-pacel-windows/realtime/system_aes128_encrypt_block_0_0_stub.vhdl:31]
INFO: [Synth 8-256] done synthesizing module 'ACCEL_imp_40QSQS' (1#1) [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:31]
INFO: [Synth 8-638] synthesizing module 'SYSTEM_imp_14R3B5I' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:710]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:711]
INFO: [Synth 8-3491] module 'system_AXI_DMA_0' declared at 'C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.runs/synth_1/.Xil/Vivado-18916-pacel-windows/realtime/system_AXI_DMA_0_stub.vhdl:5' bound to instance 'AXI_DMA' of component 'system_AXI_DMA_0' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:1166]
INFO: [Synth 8-638] synthesizing module 'system_AXI_DMA_0' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.runs/synth_1/.Xil/Vivado-18916-pacel-windows/realtime/system_AXI_DMA_0_stub.vhdl:75]
INFO: [Synth 8-3491] module 'system_IRQ_CONCAT_0' declared at 'c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/ip/system_IRQ_CONCAT_0/synth/system_IRQ_CONCAT_0.v:58' bound to instance 'IRQ_CONCAT' of component 'system_IRQ_CONCAT_0' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:1232]
INFO: [Synth 8-6157] synthesizing module 'system_IRQ_CONCAT_0' [c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/ip/system_IRQ_CONCAT_0/synth/system_IRQ_CONCAT_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (2#1) [c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_IRQ_CONCAT_0' (3#1) [c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/ip/system_IRQ_CONCAT_0/synth/system_IRQ_CONCAT_0.v:58]
INFO: [Synth 8-3491] module 'system_PL2PS_AXI_0' declared at 'C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.runs/synth_1/.Xil/Vivado-18916-pacel-windows/realtime/system_PL2PS_AXI_0_stub.vhdl:5' bound to instance 'PL2PS_AXI' of component 'system_PL2PS_AXI_0' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:1238]
INFO: [Synth 8-638] synthesizing module 'system_PL2PS_AXI_0' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.runs/synth_1/.Xil/Vivado-18916-pacel-windows/realtime/system_PL2PS_AXI_0_stub.vhdl:79]
INFO: [Synth 8-638] synthesizing module 'system_PS2PL_AXI_0' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:488]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1NEUEMI' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:176]
INFO: [Synth 8-3491] module 'system_auto_pc_0' declared at 'C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.runs/synth_1/.Xil/Vivado-18916-pacel-windows/realtime/system_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'system_auto_pc_0' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:356]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.runs/synth_1/.Xil/Vivado-18916-pacel-windows/realtime/system_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1NEUEMI' (4#1) [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'system_PS2PL_AXI_0' (5#1) [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:488]
INFO: [Synth 8-3491] module 'system_PS7_0' declared at 'C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.runs/synth_1/.Xil/Vivado-18916-pacel-windows/realtime/system_PS7_0_stub.vhdl:5' bound to instance 'PS7' of component 'system_PS7_0' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:1372]
INFO: [Synth 8-638] synthesizing module 'system_PS7_0' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.runs/synth_1/.Xil/Vivado-18916-pacel-windows/realtime/system_PS7_0_stub.vhdl:122]
INFO: [Synth 8-3491] module 'system_PSR_0' declared at 'C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.runs/synth_1/.Xil/Vivado-18916-pacel-windows/realtime/system_PSR_0_stub.vhdl:5' bound to instance 'PSR' of component 'system_PSR_0' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:1486]
INFO: [Synth 8-638] synthesizing module 'system_PSR_0' [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.runs/synth_1/.Xil/Vivado-18916-pacel-windows/realtime/system_PSR_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'SYSTEM_imp_14R3B5I' (6#1) [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:710]
INFO: [Synth 8-256] done synthesizing module 'system' (7#1) [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/synth/system.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (8#1) [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/hdl/system_wrapper.vhd:40]
WARNING: [Synth 8-3331] design s00_couplers_imp_1NEUEMI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1NEUEMI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design system_PS2PL_AXI_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design system_PS2PL_AXI_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 467.809 ; gain = 162.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 467.809 ; gain = 162.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 467.809 ; gain = 162.691
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/ip/system_aes128_encrypt_block_0_0/system_aes128_encrypt_block_0_0/system_aes128_encrypt_block_0_0_in_context.xdc] for cell 'system_i/ACCEL/aes128_encrypt_block_0'
Finished Parsing XDC File [c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/ip/system_aes128_encrypt_block_0_0/system_aes128_encrypt_block_0_0/system_aes128_encrypt_block_0_0_in_context.xdc] for cell 'system_i/ACCEL/aes128_encrypt_block_0'
Parsing XDC File [c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/ip/system_AXI_DMA_0/system_AXI_DMA_0/system_AXI_DMA_0_in_context.xdc] for cell 'system_i/SYSTEM/AXI_DMA'
Finished Parsing XDC File [c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/ip/system_AXI_DMA_0/system_AXI_DMA_0/system_AXI_DMA_0_in_context.xdc] for cell 'system_i/SYSTEM/AXI_DMA'
Parsing XDC File [c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/ip/system_PL2PS_AXI_0/system_PL2PS_AXI_0/system_PL2PS_AXI_0_in_context.xdc] for cell 'system_i/SYSTEM/PL2PS_AXI'
Finished Parsing XDC File [c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/ip/system_PL2PS_AXI_0/system_PL2PS_AXI_0/system_PL2PS_AXI_0_in_context.xdc] for cell 'system_i/SYSTEM/PL2PS_AXI'
Parsing XDC File [c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0/system_auto_pc_0_in_context.xdc] for cell 'system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/ip/system_PS7_0/system_PS7_0/system_PS7_0_in_context.xdc] for cell 'system_i/SYSTEM/PS7'
Finished Parsing XDC File [c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/ip/system_PS7_0/system_PS7_0/system_PS7_0_in_context.xdc] for cell 'system_i/SYSTEM/PS7'
Parsing XDC File [c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/ip/system_PSR_0/system_PSR_0/system_PSR_0_in_context.xdc] for cell 'system_i/SYSTEM/PSR'
Finished Parsing XDC File [c:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.srcs/sources_1/bd/system/ip/system_PSR_0/system_PSR_0/system_PSR_0_in_context.xdc] for cell 'system_i/SYSTEM/PSR'
Sourcing Tcl File [C:/Users/pacel/Documents/Spring_2023/ECE_1195/git/system.tcl]
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "system".
 [C:/Users/pacel/Documents/Spring_2023/ECE_1195/git/system.tcl:113]
ERROR: [BD_TCL-114] Design <system> already exists in your project, please set the variable <design_name> to another value.
 [C:/Users/pacel/Documents/Spring_2023/ECE_1195/git/system.tcl:115]
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  xilinx.com:hls:aes128_encrypt_block_hw:1.0 xilinx.com:ip:axi_dma:7.1 xilinx.com:ip:xlconcat:2.1 xilinx.com:ip:smartconnect:1.0 xilinx.com:ip:processing_system7:5.5 xilinx.com:ip:proc_sys_reset:5.0  .
 [C:/Users/pacel/Documents/Spring_2023/ECE_1195/git/system.tcl:125]
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design. [C:/Users/pacel/Documents/Spring_2023/ECE_1195/git/system.tcl:1163]
CRITICAL WARNING: [Common 17-1548] Command failed: ERROR: [Common 17-39] 'get_bd_cells' failed due to earlier errors.
 [C:/Users/pacel/Documents/Spring_2023/ECE_1195/git/system.tcl:1163]
Finished Sourcing Tcl File [C:/Users/pacel/Documents/Spring_2023/ECE_1195/git/system.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/pacel/Documents/Spring_2023/ECE_1195/git/system.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/pacel/Documents/Spring_2024/ECE1155/hardware-encryption/ECE1155_Term_Report/ECE1155_Term_Report.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 758.844 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 36 Warnings, 1 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Project 1-581] Command stopped due to earlier errors.
INFO: [Common 17-206] Exiting Vivado at Fri Apr 12 18:49:26 2024...
