// Seed: 1509260670
module module_0 (
    output wor id_0,
    output uwire id_1,
    input tri0 id_2,
    output wor id_3,
    input uwire id_4,
    output uwire id_5,
    input wire id_6,
    output tri1 id_7,
    output wor id_8,
    output supply0 id_9,
    input wand id_10,
    input tri0 id_11,
    input wor id_12,
    output tri0 id_13,
    input uwire id_14
);
  assign id_3 = 1;
  wire id_16;
  assign id_1 = 1 ? id_13++ : id_2;
endmodule
module module_1 (
    output tri   id_0,
    input  wand  id_1,
    output uwire id_2,
    input  wand  id_3,
    output tri1  id_4
);
  wire id_6;
  wire id_7;
  module_0(
      id_0, id_2, id_3, id_2, id_3, id_0, id_1, id_0, id_2, id_4, id_3, id_1, id_1, id_0, id_1
  );
  wire id_8;
endmodule
