Starting Add_compare_select_unit testbench...
TestCase 0: Initialize signals
Time: 15000
| i_BM_0: 00 | i_BM_1: 00 | i_BM_2: 00 | i_BM_3: 00 |
| i_PM_0: 00 | i_PM_1: 11 | i_PM_2: 11 | i_PM_3: 11 |
| o_PM_0: 00 | o_PM_1: 11 | o_PM_2: 00 | o_PM_3: 11 |
| t_oPM_0: 00 | t_oPM_1: 11 | t_oPM_2: 00 | t_oPM_3: 11 |
-> PASS
=====================================
Time: 45000
| i_BM_0: 00 | i_BM_1: 00 | i_BM_2: 00 | i_BM_3: 00 |
| i_PM_0: 00 | i_PM_1: 00 | i_PM_2: 00 | i_PM_3: 00 |
| o_PM_0: 00 | o_PM_1: 00 | o_PM_2: 00 | o_PM_3: 00 |
| t_oPM_0: 00 | t_oPM_1: 00 | t_oPM_2: 00 | t_oPM_3: 00 |
-> PASS
=====================================
=====================================
TestCase 1: All inputs are equal
Time: 65000
| i_BM_0: 01 | i_BM_1: 01 | i_BM_2: 01 | i_BM_3: 01 |
| i_PM_0: 00 | i_PM_1: 00 | i_PM_2: 00 | i_PM_3: 00 |
| o_PM_0: 00 | o_PM_1: 00 | o_PM_2: 00 | o_PM_3: 00 |
| t_oPM_0: 01 | t_oPM_1: 01 | t_oPM_2: 01 | t_oPM_3: 01 |
-> FAIL
=====================================
TestCase 2: Different values
Time: 85000
| i_BM_0: 00 | i_BM_1: 01 | i_BM_2: 10 | i_BM_3: 11 |
| i_PM_0: 00 | i_PM_1: 00 | i_PM_2: 00 | i_PM_3: 00 |
| o_PM_0: 00 | o_PM_1: 00 | o_PM_2: 00 | o_PM_3: 00 |
| t_oPM_0: 00 | t_oPM_1: 01 | t_oPM_2: 00 | t_oPM_3: 01 |
-> FAIL
=====================================
TestCase 3: Random test cases
Time: 105000
| i_BM_0: 00 | i_BM_1: 00 | i_BM_2: 10 | i_BM_3: 00 |
| i_PM_0: 00 | i_PM_1: 00 | i_PM_2: 00 | i_PM_3: 00 |
| o_PM_0: 00 | o_PM_1: 00 | o_PM_2: 00 | o_PM_3: 00 |
| t_oPM_0: 00 | t_oPM_1: 00 | t_oPM_2: 00 | t_oPM_3: 00 |
-> PASS
=====================================
Time: 125000
| i_BM_0: 00 | i_BM_1: 00 | i_BM_2: 10 | i_BM_3: 00 |
| i_PM_0: 00 | i_PM_1: 00 | i_PM_2: 00 | i_PM_3: 00 |
| o_PM_0: 00 | o_PM_1: 00 | o_PM_2: 00 | o_PM_3: 00 |
| t_oPM_0: 00 | t_oPM_1: 00 | t_oPM_2: 00 | t_oPM_3: 00 |
-> PASS
=====================================
Time: 145000
| i_BM_0: 11 | i_BM_1: 11 | i_BM_2: 01 | i_BM_3: 01 |
| i_PM_0: 00 | i_PM_1: 00 | i_PM_2: 00 | i_PM_3: 00 |
| o_PM_0: 00 | o_PM_1: 00 | o_PM_2: 00 | o_PM_3: 00 |
| t_oPM_0: 01 | t_oPM_1: 01 | t_oPM_2: 01 | t_oPM_3: 01 |
-> FAIL
=====================================
Time: 165000
| i_BM_0: 01 | i_BM_1: 10 | i_BM_2: 10 | i_BM_3: 01 |
| i_PM_0: 00 | i_PM_1: 00 | i_PM_2: 00 | i_PM_3: 00 |
| o_PM_0: 00 | o_PM_1: 00 | o_PM_2: 00 | o_PM_3: 00 |
| t_oPM_0: 01 | t_oPM_1: 10 | t_oPM_2: 01 | t_oPM_3: 10 |
-> FAIL
=====================================
Time: 185000
| i_BM_0: 10 | i_BM_1: 10 | i_BM_2: 01 | i_BM_3: 00 |
| i_PM_0: 00 | i_PM_1: 00 | i_PM_2: 00 | i_PM_3: 00 |
| o_PM_0: 00 | o_PM_1: 00 | o_PM_2: 00 | o_PM_3: 00 |
| t_oPM_0: 00 | t_oPM_1: 01 | t_oPM_2: 00 | t_oPM_3: 01 |
-> FAIL
=====================================
Simulation finished.
=====================================
- tb_acsu.sv:215: Verilog $finish
