// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module DNN_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        temp_input_address0,
        temp_input_ce0,
        temp_input_q0,
        temp_input_address1,
        temp_input_ce1,
        temp_input_q1,
        temp_input_address2,
        temp_input_ce2,
        temp_input_q2,
        temp_input_address3,
        temp_input_ce3,
        temp_input_q3,
        temp_input_address4,
        temp_input_ce4,
        temp_input_q4,
        temp_input_address5,
        temp_input_ce5,
        temp_input_q5,
        temp_input_address6,
        temp_input_ce6,
        temp_input_q6,
        temp_input_address7,
        temp_input_ce7,
        temp_input_q7,
        temp_input_address8,
        temp_input_ce8,
        temp_input_q8,
        conv1_output_address0,
        conv1_output_ce0,
        conv1_output_we0,
        conv1_output_d0,
        grp_fu_1472_p_din0,
        grp_fu_1472_p_din1,
        grp_fu_1472_p_opcode,
        grp_fu_1472_p_dout0,
        grp_fu_1472_p_ce,
        grp_fu_1476_p_din0,
        grp_fu_1476_p_din1,
        grp_fu_1476_p_opcode,
        grp_fu_1476_p_dout0,
        grp_fu_1476_p_ce,
        grp_fu_1480_p_din0,
        grp_fu_1480_p_din1,
        grp_fu_1480_p_opcode,
        grp_fu_1480_p_dout0,
        grp_fu_1480_p_ce,
        grp_fu_1484_p_din0,
        grp_fu_1484_p_din1,
        grp_fu_1484_p_opcode,
        grp_fu_1484_p_dout0,
        grp_fu_1484_p_ce,
        grp_fu_1488_p_din0,
        grp_fu_1488_p_din1,
        grp_fu_1488_p_opcode,
        grp_fu_1488_p_dout0,
        grp_fu_1488_p_ce,
        grp_fu_1492_p_din0,
        grp_fu_1492_p_din1,
        grp_fu_1492_p_opcode,
        grp_fu_1492_p_dout0,
        grp_fu_1492_p_ce,
        grp_fu_1496_p_din0,
        grp_fu_1496_p_din1,
        grp_fu_1496_p_opcode,
        grp_fu_1496_p_dout0,
        grp_fu_1496_p_ce,
        grp_fu_1500_p_din0,
        grp_fu_1500_p_din1,
        grp_fu_1500_p_opcode,
        grp_fu_1500_p_dout0,
        grp_fu_1500_p_ce,
        grp_fu_1504_p_din0,
        grp_fu_1504_p_din1,
        grp_fu_1504_p_opcode,
        grp_fu_1504_p_dout0,
        grp_fu_1504_p_ce,
        grp_fu_1508_p_din0,
        grp_fu_1508_p_din1,
        grp_fu_1508_p_dout0,
        grp_fu_1508_p_ce,
        grp_fu_1512_p_din0,
        grp_fu_1512_p_din1,
        grp_fu_1512_p_dout0,
        grp_fu_1512_p_ce,
        grp_fu_1516_p_din0,
        grp_fu_1516_p_din1,
        grp_fu_1516_p_dout0,
        grp_fu_1516_p_ce,
        grp_fu_1520_p_din0,
        grp_fu_1520_p_din1,
        grp_fu_1520_p_dout0,
        grp_fu_1520_p_ce,
        grp_fu_1524_p_din0,
        grp_fu_1524_p_din1,
        grp_fu_1524_p_dout0,
        grp_fu_1524_p_ce,
        grp_fu_1528_p_din0,
        grp_fu_1528_p_din1,
        grp_fu_1528_p_dout0,
        grp_fu_1528_p_ce,
        grp_fu_1532_p_din0,
        grp_fu_1532_p_din1,
        grp_fu_1532_p_dout0,
        grp_fu_1532_p_ce,
        grp_fu_1536_p_din0,
        grp_fu_1536_p_din1,
        grp_fu_1536_p_dout0,
        grp_fu_1536_p_ce,
        grp_fu_1540_p_din0,
        grp_fu_1540_p_din1,
        grp_fu_1540_p_dout0,
        grp_fu_1540_p_ce,
        grp_fu_1544_p_din0,
        grp_fu_1544_p_din1,
        grp_fu_1544_p_opcode,
        grp_fu_1544_p_dout0,
        grp_fu_1544_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] temp_input_address0;
output   temp_input_ce0;
input  [31:0] temp_input_q0;
output  [6:0] temp_input_address1;
output   temp_input_ce1;
input  [31:0] temp_input_q1;
output  [6:0] temp_input_address2;
output   temp_input_ce2;
input  [31:0] temp_input_q2;
output  [6:0] temp_input_address3;
output   temp_input_ce3;
input  [31:0] temp_input_q3;
output  [6:0] temp_input_address4;
output   temp_input_ce4;
input  [31:0] temp_input_q4;
output  [6:0] temp_input_address5;
output   temp_input_ce5;
input  [31:0] temp_input_q5;
output  [6:0] temp_input_address6;
output   temp_input_ce6;
input  [31:0] temp_input_q6;
output  [6:0] temp_input_address7;
output   temp_input_ce7;
input  [31:0] temp_input_q7;
output  [6:0] temp_input_address8;
output   temp_input_ce8;
input  [31:0] temp_input_q8;
output  [5:0] conv1_output_address0;
output   conv1_output_ce0;
output   conv1_output_we0;
output  [31:0] conv1_output_d0;
output  [31:0] grp_fu_1472_p_din0;
output  [31:0] grp_fu_1472_p_din1;
output  [1:0] grp_fu_1472_p_opcode;
input  [31:0] grp_fu_1472_p_dout0;
output   grp_fu_1472_p_ce;
output  [31:0] grp_fu_1476_p_din0;
output  [31:0] grp_fu_1476_p_din1;
output  [1:0] grp_fu_1476_p_opcode;
input  [31:0] grp_fu_1476_p_dout0;
output   grp_fu_1476_p_ce;
output  [31:0] grp_fu_1480_p_din0;
output  [31:0] grp_fu_1480_p_din1;
output  [1:0] grp_fu_1480_p_opcode;
input  [31:0] grp_fu_1480_p_dout0;
output   grp_fu_1480_p_ce;
output  [31:0] grp_fu_1484_p_din0;
output  [31:0] grp_fu_1484_p_din1;
output  [1:0] grp_fu_1484_p_opcode;
input  [31:0] grp_fu_1484_p_dout0;
output   grp_fu_1484_p_ce;
output  [31:0] grp_fu_1488_p_din0;
output  [31:0] grp_fu_1488_p_din1;
output  [1:0] grp_fu_1488_p_opcode;
input  [31:0] grp_fu_1488_p_dout0;
output   grp_fu_1488_p_ce;
output  [31:0] grp_fu_1492_p_din0;
output  [31:0] grp_fu_1492_p_din1;
output  [1:0] grp_fu_1492_p_opcode;
input  [31:0] grp_fu_1492_p_dout0;
output   grp_fu_1492_p_ce;
output  [31:0] grp_fu_1496_p_din0;
output  [31:0] grp_fu_1496_p_din1;
output  [1:0] grp_fu_1496_p_opcode;
input  [31:0] grp_fu_1496_p_dout0;
output   grp_fu_1496_p_ce;
output  [31:0] grp_fu_1500_p_din0;
output  [31:0] grp_fu_1500_p_din1;
output  [1:0] grp_fu_1500_p_opcode;
input  [31:0] grp_fu_1500_p_dout0;
output   grp_fu_1500_p_ce;
output  [31:0] grp_fu_1504_p_din0;
output  [31:0] grp_fu_1504_p_din1;
output  [1:0] grp_fu_1504_p_opcode;
input  [31:0] grp_fu_1504_p_dout0;
output   grp_fu_1504_p_ce;
output  [31:0] grp_fu_1508_p_din0;
output  [31:0] grp_fu_1508_p_din1;
input  [31:0] grp_fu_1508_p_dout0;
output   grp_fu_1508_p_ce;
output  [31:0] grp_fu_1512_p_din0;
output  [31:0] grp_fu_1512_p_din1;
input  [31:0] grp_fu_1512_p_dout0;
output   grp_fu_1512_p_ce;
output  [31:0] grp_fu_1516_p_din0;
output  [31:0] grp_fu_1516_p_din1;
input  [31:0] grp_fu_1516_p_dout0;
output   grp_fu_1516_p_ce;
output  [31:0] grp_fu_1520_p_din0;
output  [31:0] grp_fu_1520_p_din1;
input  [31:0] grp_fu_1520_p_dout0;
output   grp_fu_1520_p_ce;
output  [31:0] grp_fu_1524_p_din0;
output  [31:0] grp_fu_1524_p_din1;
input  [31:0] grp_fu_1524_p_dout0;
output   grp_fu_1524_p_ce;
output  [31:0] grp_fu_1528_p_din0;
output  [31:0] grp_fu_1528_p_din1;
input  [31:0] grp_fu_1528_p_dout0;
output   grp_fu_1528_p_ce;
output  [31:0] grp_fu_1532_p_din0;
output  [31:0] grp_fu_1532_p_din1;
input  [31:0] grp_fu_1532_p_dout0;
output   grp_fu_1532_p_ce;
output  [31:0] grp_fu_1536_p_din0;
output  [31:0] grp_fu_1536_p_din1;
input  [31:0] grp_fu_1536_p_dout0;
output   grp_fu_1536_p_ce;
output  [31:0] grp_fu_1540_p_din0;
output  [31:0] grp_fu_1540_p_din1;
input  [31:0] grp_fu_1540_p_dout0;
output   grp_fu_1540_p_ce;
output  [31:0] grp_fu_1544_p_din0;
output  [31:0] grp_fu_1544_p_din1;
output  [4:0] grp_fu_1544_p_opcode;
input  [0:0] grp_fu_1544_p_dout0;
output   grp_fu_1544_p_ce;

reg ap_idle;
reg temp_input_ce0;
reg temp_input_ce1;
reg temp_input_ce2;
reg temp_input_ce3;
reg temp_input_ce4;
reg temp_input_ce5;
reg temp_input_ce6;
reg temp_input_ce7;
reg temp_input_ce8;
reg conv1_output_ce0;
reg conv1_output_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln24_fu_332_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] add_ln33_fu_528_p2;
reg   [5:0] add_ln33_reg_728;
reg   [5:0] add_ln33_reg_728_pp0_iter1_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter2_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter3_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter4_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter5_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter6_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter7_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter8_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter9_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter10_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter11_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter12_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter13_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter14_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter15_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter16_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter17_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter18_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter19_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter20_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter21_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter22_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter23_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter24_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter25_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter26_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter27_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter28_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter29_reg;
reg   [5:0] add_ln33_reg_728_pp0_iter30_reg;
reg   [31:0] temp_input_load_2_reg_773;
reg   [31:0] temp_input_load_2_reg_773_pp0_iter2_reg;
reg   [31:0] temp_input_load_2_reg_773_pp0_iter3_reg;
reg   [31:0] temp_input_load_2_reg_773_pp0_iter4_reg;
reg   [31:0] temp_input_load_2_reg_773_pp0_iter5_reg;
reg   [31:0] temp_input_load_2_reg_773_pp0_iter6_reg;
reg   [31:0] temp_input_load_3_reg_778;
reg   [31:0] temp_input_load_3_reg_778_pp0_iter2_reg;
reg   [31:0] temp_input_load_3_reg_778_pp0_iter3_reg;
reg   [31:0] temp_input_load_3_reg_778_pp0_iter4_reg;
reg   [31:0] temp_input_load_3_reg_778_pp0_iter5_reg;
reg   [31:0] temp_input_load_3_reg_778_pp0_iter6_reg;
reg   [31:0] temp_input_load_3_reg_778_pp0_iter7_reg;
reg   [31:0] temp_input_load_3_reg_778_pp0_iter8_reg;
reg   [31:0] temp_input_load_3_reg_778_pp0_iter9_reg;
reg   [31:0] temp_input_load_4_reg_783;
reg   [31:0] temp_input_load_4_reg_783_pp0_iter2_reg;
reg   [31:0] temp_input_load_4_reg_783_pp0_iter3_reg;
reg   [31:0] temp_input_load_4_reg_783_pp0_iter4_reg;
reg   [31:0] temp_input_load_4_reg_783_pp0_iter5_reg;
reg   [31:0] temp_input_load_4_reg_783_pp0_iter6_reg;
reg   [31:0] temp_input_load_4_reg_783_pp0_iter7_reg;
reg   [31:0] temp_input_load_4_reg_783_pp0_iter8_reg;
reg   [31:0] temp_input_load_4_reg_783_pp0_iter9_reg;
reg   [31:0] temp_input_load_4_reg_783_pp0_iter10_reg;
reg   [31:0] temp_input_load_4_reg_783_pp0_iter11_reg;
reg   [31:0] temp_input_load_4_reg_783_pp0_iter12_reg;
reg   [31:0] temp_input_load_5_reg_788;
reg   [31:0] temp_input_load_5_reg_788_pp0_iter2_reg;
reg   [31:0] temp_input_load_5_reg_788_pp0_iter3_reg;
reg   [31:0] temp_input_load_5_reg_788_pp0_iter4_reg;
reg   [31:0] temp_input_load_5_reg_788_pp0_iter5_reg;
reg   [31:0] temp_input_load_5_reg_788_pp0_iter6_reg;
reg   [31:0] temp_input_load_5_reg_788_pp0_iter7_reg;
reg   [31:0] temp_input_load_5_reg_788_pp0_iter8_reg;
reg   [31:0] temp_input_load_5_reg_788_pp0_iter9_reg;
reg   [31:0] temp_input_load_5_reg_788_pp0_iter10_reg;
reg   [31:0] temp_input_load_5_reg_788_pp0_iter11_reg;
reg   [31:0] temp_input_load_5_reg_788_pp0_iter12_reg;
reg   [31:0] temp_input_load_5_reg_788_pp0_iter13_reg;
reg   [31:0] temp_input_load_5_reg_788_pp0_iter14_reg;
reg   [31:0] temp_input_load_5_reg_788_pp0_iter15_reg;
reg   [31:0] temp_input_load_6_reg_793;
reg   [31:0] temp_input_load_6_reg_793_pp0_iter2_reg;
reg   [31:0] temp_input_load_6_reg_793_pp0_iter3_reg;
reg   [31:0] temp_input_load_6_reg_793_pp0_iter4_reg;
reg   [31:0] temp_input_load_6_reg_793_pp0_iter5_reg;
reg   [31:0] temp_input_load_6_reg_793_pp0_iter6_reg;
reg   [31:0] temp_input_load_6_reg_793_pp0_iter7_reg;
reg   [31:0] temp_input_load_6_reg_793_pp0_iter8_reg;
reg   [31:0] temp_input_load_6_reg_793_pp0_iter9_reg;
reg   [31:0] temp_input_load_6_reg_793_pp0_iter10_reg;
reg   [31:0] temp_input_load_6_reg_793_pp0_iter11_reg;
reg   [31:0] temp_input_load_6_reg_793_pp0_iter12_reg;
reg   [31:0] temp_input_load_6_reg_793_pp0_iter13_reg;
reg   [31:0] temp_input_load_6_reg_793_pp0_iter14_reg;
reg   [31:0] temp_input_load_6_reg_793_pp0_iter15_reg;
reg   [31:0] temp_input_load_6_reg_793_pp0_iter16_reg;
reg   [31:0] temp_input_load_6_reg_793_pp0_iter17_reg;
reg   [31:0] temp_input_load_6_reg_793_pp0_iter18_reg;
reg   [31:0] temp_input_load_7_reg_798;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter2_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter3_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter4_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter5_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter6_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter7_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter8_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter9_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter10_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter11_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter12_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter13_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter14_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter15_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter16_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter17_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter18_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter19_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter20_reg;
reg   [31:0] temp_input_load_7_reg_798_pp0_iter21_reg;
reg   [31:0] temp_input_load_8_reg_803;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter2_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter3_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter4_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter5_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter6_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter7_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter8_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter9_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter10_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter11_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter12_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter13_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter14_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter15_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter16_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter17_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter18_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter19_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter20_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter21_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter22_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter23_reg;
reg   [31:0] temp_input_load_8_reg_803_pp0_iter24_reg;
reg   [31:0] mul21_i_reg_808;
reg   [31:0] mul21_i_0_1_reg_813;
reg   [31:0] mul21_i_0_1_reg_813_pp0_iter3_reg;
reg   [31:0] mul21_i_0_1_reg_813_pp0_iter4_reg;
reg   [31:0] mul21_i_0_1_reg_813_pp0_iter5_reg;
reg   [31:0] sum_1_reg_818;
reg   [31:0] sum_1_0_1_reg_823;
reg   [31:0] mul21_i_0_2_reg_828;
reg   [31:0] sum_1_0_2_reg_833;
reg   [31:0] mul21_i_1_reg_838;
reg   [31:0] sum_1_1_reg_843;
reg   [31:0] mul21_i_1_1_reg_848;
reg   [31:0] sum_1_1_1_reg_853;
reg   [31:0] mul21_i_1_2_reg_858;
reg   [31:0] sum_1_1_2_reg_863;
reg   [31:0] mul21_i_2_reg_868;
reg   [31:0] sum_1_2_reg_873;
reg   [31:0] mul21_i_2_1_reg_878;
reg   [31:0] sum_1_2_1_reg_883;
reg   [31:0] mul21_i_2_2_reg_888;
reg   [31:0] sum_1_2_2_reg_893;
reg   [31:0] sum_1_2_2_reg_893_pp0_iter30_reg;
wire   [63:0] zext_ln29_5_fu_501_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln29_6_fu_512_p1;
wire   [63:0] zext_ln29_7_fu_523_p1;
wire   [63:0] zext_ln29_9_fu_550_p1;
wire   [63:0] zext_ln29_10_fu_561_p1;
wire   [63:0] zext_ln29_11_fu_572_p1;
wire   [63:0] zext_ln29_13_fu_593_p1;
wire   [63:0] zext_ln29_14_fu_604_p1;
wire   [63:0] zext_ln29_15_fu_615_p1;
wire   [63:0] zext_ln33_fu_635_p1;
reg   [3:0] j_fu_82;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_j_load;
wire   [3:0] add_ln29_fu_534_p2;
reg   [3:0] i_fu_86;
reg   [3:0] ap_sig_allocacmp_i_1;
wire   [3:0] select_ln24_1_fu_361_p3;
reg   [6:0] indvar_flatten10_fu_90;
reg   [6:0] ap_sig_allocacmp_indvar_flatten10_load;
wire   [6:0] add_ln24_1_fu_338_p2;
wire   [0:0] icmp_ln25_fu_347_p2;
wire   [3:0] empty_fu_326_p2;
wire   [2:0] trunc_ln29_fu_369_p1;
wire   [4:0] tmp_fu_389_p3;
wire   [6:0] p_shl_cast_fu_381_p3;
wire   [6:0] zext_ln29_fu_397_p1;
wire   [3:0] p_mid1_fu_407_p2;
wire   [3:0] select_ln24_2_fu_413_p3;
wire   [4:0] tmp_9_fu_429_p3;
wire   [6:0] p_shl2_cast_fu_421_p3;
wire   [6:0] zext_ln29_1_fu_437_p1;
wire   [3:0] select_ln24_3_fu_447_p3;
wire   [3:0] add_ln24_fu_455_p2;
wire   [4:0] tmp_20_fu_469_p3;
wire   [6:0] tmp_s_fu_461_p3;
wire   [6:0] zext_ln29_2_fu_477_p1;
wire   [3:0] select_ln24_fu_353_p3;
wire   [6:0] add_ln29_2_fu_401_p2;
wire   [6:0] zext_ln29_4_fu_491_p1;
wire   [6:0] add_ln29_5_fu_495_p2;
wire   [6:0] add_ln29_3_fu_441_p2;
wire   [6:0] add_ln29_6_fu_506_p2;
wire   [6:0] add_ln29_4_fu_481_p2;
wire   [6:0] add_ln29_7_fu_517_p2;
wire   [5:0] p_shl_cast1_fu_373_p3;
wire   [5:0] zext_ln29_3_fu_487_p1;
wire   [6:0] zext_ln29_8_fu_540_p1;
wire   [6:0] add_ln29_8_fu_544_p2;
wire   [6:0] add_ln29_9_fu_555_p2;
wire   [6:0] add_ln29_10_fu_566_p2;
wire   [3:0] add_ln29_1_fu_577_p2;
wire   [6:0] zext_ln29_12_fu_583_p1;
wire   [6:0] add_ln29_11_fu_587_p2;
wire   [6:0] add_ln29_12_fu_598_p2;
wire   [6:0] add_ln29_13_fu_609_p2;
wire   [31:0] bitcast_ln7_fu_639_p1;
wire   [7:0] tmp_1_fu_642_p4;
wire   [22:0] trunc_ln7_fu_652_p1;
wire   [0:0] icmp_ln7_1_fu_662_p2;
wire   [0:0] icmp_ln7_fu_656_p2;
wire   [0:0] or_ln7_fu_668_p2;
wire   [0:0] and_ln7_fu_674_p2;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_done_reg = 1'b0;
end

DNN_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter30_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln24_fu_332_p2 == 1'd0))) begin
            i_fu_86 <= select_ln24_1_fu_361_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_86 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln24_fu_332_p2 == 1'd0))) begin
            indvar_flatten10_fu_90 <= add_ln24_1_fu_338_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten10_fu_90 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln24_fu_332_p2 == 1'd0))) begin
            j_fu_82 <= add_ln29_fu_534_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_82 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln24_fu_332_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln33_reg_728 <= add_ln33_fu_528_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln33_reg_728_pp0_iter10_reg <= add_ln33_reg_728_pp0_iter9_reg;
        add_ln33_reg_728_pp0_iter11_reg <= add_ln33_reg_728_pp0_iter10_reg;
        add_ln33_reg_728_pp0_iter12_reg <= add_ln33_reg_728_pp0_iter11_reg;
        add_ln33_reg_728_pp0_iter13_reg <= add_ln33_reg_728_pp0_iter12_reg;
        add_ln33_reg_728_pp0_iter14_reg <= add_ln33_reg_728_pp0_iter13_reg;
        add_ln33_reg_728_pp0_iter15_reg <= add_ln33_reg_728_pp0_iter14_reg;
        add_ln33_reg_728_pp0_iter16_reg <= add_ln33_reg_728_pp0_iter15_reg;
        add_ln33_reg_728_pp0_iter17_reg <= add_ln33_reg_728_pp0_iter16_reg;
        add_ln33_reg_728_pp0_iter18_reg <= add_ln33_reg_728_pp0_iter17_reg;
        add_ln33_reg_728_pp0_iter19_reg <= add_ln33_reg_728_pp0_iter18_reg;
        add_ln33_reg_728_pp0_iter20_reg <= add_ln33_reg_728_pp0_iter19_reg;
        add_ln33_reg_728_pp0_iter21_reg <= add_ln33_reg_728_pp0_iter20_reg;
        add_ln33_reg_728_pp0_iter22_reg <= add_ln33_reg_728_pp0_iter21_reg;
        add_ln33_reg_728_pp0_iter23_reg <= add_ln33_reg_728_pp0_iter22_reg;
        add_ln33_reg_728_pp0_iter24_reg <= add_ln33_reg_728_pp0_iter23_reg;
        add_ln33_reg_728_pp0_iter25_reg <= add_ln33_reg_728_pp0_iter24_reg;
        add_ln33_reg_728_pp0_iter26_reg <= add_ln33_reg_728_pp0_iter25_reg;
        add_ln33_reg_728_pp0_iter27_reg <= add_ln33_reg_728_pp0_iter26_reg;
        add_ln33_reg_728_pp0_iter28_reg <= add_ln33_reg_728_pp0_iter27_reg;
        add_ln33_reg_728_pp0_iter29_reg <= add_ln33_reg_728_pp0_iter28_reg;
        add_ln33_reg_728_pp0_iter2_reg <= add_ln33_reg_728_pp0_iter1_reg;
        add_ln33_reg_728_pp0_iter30_reg <= add_ln33_reg_728_pp0_iter29_reg;
        add_ln33_reg_728_pp0_iter3_reg <= add_ln33_reg_728_pp0_iter2_reg;
        add_ln33_reg_728_pp0_iter4_reg <= add_ln33_reg_728_pp0_iter3_reg;
        add_ln33_reg_728_pp0_iter5_reg <= add_ln33_reg_728_pp0_iter4_reg;
        add_ln33_reg_728_pp0_iter6_reg <= add_ln33_reg_728_pp0_iter5_reg;
        add_ln33_reg_728_pp0_iter7_reg <= add_ln33_reg_728_pp0_iter6_reg;
        add_ln33_reg_728_pp0_iter8_reg <= add_ln33_reg_728_pp0_iter7_reg;
        add_ln33_reg_728_pp0_iter9_reg <= add_ln33_reg_728_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        mul21_i_0_1_reg_813 <= grp_fu_1512_p_dout0;
        mul21_i_0_1_reg_813_pp0_iter3_reg <= mul21_i_0_1_reg_813;
        mul21_i_0_1_reg_813_pp0_iter4_reg <= mul21_i_0_1_reg_813_pp0_iter3_reg;
        mul21_i_0_1_reg_813_pp0_iter5_reg <= mul21_i_0_1_reg_813_pp0_iter4_reg;
        mul21_i_0_2_reg_828 <= grp_fu_1516_p_dout0;
        mul21_i_1_1_reg_848 <= grp_fu_1524_p_dout0;
        mul21_i_1_2_reg_858 <= grp_fu_1528_p_dout0;
        mul21_i_1_reg_838 <= grp_fu_1520_p_dout0;
        mul21_i_2_1_reg_878 <= grp_fu_1536_p_dout0;
        mul21_i_2_2_reg_888 <= grp_fu_1540_p_dout0;
        mul21_i_2_reg_868 <= grp_fu_1532_p_dout0;
        mul21_i_reg_808 <= grp_fu_1508_p_dout0;
        sum_1_0_1_reg_823 <= grp_fu_1476_p_dout0;
        sum_1_0_2_reg_833 <= grp_fu_1480_p_dout0;
        sum_1_1_1_reg_853 <= grp_fu_1488_p_dout0;
        sum_1_1_2_reg_863 <= grp_fu_1492_p_dout0;
        sum_1_1_reg_843 <= grp_fu_1484_p_dout0;
        sum_1_2_1_reg_883 <= grp_fu_1500_p_dout0;
        sum_1_2_2_reg_893 <= grp_fu_1504_p_dout0;
        sum_1_2_2_reg_893_pp0_iter30_reg <= sum_1_2_2_reg_893;
        sum_1_2_reg_873 <= grp_fu_1496_p_dout0;
        sum_1_reg_818 <= grp_fu_1472_p_dout0;
        temp_input_load_2_reg_773_pp0_iter2_reg <= temp_input_load_2_reg_773;
        temp_input_load_2_reg_773_pp0_iter3_reg <= temp_input_load_2_reg_773_pp0_iter2_reg;
        temp_input_load_2_reg_773_pp0_iter4_reg <= temp_input_load_2_reg_773_pp0_iter3_reg;
        temp_input_load_2_reg_773_pp0_iter5_reg <= temp_input_load_2_reg_773_pp0_iter4_reg;
        temp_input_load_2_reg_773_pp0_iter6_reg <= temp_input_load_2_reg_773_pp0_iter5_reg;
        temp_input_load_3_reg_778_pp0_iter2_reg <= temp_input_load_3_reg_778;
        temp_input_load_3_reg_778_pp0_iter3_reg <= temp_input_load_3_reg_778_pp0_iter2_reg;
        temp_input_load_3_reg_778_pp0_iter4_reg <= temp_input_load_3_reg_778_pp0_iter3_reg;
        temp_input_load_3_reg_778_pp0_iter5_reg <= temp_input_load_3_reg_778_pp0_iter4_reg;
        temp_input_load_3_reg_778_pp0_iter6_reg <= temp_input_load_3_reg_778_pp0_iter5_reg;
        temp_input_load_3_reg_778_pp0_iter7_reg <= temp_input_load_3_reg_778_pp0_iter6_reg;
        temp_input_load_3_reg_778_pp0_iter8_reg <= temp_input_load_3_reg_778_pp0_iter7_reg;
        temp_input_load_3_reg_778_pp0_iter9_reg <= temp_input_load_3_reg_778_pp0_iter8_reg;
        temp_input_load_4_reg_783_pp0_iter10_reg <= temp_input_load_4_reg_783_pp0_iter9_reg;
        temp_input_load_4_reg_783_pp0_iter11_reg <= temp_input_load_4_reg_783_pp0_iter10_reg;
        temp_input_load_4_reg_783_pp0_iter12_reg <= temp_input_load_4_reg_783_pp0_iter11_reg;
        temp_input_load_4_reg_783_pp0_iter2_reg <= temp_input_load_4_reg_783;
        temp_input_load_4_reg_783_pp0_iter3_reg <= temp_input_load_4_reg_783_pp0_iter2_reg;
        temp_input_load_4_reg_783_pp0_iter4_reg <= temp_input_load_4_reg_783_pp0_iter3_reg;
        temp_input_load_4_reg_783_pp0_iter5_reg <= temp_input_load_4_reg_783_pp0_iter4_reg;
        temp_input_load_4_reg_783_pp0_iter6_reg <= temp_input_load_4_reg_783_pp0_iter5_reg;
        temp_input_load_4_reg_783_pp0_iter7_reg <= temp_input_load_4_reg_783_pp0_iter6_reg;
        temp_input_load_4_reg_783_pp0_iter8_reg <= temp_input_load_4_reg_783_pp0_iter7_reg;
        temp_input_load_4_reg_783_pp0_iter9_reg <= temp_input_load_4_reg_783_pp0_iter8_reg;
        temp_input_load_5_reg_788_pp0_iter10_reg <= temp_input_load_5_reg_788_pp0_iter9_reg;
        temp_input_load_5_reg_788_pp0_iter11_reg <= temp_input_load_5_reg_788_pp0_iter10_reg;
        temp_input_load_5_reg_788_pp0_iter12_reg <= temp_input_load_5_reg_788_pp0_iter11_reg;
        temp_input_load_5_reg_788_pp0_iter13_reg <= temp_input_load_5_reg_788_pp0_iter12_reg;
        temp_input_load_5_reg_788_pp0_iter14_reg <= temp_input_load_5_reg_788_pp0_iter13_reg;
        temp_input_load_5_reg_788_pp0_iter15_reg <= temp_input_load_5_reg_788_pp0_iter14_reg;
        temp_input_load_5_reg_788_pp0_iter2_reg <= temp_input_load_5_reg_788;
        temp_input_load_5_reg_788_pp0_iter3_reg <= temp_input_load_5_reg_788_pp0_iter2_reg;
        temp_input_load_5_reg_788_pp0_iter4_reg <= temp_input_load_5_reg_788_pp0_iter3_reg;
        temp_input_load_5_reg_788_pp0_iter5_reg <= temp_input_load_5_reg_788_pp0_iter4_reg;
        temp_input_load_5_reg_788_pp0_iter6_reg <= temp_input_load_5_reg_788_pp0_iter5_reg;
        temp_input_load_5_reg_788_pp0_iter7_reg <= temp_input_load_5_reg_788_pp0_iter6_reg;
        temp_input_load_5_reg_788_pp0_iter8_reg <= temp_input_load_5_reg_788_pp0_iter7_reg;
        temp_input_load_5_reg_788_pp0_iter9_reg <= temp_input_load_5_reg_788_pp0_iter8_reg;
        temp_input_load_6_reg_793_pp0_iter10_reg <= temp_input_load_6_reg_793_pp0_iter9_reg;
        temp_input_load_6_reg_793_pp0_iter11_reg <= temp_input_load_6_reg_793_pp0_iter10_reg;
        temp_input_load_6_reg_793_pp0_iter12_reg <= temp_input_load_6_reg_793_pp0_iter11_reg;
        temp_input_load_6_reg_793_pp0_iter13_reg <= temp_input_load_6_reg_793_pp0_iter12_reg;
        temp_input_load_6_reg_793_pp0_iter14_reg <= temp_input_load_6_reg_793_pp0_iter13_reg;
        temp_input_load_6_reg_793_pp0_iter15_reg <= temp_input_load_6_reg_793_pp0_iter14_reg;
        temp_input_load_6_reg_793_pp0_iter16_reg <= temp_input_load_6_reg_793_pp0_iter15_reg;
        temp_input_load_6_reg_793_pp0_iter17_reg <= temp_input_load_6_reg_793_pp0_iter16_reg;
        temp_input_load_6_reg_793_pp0_iter18_reg <= temp_input_load_6_reg_793_pp0_iter17_reg;
        temp_input_load_6_reg_793_pp0_iter2_reg <= temp_input_load_6_reg_793;
        temp_input_load_6_reg_793_pp0_iter3_reg <= temp_input_load_6_reg_793_pp0_iter2_reg;
        temp_input_load_6_reg_793_pp0_iter4_reg <= temp_input_load_6_reg_793_pp0_iter3_reg;
        temp_input_load_6_reg_793_pp0_iter5_reg <= temp_input_load_6_reg_793_pp0_iter4_reg;
        temp_input_load_6_reg_793_pp0_iter6_reg <= temp_input_load_6_reg_793_pp0_iter5_reg;
        temp_input_load_6_reg_793_pp0_iter7_reg <= temp_input_load_6_reg_793_pp0_iter6_reg;
        temp_input_load_6_reg_793_pp0_iter8_reg <= temp_input_load_6_reg_793_pp0_iter7_reg;
        temp_input_load_6_reg_793_pp0_iter9_reg <= temp_input_load_6_reg_793_pp0_iter8_reg;
        temp_input_load_7_reg_798_pp0_iter10_reg <= temp_input_load_7_reg_798_pp0_iter9_reg;
        temp_input_load_7_reg_798_pp0_iter11_reg <= temp_input_load_7_reg_798_pp0_iter10_reg;
        temp_input_load_7_reg_798_pp0_iter12_reg <= temp_input_load_7_reg_798_pp0_iter11_reg;
        temp_input_load_7_reg_798_pp0_iter13_reg <= temp_input_load_7_reg_798_pp0_iter12_reg;
        temp_input_load_7_reg_798_pp0_iter14_reg <= temp_input_load_7_reg_798_pp0_iter13_reg;
        temp_input_load_7_reg_798_pp0_iter15_reg <= temp_input_load_7_reg_798_pp0_iter14_reg;
        temp_input_load_7_reg_798_pp0_iter16_reg <= temp_input_load_7_reg_798_pp0_iter15_reg;
        temp_input_load_7_reg_798_pp0_iter17_reg <= temp_input_load_7_reg_798_pp0_iter16_reg;
        temp_input_load_7_reg_798_pp0_iter18_reg <= temp_input_load_7_reg_798_pp0_iter17_reg;
        temp_input_load_7_reg_798_pp0_iter19_reg <= temp_input_load_7_reg_798_pp0_iter18_reg;
        temp_input_load_7_reg_798_pp0_iter20_reg <= temp_input_load_7_reg_798_pp0_iter19_reg;
        temp_input_load_7_reg_798_pp0_iter21_reg <= temp_input_load_7_reg_798_pp0_iter20_reg;
        temp_input_load_7_reg_798_pp0_iter2_reg <= temp_input_load_7_reg_798;
        temp_input_load_7_reg_798_pp0_iter3_reg <= temp_input_load_7_reg_798_pp0_iter2_reg;
        temp_input_load_7_reg_798_pp0_iter4_reg <= temp_input_load_7_reg_798_pp0_iter3_reg;
        temp_input_load_7_reg_798_pp0_iter5_reg <= temp_input_load_7_reg_798_pp0_iter4_reg;
        temp_input_load_7_reg_798_pp0_iter6_reg <= temp_input_load_7_reg_798_pp0_iter5_reg;
        temp_input_load_7_reg_798_pp0_iter7_reg <= temp_input_load_7_reg_798_pp0_iter6_reg;
        temp_input_load_7_reg_798_pp0_iter8_reg <= temp_input_load_7_reg_798_pp0_iter7_reg;
        temp_input_load_7_reg_798_pp0_iter9_reg <= temp_input_load_7_reg_798_pp0_iter8_reg;
        temp_input_load_8_reg_803_pp0_iter10_reg <= temp_input_load_8_reg_803_pp0_iter9_reg;
        temp_input_load_8_reg_803_pp0_iter11_reg <= temp_input_load_8_reg_803_pp0_iter10_reg;
        temp_input_load_8_reg_803_pp0_iter12_reg <= temp_input_load_8_reg_803_pp0_iter11_reg;
        temp_input_load_8_reg_803_pp0_iter13_reg <= temp_input_load_8_reg_803_pp0_iter12_reg;
        temp_input_load_8_reg_803_pp0_iter14_reg <= temp_input_load_8_reg_803_pp0_iter13_reg;
        temp_input_load_8_reg_803_pp0_iter15_reg <= temp_input_load_8_reg_803_pp0_iter14_reg;
        temp_input_load_8_reg_803_pp0_iter16_reg <= temp_input_load_8_reg_803_pp0_iter15_reg;
        temp_input_load_8_reg_803_pp0_iter17_reg <= temp_input_load_8_reg_803_pp0_iter16_reg;
        temp_input_load_8_reg_803_pp0_iter18_reg <= temp_input_load_8_reg_803_pp0_iter17_reg;
        temp_input_load_8_reg_803_pp0_iter19_reg <= temp_input_load_8_reg_803_pp0_iter18_reg;
        temp_input_load_8_reg_803_pp0_iter20_reg <= temp_input_load_8_reg_803_pp0_iter19_reg;
        temp_input_load_8_reg_803_pp0_iter21_reg <= temp_input_load_8_reg_803_pp0_iter20_reg;
        temp_input_load_8_reg_803_pp0_iter22_reg <= temp_input_load_8_reg_803_pp0_iter21_reg;
        temp_input_load_8_reg_803_pp0_iter23_reg <= temp_input_load_8_reg_803_pp0_iter22_reg;
        temp_input_load_8_reg_803_pp0_iter24_reg <= temp_input_load_8_reg_803_pp0_iter23_reg;
        temp_input_load_8_reg_803_pp0_iter2_reg <= temp_input_load_8_reg_803;
        temp_input_load_8_reg_803_pp0_iter3_reg <= temp_input_load_8_reg_803_pp0_iter2_reg;
        temp_input_load_8_reg_803_pp0_iter4_reg <= temp_input_load_8_reg_803_pp0_iter3_reg;
        temp_input_load_8_reg_803_pp0_iter5_reg <= temp_input_load_8_reg_803_pp0_iter4_reg;
        temp_input_load_8_reg_803_pp0_iter6_reg <= temp_input_load_8_reg_803_pp0_iter5_reg;
        temp_input_load_8_reg_803_pp0_iter7_reg <= temp_input_load_8_reg_803_pp0_iter6_reg;
        temp_input_load_8_reg_803_pp0_iter8_reg <= temp_input_load_8_reg_803_pp0_iter7_reg;
        temp_input_load_8_reg_803_pp0_iter9_reg <= temp_input_load_8_reg_803_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln33_reg_728_pp0_iter1_reg <= add_ln33_reg_728;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_input_load_2_reg_773 <= temp_input_q6;
        temp_input_load_3_reg_778 <= temp_input_q5;
        temp_input_load_4_reg_783 <= temp_input_q4;
        temp_input_load_5_reg_788 <= temp_input_q3;
        temp_input_load_6_reg_793 <= temp_input_q2;
        temp_input_load_7_reg_798 <= temp_input_q1;
        temp_input_load_8_reg_803 <= temp_input_q0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln24_fu_332_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter30_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_86;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten10_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten10_load = indvar_flatten10_fu_90;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 4'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_82;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        conv1_output_ce0 = 1'b1;
    end else begin
        conv1_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        conv1_output_we0 = 1'b1;
    end else begin
        conv1_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_input_ce0 = 1'b1;
    end else begin
        temp_input_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_input_ce1 = 1'b1;
    end else begin
        temp_input_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_input_ce2 = 1'b1;
    end else begin
        temp_input_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_input_ce3 = 1'b1;
    end else begin
        temp_input_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_input_ce4 = 1'b1;
    end else begin
        temp_input_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_input_ce5 = 1'b1;
    end else begin
        temp_input_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_input_ce6 = 1'b1;
    end else begin
        temp_input_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_input_ce7 = 1'b1;
    end else begin
        temp_input_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_input_ce8 = 1'b1;
    end else begin
        temp_input_ce8 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln24_1_fu_338_p2 = (ap_sig_allocacmp_indvar_flatten10_load + 7'd1);

assign add_ln24_fu_455_p2 = (ap_sig_allocacmp_i_1 + select_ln24_3_fu_447_p3);

assign add_ln29_10_fu_566_p2 = (add_ln29_4_fu_481_p2 + zext_ln29_8_fu_540_p1);

assign add_ln29_11_fu_587_p2 = (add_ln29_2_fu_401_p2 + zext_ln29_12_fu_583_p1);

assign add_ln29_12_fu_598_p2 = (add_ln29_3_fu_441_p2 + zext_ln29_12_fu_583_p1);

assign add_ln29_13_fu_609_p2 = (add_ln29_4_fu_481_p2 + zext_ln29_12_fu_583_p1);

assign add_ln29_1_fu_577_p2 = (select_ln24_fu_353_p3 + 4'd2);

assign add_ln29_2_fu_401_p2 = (p_shl_cast_fu_381_p3 + zext_ln29_fu_397_p1);

assign add_ln29_3_fu_441_p2 = (p_shl2_cast_fu_421_p3 + zext_ln29_1_fu_437_p1);

assign add_ln29_4_fu_481_p2 = (tmp_s_fu_461_p3 + zext_ln29_2_fu_477_p1);

assign add_ln29_5_fu_495_p2 = (add_ln29_2_fu_401_p2 + zext_ln29_4_fu_491_p1);

assign add_ln29_6_fu_506_p2 = (add_ln29_3_fu_441_p2 + zext_ln29_4_fu_491_p1);

assign add_ln29_7_fu_517_p2 = (add_ln29_4_fu_481_p2 + zext_ln29_4_fu_491_p1);

assign add_ln29_8_fu_544_p2 = (add_ln29_2_fu_401_p2 + zext_ln29_8_fu_540_p1);

assign add_ln29_9_fu_555_p2 = (add_ln29_3_fu_441_p2 + zext_ln29_8_fu_540_p1);

assign add_ln29_fu_534_p2 = (select_ln24_fu_353_p3 + 4'd1);

assign add_ln33_fu_528_p2 = (p_shl_cast1_fu_373_p3 + zext_ln29_3_fu_487_p1);

assign and_ln7_fu_674_p2 = (or_ln7_fu_668_p2 & grp_fu_1544_p_dout0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln7_fu_639_p1 = sum_1_2_2_reg_893_pp0_iter30_reg;

assign conv1_output_address0 = zext_ln33_fu_635_p1;

assign conv1_output_d0 = ((and_ln7_fu_674_p2[0:0] == 1'b1) ? 32'd0 : sum_1_2_2_reg_893_pp0_iter30_reg);

assign empty_fu_326_p2 = (ap_sig_allocacmp_i_1 + 4'd1);

assign grp_fu_1472_p_ce = 1'b1;

assign grp_fu_1472_p_din0 = mul21_i_reg_808;

assign grp_fu_1472_p_din1 = 32'd0;

assign grp_fu_1472_p_opcode = 2'd0;

assign grp_fu_1476_p_ce = 1'b1;

assign grp_fu_1476_p_din0 = sum_1_reg_818;

assign grp_fu_1476_p_din1 = mul21_i_0_1_reg_813_pp0_iter5_reg;

assign grp_fu_1476_p_opcode = 2'd0;

assign grp_fu_1480_p_ce = 1'b1;

assign grp_fu_1480_p_din0 = sum_1_0_1_reg_823;

assign grp_fu_1480_p_din1 = mul21_i_0_2_reg_828;

assign grp_fu_1480_p_opcode = 2'd0;

assign grp_fu_1484_p_ce = 1'b1;

assign grp_fu_1484_p_din0 = sum_1_0_2_reg_833;

assign grp_fu_1484_p_din1 = mul21_i_1_reg_838;

assign grp_fu_1484_p_opcode = 2'd0;

assign grp_fu_1488_p_ce = 1'b1;

assign grp_fu_1488_p_din0 = sum_1_1_reg_843;

assign grp_fu_1488_p_din1 = mul21_i_1_1_reg_848;

assign grp_fu_1488_p_opcode = 2'd0;

assign grp_fu_1492_p_ce = 1'b1;

assign grp_fu_1492_p_din0 = sum_1_1_1_reg_853;

assign grp_fu_1492_p_din1 = mul21_i_1_2_reg_858;

assign grp_fu_1492_p_opcode = 2'd0;

assign grp_fu_1496_p_ce = 1'b1;

assign grp_fu_1496_p_din0 = sum_1_1_2_reg_863;

assign grp_fu_1496_p_din1 = mul21_i_2_reg_868;

assign grp_fu_1496_p_opcode = 2'd0;

assign grp_fu_1500_p_ce = 1'b1;

assign grp_fu_1500_p_din0 = sum_1_2_reg_873;

assign grp_fu_1500_p_din1 = mul21_i_2_1_reg_878;

assign grp_fu_1500_p_opcode = 2'd0;

assign grp_fu_1504_p_ce = 1'b1;

assign grp_fu_1504_p_din0 = sum_1_2_1_reg_883;

assign grp_fu_1504_p_din1 = mul21_i_2_2_reg_888;

assign grp_fu_1504_p_opcode = 2'd0;

assign grp_fu_1508_p_ce = 1'b1;

assign grp_fu_1508_p_din0 = temp_input_q8;

assign grp_fu_1508_p_din1 = 32'd1058990228;

assign grp_fu_1512_p_ce = 1'b1;

assign grp_fu_1512_p_din0 = temp_input_q7;

assign grp_fu_1512_p_din1 = 32'd1067883730;

assign grp_fu_1516_p_ce = 1'b1;

assign grp_fu_1516_p_din0 = temp_input_load_2_reg_773_pp0_iter6_reg;

assign grp_fu_1516_p_din1 = 32'd1068012028;

assign grp_fu_1520_p_ce = 1'b1;

assign grp_fu_1520_p_din0 = temp_input_load_3_reg_778_pp0_iter9_reg;

assign grp_fu_1520_p_din1 = 32'd1064344123;

assign grp_fu_1524_p_ce = 1'b1;

assign grp_fu_1524_p_din0 = temp_input_load_4_reg_783_pp0_iter12_reg;

assign grp_fu_1524_p_din1 = 32'd1074748298;

assign grp_fu_1528_p_ce = 1'b1;

assign grp_fu_1528_p_din0 = temp_input_load_5_reg_788_pp0_iter15_reg;

assign grp_fu_1528_p_din1 = 32'd1066473251;

assign grp_fu_1532_p_ce = 1'b1;

assign grp_fu_1532_p_din0 = temp_input_load_6_reg_793_pp0_iter18_reg;

assign grp_fu_1532_p_din1 = 32'd1068327277;

assign grp_fu_1536_p_ce = 1'b1;

assign grp_fu_1536_p_din0 = temp_input_load_7_reg_798_pp0_iter21_reg;

assign grp_fu_1536_p_din1 = 32'd1067637787;

assign grp_fu_1540_p_ce = 1'b1;

assign grp_fu_1540_p_din0 = temp_input_load_8_reg_803_pp0_iter24_reg;

assign grp_fu_1540_p_din1 = 32'd1059534708;

assign grp_fu_1544_p_ce = 1'b1;

assign grp_fu_1544_p_din0 = sum_1_2_2_reg_893;

assign grp_fu_1544_p_din1 = 32'd0;

assign grp_fu_1544_p_opcode = 5'd4;

assign icmp_ln24_fu_332_p2 = ((ap_sig_allocacmp_indvar_flatten10_load == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_347_p2 = ((ap_sig_allocacmp_j_load == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln7_1_fu_662_p2 = ((trunc_ln7_fu_652_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln7_fu_656_p2 = ((tmp_1_fu_642_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln7_fu_668_p2 = (icmp_ln7_fu_656_p2 | icmp_ln7_1_fu_662_p2);

assign p_mid1_fu_407_p2 = (ap_sig_allocacmp_i_1 + 4'd2);

assign p_shl2_cast_fu_421_p3 = {{select_ln24_2_fu_413_p3}, {3'd0}};

assign p_shl_cast1_fu_373_p3 = {{trunc_ln29_fu_369_p1}, {3'd0}};

assign p_shl_cast_fu_381_p3 = {{select_ln24_1_fu_361_p3}, {3'd0}};

assign select_ln24_1_fu_361_p3 = ((icmp_ln25_fu_347_p2[0:0] == 1'b1) ? empty_fu_326_p2 : ap_sig_allocacmp_i_1);

assign select_ln24_2_fu_413_p3 = ((icmp_ln25_fu_347_p2[0:0] == 1'b1) ? p_mid1_fu_407_p2 : empty_fu_326_p2);

assign select_ln24_3_fu_447_p3 = ((icmp_ln25_fu_347_p2[0:0] == 1'b1) ? 4'd3 : 4'd2);

assign select_ln24_fu_353_p3 = ((icmp_ln25_fu_347_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_j_load);

assign temp_input_address0 = zext_ln29_15_fu_615_p1;

assign temp_input_address1 = zext_ln29_11_fu_572_p1;

assign temp_input_address2 = zext_ln29_7_fu_523_p1;

assign temp_input_address3 = zext_ln29_14_fu_604_p1;

assign temp_input_address4 = zext_ln29_10_fu_561_p1;

assign temp_input_address5 = zext_ln29_6_fu_512_p1;

assign temp_input_address6 = zext_ln29_13_fu_593_p1;

assign temp_input_address7 = zext_ln29_9_fu_550_p1;

assign temp_input_address8 = zext_ln29_5_fu_501_p1;

assign tmp_1_fu_642_p4 = {{bitcast_ln7_fu_639_p1[30:23]}};

assign tmp_20_fu_469_p3 = {{add_ln24_fu_455_p2}, {1'd0}};

assign tmp_9_fu_429_p3 = {{select_ln24_2_fu_413_p3}, {1'd0}};

assign tmp_fu_389_p3 = {{select_ln24_1_fu_361_p3}, {1'd0}};

assign tmp_s_fu_461_p3 = {{add_ln24_fu_455_p2}, {3'd0}};

assign trunc_ln29_fu_369_p1 = select_ln24_1_fu_361_p3[2:0];

assign trunc_ln7_fu_652_p1 = bitcast_ln7_fu_639_p1[22:0];

assign zext_ln29_10_fu_561_p1 = add_ln29_9_fu_555_p2;

assign zext_ln29_11_fu_572_p1 = add_ln29_10_fu_566_p2;

assign zext_ln29_12_fu_583_p1 = add_ln29_1_fu_577_p2;

assign zext_ln29_13_fu_593_p1 = add_ln29_11_fu_587_p2;

assign zext_ln29_14_fu_604_p1 = add_ln29_12_fu_598_p2;

assign zext_ln29_15_fu_615_p1 = add_ln29_13_fu_609_p2;

assign zext_ln29_1_fu_437_p1 = tmp_9_fu_429_p3;

assign zext_ln29_2_fu_477_p1 = tmp_20_fu_469_p3;

assign zext_ln29_3_fu_487_p1 = select_ln24_fu_353_p3;

assign zext_ln29_4_fu_491_p1 = select_ln24_fu_353_p3;

assign zext_ln29_5_fu_501_p1 = add_ln29_5_fu_495_p2;

assign zext_ln29_6_fu_512_p1 = add_ln29_6_fu_506_p2;

assign zext_ln29_7_fu_523_p1 = add_ln29_7_fu_517_p2;

assign zext_ln29_8_fu_540_p1 = add_ln29_fu_534_p2;

assign zext_ln29_9_fu_550_p1 = add_ln29_8_fu_544_p2;

assign zext_ln29_fu_397_p1 = tmp_fu_389_p3;

assign zext_ln33_fu_635_p1 = add_ln33_reg_728_pp0_iter30_reg;

endmodule //DNN_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4
