// Seed: 1750148716
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output supply0 id_4,
    output tri1 id_5
);
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    output supply1 id_2
);
  initial
    $display(
        1'h0, 1'b0, 1'h0, id_1 == 1, 1, {1 == 1 & 1'h0, 1'b0}, 1 - id_1 | 1'b0, 1 << 1, 1'b0, id_1
    );
  module_0(
      id_0, id_1, id_1, id_0, id_2, id_2
  );
endmodule
