// Seed: 2135724427
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5 = id_2;
  wor  id_6 = 1'h0;
  wire id_7;
  wire id_8, id_9;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    output wire id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    output uwire id_6,
    input tri id_7,
    output wor id_8,
    output tri id_9,
    output wire id_10,
    input wire id_11,
    input supply1 id_12,
    input supply1 id_13,
    input supply1 id_14,
    output wire id_15
);
  wire id_17;
  nand (id_5, id_17, id_12, id_11, id_3, id_13, id_7, id_14);
  module_0(
      id_17, id_17, id_17, id_17
  );
endmodule
