entity Latch_D_Clear is
    port (
        d: in std_logic;        -- Entrada de dados
        clk: in std_logic;      -- Sinal de clock
        clear: in std_logic;    -- Sinal de clear
        q: out std_logic       -- Saída
    );
end Latch_D_Clear;

architecture behav of Latch_D_Clear is
    signal q_wires: std_logic;
begin
    process (clk, clear)
    begin
        if clear = '1' then
            q_wires <= '0';  -- Zera a saída quando o clear é ativado
        elsif rising_edge(clk) then
            q_wires <= d;    -- Atualiza a saída com o dado de entrada na borda de subida do clock
        end if;
    end process;

    q <= wires;
end behav;