-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_B_PE_dummy_in_1_x1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_B_PE_4_1_x170_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifo_B_PE_4_1_x170_empty_n : IN STD_LOGIC;
    fifo_B_PE_4_1_x170_read : OUT STD_LOGIC );
end;


architecture behav of top_B_PE_dummy_in_1_x1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifo_B_PE_4_1_x170_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln890_1564_fu_251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_fu_173_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln691_reg_257 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln691_1611_fu_185_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln691_1611_reg_265 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal c2_V_174_fu_197_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal c2_V_174_reg_273 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln691_1613_fu_209_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln691_1613_reg_281 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln691_1614_fu_221_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln691_1614_reg_289 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln691_1615_fu_233_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_1615_reg_297 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal add_ln691_1616_fu_245_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state8 : BOOLEAN;
    signal c0_V_reg_96 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln890_1560_fu_191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal c1_V_reg_107 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln890_fu_179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln22555_fu_203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c2_V_reg_118 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln890_1561_fu_215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c5_V_reg_129 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln890_1562_fu_227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c6_V_reg_140 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln890_1563_fu_239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c7_V_reg_151 : STD_LOGIC_VECTOR (3 downto 0);
    signal c8_V_reg_162 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_179_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    c0_V_reg_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c0_V_reg_96 <= ap_const_lv3_0;
            elsif (((icmp_ln890_1560_fu_191_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                c0_V_reg_96 <= add_ln691_reg_257;
            end if; 
        end if;
    end process;

    c1_V_reg_107_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln22555_fu_203_p2 = ap_const_lv1_1))) then 
                c1_V_reg_107 <= add_ln691_1611_reg_265;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_179_p2 = ap_const_lv1_0))) then 
                c1_V_reg_107 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    c2_V_reg_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_1560_fu_191_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                c2_V_reg_118 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln890_1561_fu_215_p2 = ap_const_lv1_1))) then 
                c2_V_reg_118 <= c2_V_174_reg_273;
            end if; 
        end if;
    end process;

    c5_V_reg_129_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln22555_fu_203_p2 = ap_const_lv1_0))) then 
                c5_V_reg_129 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln890_1562_fu_227_p2 = ap_const_lv1_1))) then 
                c5_V_reg_129 <= add_ln691_1613_reg_281;
            end if; 
        end if;
    end process;

    c6_V_reg_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln890_1561_fu_215_p2 = ap_const_lv1_0))) then 
                c6_V_reg_140 <= ap_const_lv6_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln890_1563_fu_239_p2 = ap_const_lv1_1))) then 
                c6_V_reg_140 <= add_ln691_1614_reg_289;
            end if; 
        end if;
    end process;

    c7_V_reg_151_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln890_1562_fu_227_p2 = ap_const_lv1_0))) then 
                c7_V_reg_151 <= ap_const_lv4_0;
            elsif ((not(((icmp_ln890_1564_fu_251_p2 = ap_const_lv1_0) and (fifo_B_PE_4_1_x170_empty_n = ap_const_logic_0))) and (icmp_ln890_1564_fu_251_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                c7_V_reg_151 <= add_ln691_1615_reg_297;
            end if; 
        end if;
    end process;

    c8_V_reg_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln890_1563_fu_239_p2 = ap_const_lv1_0))) then 
                c8_V_reg_162 <= ap_const_lv5_0;
            elsif ((not(((icmp_ln890_1564_fu_251_p2 = ap_const_lv1_0) and (fifo_B_PE_4_1_x170_empty_n = ap_const_logic_0))) and (icmp_ln890_1564_fu_251_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                c8_V_reg_162 <= add_ln691_1616_fu_245_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln691_1611_reg_265 <= add_ln691_1611_fu_185_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln691_1613_reg_281 <= add_ln691_1613_fu_209_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln691_1614_reg_289 <= add_ln691_1614_fu_221_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                add_ln691_1615_reg_297 <= add_ln691_1615_fu_233_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln691_reg_257 <= add_ln691_fu_173_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                c2_V_174_reg_273 <= c2_V_174_fu_197_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, fifo_B_PE_4_1_x170_empty_n, ap_CS_fsm_state8, icmp_ln890_1564_fu_251_p2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, icmp_ln890_1560_fu_191_p2, icmp_ln890_fu_179_p2, icmp_ln22555_fu_203_p2, icmp_ln890_1561_fu_215_p2, icmp_ln890_1562_fu_227_p2, icmp_ln890_1563_fu_239_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_179_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln890_1560_fu_191_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln22555_fu_203_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln890_1561_fu_215_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln890_1562_fu_227_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln890_1563_fu_239_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if ((not(((icmp_ln890_1564_fu_251_p2 = ap_const_lv1_0) and (fifo_B_PE_4_1_x170_empty_n = ap_const_logic_0))) and (icmp_ln890_1564_fu_251_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                elsif ((not(((icmp_ln890_1564_fu_251_p2 = ap_const_lv1_0) and (fifo_B_PE_4_1_x170_empty_n = ap_const_logic_0))) and (icmp_ln890_1564_fu_251_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln691_1611_fu_185_p2 <= std_logic_vector(unsigned(c1_V_reg_107) + unsigned(ap_const_lv3_1));
    add_ln691_1613_fu_209_p2 <= std_logic_vector(unsigned(c5_V_reg_129) + unsigned(ap_const_lv2_1));
    add_ln691_1614_fu_221_p2 <= std_logic_vector(unsigned(c6_V_reg_140) + unsigned(ap_const_lv6_1));
    add_ln691_1615_fu_233_p2 <= std_logic_vector(unsigned(c7_V_reg_151) + unsigned(ap_const_lv4_1));
    add_ln691_1616_fu_245_p2 <= std_logic_vector(unsigned(c8_V_reg_162) + unsigned(ap_const_lv5_1));
    add_ln691_fu_173_p2 <= std_logic_vector(unsigned(c0_V_reg_96) + unsigned(ap_const_lv3_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state8_assign_proc : process(fifo_B_PE_4_1_x170_empty_n, icmp_ln890_1564_fu_251_p2)
    begin
                ap_block_state8 <= ((icmp_ln890_1564_fu_251_p2 = ap_const_lv1_0) and (fifo_B_PE_4_1_x170_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln890_fu_179_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_179_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln890_fu_179_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln890_fu_179_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    c2_V_174_fu_197_p2 <= std_logic_vector(unsigned(c2_V_reg_118) + unsigned(ap_const_lv8_1));

    fifo_B_PE_4_1_x170_blk_n_assign_proc : process(fifo_B_PE_4_1_x170_empty_n, ap_CS_fsm_state8, icmp_ln890_1564_fu_251_p2)
    begin
        if (((icmp_ln890_1564_fu_251_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            fifo_B_PE_4_1_x170_blk_n <= fifo_B_PE_4_1_x170_empty_n;
        else 
            fifo_B_PE_4_1_x170_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_B_PE_4_1_x170_read_assign_proc : process(fifo_B_PE_4_1_x170_empty_n, ap_CS_fsm_state8, icmp_ln890_1564_fu_251_p2)
    begin
        if ((not(((icmp_ln890_1564_fu_251_p2 = ap_const_lv1_0) and (fifo_B_PE_4_1_x170_empty_n = ap_const_logic_0))) and (icmp_ln890_1564_fu_251_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            fifo_B_PE_4_1_x170_read <= ap_const_logic_1;
        else 
            fifo_B_PE_4_1_x170_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln22555_fu_203_p2 <= "1" when (c2_V_reg_118 = ap_const_lv8_80) else "0";
    icmp_ln890_1560_fu_191_p2 <= "1" when (c1_V_reg_107 = ap_const_lv3_6) else "0";
    icmp_ln890_1561_fu_215_p2 <= "1" when (c5_V_reg_129 = ap_const_lv2_2) else "0";
    icmp_ln890_1562_fu_227_p2 <= "1" when (c6_V_reg_140 = ap_const_lv6_20) else "0";
    icmp_ln890_1563_fu_239_p2 <= "1" when (c7_V_reg_151 = ap_const_lv4_8) else "0";
    icmp_ln890_1564_fu_251_p2 <= "1" when (c8_V_reg_162 = ap_const_lv5_10) else "0";
    icmp_ln890_fu_179_p2 <= "1" when (c0_V_reg_96 = ap_const_lv3_4) else "0";
end behav;
