

================================================================
== Vitis HLS Report for 'conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4'
================================================================
* Date:           Fri Mar 14 16:54:52 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       conv_fprop1_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_57_3_VITIS_LOOP_59_4  |        ?|        ?|        24|          7|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 7, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [../source/hls.cpp:51->../source/hls.cpp:104]   --->   Operation 27 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%m = alloca i32 1" [../source/hls.cpp:59->../source/hls.cpp:104]   --->   Operation 28 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 29 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c1_conv_layer2_W, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_layer2_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mul_ln61_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln61"   --->   Operation 33 'read' 'mul_ln61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln61_2_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %zext_ln61_2"   --->   Operation 34 'read' 'zext_ln61_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %empty"   --->   Operation 35 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty_13"   --->   Operation 36 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_2 = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %empty_12"   --->   Operation 37 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_3 = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %empty_11"   --->   Operation 38 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mul_ln105_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln105"   --->   Operation 39 'read' 'mul_ln105_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%c1_conv_layer1_kernel_w_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c1_conv_layer1_kernel_w_load"   --->   Operation 40 'read' 'c1_conv_layer1_kernel_w_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln57 = store i31 0, i31 %n" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 42 'store' 'store_ln57' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln59 = store i31 0, i31 %m" [../source/hls.cpp:59->../source/hls.cpp:104]   --->   Operation 43 'store' 'store_ln59' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln51 = store i64 0, i64 %sum" [../source/hls.cpp:51->../source/hls.cpp:104]   --->   Operation 44 'store' 'store_ln51' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%m_1 = load i31 %m" [../source/hls.cpp:59->../source/hls.cpp:104]   --->   Operation 46 'load' 'm_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i62 %indvar_flatten" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 47 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i31 %m_1" [../source/hls.cpp:59->../source/hls.cpp:104]   --->   Operation 48 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.88ns)   --->   "%icmp_ln59 = icmp_slt  i32 %zext_ln59, i32 %c1_conv_layer1_kernel_w_load_read" [../source/hls.cpp:59->../source/hls.cpp:104]   --->   Operation 49 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.12ns)   --->   "%icmp_ln57 = icmp_eq  i62 %indvar_flatten_load, i62 %mul_ln105_read" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 50 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.12ns)   --->   "%add_ln57_1 = add i62 %indvar_flatten_load, i62 1" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 51 'add' 'add_ln57_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc21.i.loopexit, void %for.inc29.i.loopexit.exitStub" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 52 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%n_load = load i31 %n" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 53 'load' 'n_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.87ns)   --->   "%add_ln57 = add i31 %n_load, i31 1" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 54 'add' 'add_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.25ns)   --->   "%select_ln57_1 = select i1 %icmp_ln59, i31 %n_load, i31 %add_ln57" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 55 'select' 'select_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i31 %select_ln57_1" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 56 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = trunc i31 %select_ln57_1" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 57 'trunc' 'trunc_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln57 = store i62 %add_ln57_1, i62 %indvar_flatten" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 58 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.38>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln57 = store i31 %select_ln57_1, i31 %n" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 59 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 60 [1/1] (0.25ns)   --->   "%select_ln57 = select i1 %icmp_ln59, i31 %m_1, i31 0" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 60 'select' 'select_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.69ns) (grouped into DSP with root node add_ln61)   --->   "%empty_14 = add i17 %trunc_ln57_1, i17 %tmp_3" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 61 'add' 'empty_14' <Predicate = (!icmp_ln57)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [3/3] (0.99ns) (grouped into DSP with root node add_ln61)   --->   "%empty_15 = mul i17 %empty_14, i17 %tmp_2" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 62 'mul' 'empty_15' <Predicate = (!icmp_ln57)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i31 %select_ln57" [../source/hls.cpp:59->../source/hls.cpp:104]   --->   Operation 63 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln59_1 = trunc i31 %select_ln57" [../source/hls.cpp:59->../source/hls.cpp:104]   --->   Operation 64 'trunc' 'trunc_ln59_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.79ns)   --->   "%add_ln61_2 = add i17 %tmp, i17 %trunc_ln59_1" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 65 'add' 'add_ln61_2' <Predicate = (!icmp_ln57)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.87ns)   --->   "%add_ln59 = add i31 %select_ln57, i31 1" [../source/hls.cpp:59->../source/hls.cpp:104]   --->   Operation 66 'add' 'add_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln59 = store i31 %add_ln59, i31 %m" [../source/hls.cpp:59->../source/hls.cpp:104]   --->   Operation 67 'store' 'store_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 68 [2/3] (0.99ns) (grouped into DSP with root node add_ln61)   --->   "%empty_15 = mul i17 %empty_14, i17 %tmp_2" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 68 'mul' 'empty_15' <Predicate = (!icmp_ln57)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [3/3] (0.99ns) (grouped into DSP with root node add_ln61_1)   --->   "%empty_16 = mul i16 %trunc_ln57, i16 %tmp_1" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 69 'mul' 'empty_16' <Predicate = (!icmp_ln57)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 70 [1/3] (0.00ns) (grouped into DSP with root node add_ln61)   --->   "%empty_15 = mul i17 %empty_14, i17 %tmp_2" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 70 'mul' 'empty_15' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [2/3] (0.99ns) (grouped into DSP with root node add_ln61_1)   --->   "%empty_16 = mul i16 %trunc_ln57, i16 %tmp_1" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 71 'mul' 'empty_16' <Predicate = (!icmp_ln57)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61 = add i17 %add_ln61_2, i17 %empty_15" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 72 'add' 'add_ln61' <Predicate = (!icmp_ln57)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.43>
ST_6 : Operation 73 [1/3] (0.00ns) (grouped into DSP with root node add_ln61_1)   --->   "%empty_16 = mul i16 %trunc_ln57, i16 %tmp_1" [../source/hls.cpp:57->../source/hls.cpp:104]   --->   Operation 73 'mul' 'empty_16' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 74 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61 = add i17 %add_ln61_2, i17 %empty_15" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 74 'add' 'add_ln61' <Predicate = (!icmp_ln57)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 75 [1/1] (0.79ns)   --->   "%add_ln61_3 = add i17 %zext_ln61_2_read, i17 %add_ln61" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 75 'add' 'add_ln61_3' <Predicate = (!icmp_ln57)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61_1 = add i16 %trunc_ln59, i16 %empty_16" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 76 'add' 'add_ln61_1' <Predicate = (!icmp_ln57)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.98>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i17 %add_ln61_3" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 77 'zext' 'zext_ln61' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%input_layer2_data_addr = getelementptr i64 %input_layer2_data, i64 0, i64 %zext_ln61" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 78 'getelementptr' 'input_layer2_data_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 79 [2/2] (2.98ns)   --->   "%input_layer2_data_load = load i17 %input_layer2_data_addr" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 79 'load' 'input_layer2_data_load' <Predicate = (!icmp_ln57)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>
ST_7 : Operation 80 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln61_1 = add i16 %trunc_ln59, i16 %empty_16" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 80 'add' 'add_ln61_1' <Predicate = (!icmp_ln57)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 81 [1/1] (0.78ns)   --->   "%add_ln61_4 = add i16 %mul_ln61_read, i16 %add_ln61_1" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 81 'add' 'add_ln61_4' <Predicate = (!icmp_ln57)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.98>
ST_8 : Operation 82 [1/2] ( I:2.98ns O:2.98ns )   --->   "%input_layer2_data_load = load i17 %input_layer2_data_addr" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 82 'load' 'input_layer2_data_load' <Predicate = (!icmp_ln57)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i16 %add_ln61_4" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 83 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%c1_conv_layer2_W_addr = getelementptr i64 %c1_conv_layer2_W, i64 0, i64 %zext_ln61_1" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 84 'getelementptr' 'c1_conv_layer2_W_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 85 [2/2] (2.98ns)   --->   "%c1_conv_layer2_W_load = load i16 %c1_conv_layer2_W_addr" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 85 'load' 'c1_conv_layer2_W_load' <Predicate = (!icmp_ln57)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48000> <RAM>

State 9 <SV = 8> <Delay = 2.98>
ST_9 : Operation 86 [1/2] ( I:2.98ns O:2.98ns )   --->   "%c1_conv_layer2_W_load = load i16 %c1_conv_layer2_W_addr" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 86 'load' 'c1_conv_layer2_W_load' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48000> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i64 %input_layer2_data_load" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 87 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln61_1 = bitcast i64 %c1_conv_layer2_W_load" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 88 'bitcast' 'bitcast_ln61_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [8/8] (2.32ns)   --->   "%mul19_i = dmul i64 %bitcast_ln61, i64 %bitcast_ln61_1" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 89 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 90 [7/8] (2.32ns)   --->   "%mul19_i = dmul i64 %bitcast_ln61, i64 %bitcast_ln61_1" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 90 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 91 [6/8] (2.32ns)   --->   "%mul19_i = dmul i64 %bitcast_ln61, i64 %bitcast_ln61_1" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 91 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 92 [5/8] (2.32ns)   --->   "%mul19_i = dmul i64 %bitcast_ln61, i64 %bitcast_ln61_1" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 92 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 93 [4/8] (2.32ns)   --->   "%mul19_i = dmul i64 %bitcast_ln61, i64 %bitcast_ln61_1" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 93 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 94 [3/8] (2.32ns)   --->   "%mul19_i = dmul i64 %bitcast_ln61, i64 %bitcast_ln61_1" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 94 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 95 [2/8] (2.32ns)   --->   "%mul19_i = dmul i64 %bitcast_ln61, i64 %bitcast_ln61_1" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 95 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 96 [1/8] (2.32ns)   --->   "%mul19_i = dmul i64 %bitcast_ln61, i64 %bitcast_ln61_1" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 96 'dmul' 'mul19_i' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.90>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 97 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 98 [8/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul19_i" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 98 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 110 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 110 'load' 'sum_load_1' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %sum_out, i64 %sum_load_1"   --->   Operation 111 'write' 'write_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 112 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.38>

State 19 <SV = 18> <Delay = 1.90>
ST_19 : Operation 99 [7/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul19_i" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 99 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.90>
ST_20 : Operation 100 [6/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul19_i" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 100 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.90>
ST_21 : Operation 101 [5/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul19_i" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 101 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.90>
ST_22 : Operation 102 [4/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul19_i" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 102 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.90>
ST_23 : Operation 103 [3/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul19_i" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 103 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.90>
ST_24 : Operation 104 [2/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul19_i" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 104 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.29>
ST_25 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_57_3_VITIS_LOOP_59_4_str"   --->   Operation 105 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln51 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../source/hls.cpp:51->../source/hls.cpp:104]   --->   Operation 106 'specpipeline' 'specpipeline_ln51' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 107 [1/8] (1.90ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %mul19_i" [../source/hls.cpp:61->../source/hls.cpp:104]   --->   Operation 107 'dadd' 'sum_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 108 [1/1] (0.38ns)   --->   "%store_ln51 = store i64 %sum_1, i64 %sum" [../source/hls.cpp:51->../source/hls.cpp:104]   --->   Operation 108 'store' 'store_ln51' <Predicate = true> <Delay = 0.38>
ST_25 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.inc.i" [../source/hls.cpp:59->../source/hls.cpp:104]   --->   Operation 109 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ c1_conv_layer1_kernel_w_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln105]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln61_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_layer2_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mul_ln61]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c1_conv_layer2_W]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                               (alloca       ) [ 01111111111111111111111111]
m                                 (alloca       ) [ 01110000000000000000000000]
n                                 (alloca       ) [ 01100000000000000000000000]
indvar_flatten                    (alloca       ) [ 01100000000000000000000000]
specinterface_ln0                 (specinterface) [ 00000000000000000000000000]
specinterface_ln0                 (specinterface) [ 00000000000000000000000000]
mul_ln61_read                     (read         ) [ 00111111000000000000000000]
zext_ln61_2_read                  (read         ) [ 00111110000000000000000000]
tmp                               (read         ) [ 00110000000000000000000000]
tmp_1                             (read         ) [ 00111110000000000000000000]
tmp_2                             (read         ) [ 00111100000000000000000000]
tmp_3                             (read         ) [ 00110000000000000000000000]
mul_ln105_read                    (read         ) [ 00100000000000000000000000]
c1_conv_layer1_kernel_w_load_read (read         ) [ 00100000000000000000000000]
store_ln0                         (store        ) [ 00000000000000000000000000]
store_ln57                        (store        ) [ 00000000000000000000000000]
store_ln59                        (store        ) [ 00000000000000000000000000]
store_ln51                        (store        ) [ 00000000000000000000000000]
br_ln0                            (br           ) [ 00000000000000000000000000]
m_1                               (load         ) [ 00010000000000000000000000]
indvar_flatten_load               (load         ) [ 00000000000000000000000000]
zext_ln59                         (zext         ) [ 00000000000000000000000000]
icmp_ln59                         (icmp         ) [ 00010000000000000000000000]
icmp_ln57                         (icmp         ) [ 01111111111111111110000000]
add_ln57_1                        (add          ) [ 00000000000000000000000000]
br_ln57                           (br           ) [ 00000000000000000000000000]
n_load                            (load         ) [ 00000000000000000000000000]
add_ln57                          (add          ) [ 00000000000000000000000000]
select_ln57_1                     (select       ) [ 00000000000000000000000000]
trunc_ln57                        (trunc        ) [ 00011110000000000000000000]
trunc_ln57_1                      (trunc        ) [ 00010000000000000000000000]
store_ln57                        (store        ) [ 00000000000000000000000000]
store_ln57                        (store        ) [ 00000000000000000000000000]
select_ln57                       (select       ) [ 00000000000000000000000000]
empty_14                          (add          ) [ 00001100000000000000000000]
trunc_ln59                        (trunc        ) [ 00001111000000000000000000]
trunc_ln59_1                      (trunc        ) [ 00000000000000000000000000]
add_ln61_2                        (add          ) [ 00001110000000000000000000]
add_ln59                          (add          ) [ 00000000000000000000000000]
store_ln59                        (store        ) [ 00000000000000000000000000]
empty_15                          (mul          ) [ 00000010000000000000000000]
empty_16                          (mul          ) [ 00000001000000000000000000]
add_ln61                          (add          ) [ 00000000000000000000000000]
add_ln61_3                        (add          ) [ 00000001000000000000000000]
zext_ln61                         (zext         ) [ 00000000000000000000000000]
input_layer2_data_addr            (getelementptr) [ 01000000100000000000000000]
add_ln61_1                        (add          ) [ 00000000000000000000000000]
add_ln61_4                        (add          ) [ 01000000100000000000000000]
input_layer2_data_load            (load         ) [ 00110000011000000000000000]
zext_ln61_1                       (zext         ) [ 00000000000000000000000000]
c1_conv_layer2_W_addr             (getelementptr) [ 00100000010000000000000000]
c1_conv_layer2_W_load             (load         ) [ 00010000001000000000000000]
bitcast_ln61                      (bitcast      ) [ 01111111000111111100000000]
bitcast_ln61_1                    (bitcast      ) [ 01111111000111111100000000]
mul19_i                           (dmul         ) [ 01111111000000000011111111]
sum_load                          (load         ) [ 01111111000000000001111111]
specloopname_ln0                  (specloopname ) [ 00000000000000000000000000]
specpipeline_ln51                 (specpipeline ) [ 00000000000000000000000000]
sum_1                             (dadd         ) [ 00000000000000000000000000]
store_ln51                        (store        ) [ 00000000000000000000000000]
br_ln59                           (br           ) [ 00000000000000000000000000]
sum_load_1                        (load         ) [ 00000000000000000000000000]
write_ln0                         (write        ) [ 00000000000000000000000000]
ret_ln0                           (ret          ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c1_conv_layer1_kernel_w_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_conv_layer1_kernel_w_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln105">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln105"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty_11">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty_13">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="empty">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln61_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln61_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_layer2_data">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_layer2_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mul_ln61">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln61"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="c1_conv_layer2_W">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_conv_layer2_W"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sum_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_57_3_VITIS_LOOP_59_4_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="sum_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="m_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="n_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="indvar_flatten_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="mul_ln61_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln61_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln61_2_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="17" slack="0"/>
<pin id="86" dir="0" index="1" bw="17" slack="0"/>
<pin id="87" dir="1" index="2" bw="17" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln61_2_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="17" slack="0"/>
<pin id="92" dir="0" index="1" bw="17" slack="0"/>
<pin id="93" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_1_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_2_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="17" slack="0"/>
<pin id="104" dir="0" index="1" bw="17" slack="0"/>
<pin id="105" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_3_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="17" slack="0"/>
<pin id="110" dir="0" index="1" bw="17" slack="0"/>
<pin id="111" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="mul_ln105_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="62" slack="0"/>
<pin id="116" dir="0" index="1" bw="62" slack="0"/>
<pin id="117" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln105_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="c1_conv_layer1_kernel_w_load_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c1_conv_layer1_kernel_w_load_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/18 "/>
</bind>
</comp>

<comp id="133" class="1004" name="input_layer2_data_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="17" slack="0"/>
<pin id="137" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_layer2_data_addr/7 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="17" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_layer2_data_load/7 "/>
</bind>
</comp>

<comp id="146" class="1004" name="c1_conv_layer2_W_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="16" slack="0"/>
<pin id="150" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c1_conv_layer2_W_addr/8 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c1_conv_layer2_W_load/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="1"/>
<pin id="162" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum_1/18 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="0"/>
<pin id="166" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul19_i/10 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="62" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln57_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="31" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln59_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="31" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln51_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="m_1_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="31" slack="1"/>
<pin id="189" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvar_flatten_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="62" slack="1"/>
<pin id="192" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln59_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="31" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln59_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="31" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="1"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln57_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="62" slack="0"/>
<pin id="204" dir="0" index="1" bw="62" slack="1"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln57_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="62" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="n_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="1"/>
<pin id="215" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln57_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln57_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="31" slack="0"/>
<pin id="225" dir="0" index="2" bw="31" slack="0"/>
<pin id="226" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln57_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="31" slack="0"/>
<pin id="232" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln57_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="31" slack="0"/>
<pin id="236" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln57_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="62" slack="0"/>
<pin id="240" dir="0" index="1" bw="62" slack="1"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln57_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="31" slack="0"/>
<pin id="245" dir="0" index="1" bw="31" slack="1"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln57_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="31" slack="1"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln59_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="0"/>
<pin id="256" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln59_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="0"/>
<pin id="260" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_1/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln61_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="17" slack="2"/>
<pin id="264" dir="0" index="1" bw="17" slack="0"/>
<pin id="265" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_2/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln59_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="31" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln59_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="31" slack="0"/>
<pin id="275" dir="0" index="1" bw="31" slack="2"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln61_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="17" slack="5"/>
<pin id="280" dir="0" index="1" bw="17" slack="0"/>
<pin id="281" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_3/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln61_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="17" slack="1"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln61_4_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="6"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_4/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln61_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="1"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/8 "/>
</bind>
</comp>

<comp id="294" class="1004" name="bitcast_ln61_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="2"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/10 "/>
</bind>
</comp>

<comp id="298" class="1004" name="bitcast_ln61_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61_1/10 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sum_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="17"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/18 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln51_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="64" slack="24"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/25 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sum_load_1_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="17"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/18 "/>
</bind>
</comp>

<comp id="315" class="1007" name="grp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="17" slack="1"/>
<pin id="317" dir="0" index="1" bw="17" slack="2"/>
<pin id="318" dir="0" index="2" bw="17" slack="2147483647"/>
<pin id="319" dir="0" index="3" bw="17" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="empty_14/3 empty_15/3 add_ln61/5 "/>
</bind>
</comp>

<comp id="322" class="1007" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="2"/>
<pin id="324" dir="0" index="1" bw="16" slack="3"/>
<pin id="325" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="empty_16/4 add_ln61_1/6 "/>
</bind>
</comp>

<comp id="328" class="1005" name="sum_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="336" class="1005" name="m_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="31" slack="0"/>
<pin id="338" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="343" class="1005" name="n_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="31" slack="0"/>
<pin id="345" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="350" class="1005" name="indvar_flatten_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="62" slack="0"/>
<pin id="352" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="357" class="1005" name="mul_ln61_read_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="6"/>
<pin id="359" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="mul_ln61_read "/>
</bind>
</comp>

<comp id="362" class="1005" name="zext_ln61_2_read_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="17" slack="5"/>
<pin id="364" dir="1" index="1" bw="17" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln61_2_read "/>
</bind>
</comp>

<comp id="367" class="1005" name="tmp_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="17" slack="2"/>
<pin id="369" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="372" class="1005" name="tmp_1_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="3"/>
<pin id="374" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="377" class="1005" name="tmp_2_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="17" slack="2"/>
<pin id="379" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="382" class="1005" name="tmp_3_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="17" slack="2"/>
<pin id="384" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="387" class="1005" name="mul_ln105_read_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="62" slack="1"/>
<pin id="389" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln105_read "/>
</bind>
</comp>

<comp id="392" class="1005" name="c1_conv_layer1_kernel_w_load_read_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c1_conv_layer1_kernel_w_load_read "/>
</bind>
</comp>

<comp id="397" class="1005" name="m_1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="31" slack="1"/>
<pin id="399" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="402" class="1005" name="icmp_ln59_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="407" class="1005" name="icmp_ln57_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="411" class="1005" name="trunc_ln57_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="2"/>
<pin id="413" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln57 "/>
</bind>
</comp>

<comp id="416" class="1005" name="trunc_ln57_1_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="17" slack="1"/>
<pin id="418" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln57_1 "/>
</bind>
</comp>

<comp id="421" class="1005" name="trunc_ln59_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="3"/>
<pin id="423" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln59 "/>
</bind>
</comp>

<comp id="426" class="1005" name="add_ln61_2_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="17" slack="2"/>
<pin id="428" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="add_ln61_2 "/>
</bind>
</comp>

<comp id="431" class="1005" name="add_ln61_3_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="17" slack="1"/>
<pin id="433" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln61_3 "/>
</bind>
</comp>

<comp id="436" class="1005" name="input_layer2_data_addr_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="17" slack="1"/>
<pin id="438" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="input_layer2_data_addr "/>
</bind>
</comp>

<comp id="441" class="1005" name="add_ln61_4_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="1"/>
<pin id="443" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln61_4 "/>
</bind>
</comp>

<comp id="446" class="1005" name="input_layer2_data_load_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="64" slack="2"/>
<pin id="448" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="input_layer2_data_load "/>
</bind>
</comp>

<comp id="451" class="1005" name="c1_conv_layer2_W_addr_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="1"/>
<pin id="453" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="c1_conv_layer2_W_addr "/>
</bind>
</comp>

<comp id="456" class="1005" name="c1_conv_layer2_W_load_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="1"/>
<pin id="458" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c1_conv_layer2_W_load "/>
</bind>
</comp>

<comp id="461" class="1005" name="bitcast_ln61_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="1"/>
<pin id="463" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln61 "/>
</bind>
</comp>

<comp id="466" class="1005" name="bitcast_ln61_1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln61_1 "/>
</bind>
</comp>

<comp id="471" class="1005" name="mul19_i_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="1"/>
<pin id="473" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul19_i "/>
</bind>
</comp>

<comp id="476" class="1005" name="sum_load_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="1"/>
<pin id="478" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="60" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="52" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="44" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="190" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="190" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="197" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="213" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="216" pin="2"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="222" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="207" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="222" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="248" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="248" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="248" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="50" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="293"><net_src comp="290" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="310"><net_src comp="159" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="321"><net_src comp="315" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="327"><net_src comp="322" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="331"><net_src comp="62" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="339"><net_src comp="66" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="346"><net_src comp="70" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="353"><net_src comp="74" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="360"><net_src comp="78" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="365"><net_src comp="84" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="370"><net_src comp="90" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="375"><net_src comp="96" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="380"><net_src comp="102" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="385"><net_src comp="108" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="390"><net_src comp="114" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="395"><net_src comp="120" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="400"><net_src comp="187" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="405"><net_src comp="197" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="410"><net_src comp="202" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="230" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="419"><net_src comp="234" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="424"><net_src comp="254" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="429"><net_src comp="262" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="434"><net_src comp="278" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="439"><net_src comp="133" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="444"><net_src comp="286" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="449"><net_src comp="140" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="454"><net_src comp="146" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="459"><net_src comp="153" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="464"><net_src comp="294" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="469"><net_src comp="298" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="474"><net_src comp="163" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="479"><net_src comp="302" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="159" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_out | {18 }
 - Input state : 
	Port: conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 : c1_conv_layer1_kernel_w_load | {1 }
	Port: conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 : mul_ln105 | {1 }
	Port: conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 : empty_11 | {1 }
	Port: conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 : empty_12 | {1 }
	Port: conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 : empty_13 | {1 }
	Port: conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 : empty | {1 }
	Port: conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 : zext_ln61_2 | {1 }
	Port: conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 : input_layer2_data | {7 8 }
	Port: conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 : mul_ln61 | {1 }
	Port: conv_fprop1_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 : c1_conv_layer2_W | {8 9 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln57 : 1
		store_ln59 : 1
		store_ln51 : 1
	State 2
		zext_ln59 : 1
		icmp_ln59 : 2
		icmp_ln57 : 1
		add_ln57_1 : 1
		br_ln57 : 2
		add_ln57 : 1
		select_ln57_1 : 3
		trunc_ln57 : 4
		trunc_ln57_1 : 4
		store_ln57 : 2
		store_ln57 : 4
	State 3
		empty_15 : 1
		trunc_ln59 : 1
		trunc_ln59_1 : 1
		add_ln61_2 : 2
		add_ln59 : 1
		store_ln59 : 2
	State 4
	State 5
		add_ln61 : 1
	State 6
		add_ln61_3 : 1
		add_ln61_1 : 1
	State 7
		input_layer2_data_addr : 1
		input_layer2_data_load : 2
		add_ln61_4 : 1
	State 8
		c1_conv_layer2_W_addr : 1
		c1_conv_layer2_W_load : 2
	State 9
	State 10
		mul19_i : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		sum_1 : 1
		write_ln0 : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		store_ln51 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|
|   dadd   |                   grp_fu_159                  |    3    |   685   |   635   |
|----------|-----------------------------------------------|---------|---------|---------|
|   dmul   |                   grp_fu_163                  |    8    |   388   |   127   |
|----------|-----------------------------------------------|---------|---------|---------|
|          |               add_ln57_1_fu_207               |    0    |    0    |    69   |
|          |                add_ln57_fu_216                |    0    |    0    |    38   |
|    add   |               add_ln61_2_fu_262               |    0    |    0    |    24   |
|          |                add_ln59_fu_267                |    0    |    0    |    38   |
|          |               add_ln61_3_fu_278               |    0    |    0    |    24   |
|          |               add_ln61_4_fu_286               |    0    |    0    |    23   |
|----------|-----------------------------------------------|---------|---------|---------|
|   icmp   |                icmp_ln59_fu_197               |    0    |    0    |    39   |
|          |                icmp_ln57_fu_202               |    0    |    0    |    69   |
|----------|-----------------------------------------------|---------|---------|---------|
|  select  |              select_ln57_1_fu_222             |    0    |    0    |    31   |
|          |               select_ln57_fu_248              |    0    |    0    |    31   |
|----------|-----------------------------------------------|---------|---------|---------|
| addmuladd|                   grp_fu_315                  |    1    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|  muladd  |                   grp_fu_322                  |    1    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|          |            mul_ln61_read_read_fu_78           |    0    |    0    |    0    |
|          |          zext_ln61_2_read_read_fu_84          |    0    |    0    |    0    |
|          |                 tmp_read_fu_90                |    0    |    0    |    0    |
|   read   |                tmp_1_read_fu_96               |    0    |    0    |    0    |
|          |               tmp_2_read_fu_102               |    0    |    0    |    0    |
|          |               tmp_3_read_fu_108               |    0    |    0    |    0    |
|          |           mul_ln105_read_read_fu_114          |    0    |    0    |    0    |
|          | c1_conv_layer1_kernel_w_load_read_read_fu_120 |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   write  |             write_ln0_write_fu_126            |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|          |                zext_ln59_fu_193               |    0    |    0    |    0    |
|   zext   |                zext_ln61_fu_282               |    0    |    0    |    0    |
|          |               zext_ln61_1_fu_290              |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|          |               trunc_ln57_fu_230               |    0    |    0    |    0    |
|   trunc  |              trunc_ln57_1_fu_234              |    0    |    0    |    0    |
|          |               trunc_ln59_fu_254               |    0    |    0    |    0    |
|          |              trunc_ln59_1_fu_258              |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   Total  |                                               |    13   |   1073  |   1148  |
|----------|-----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|            add_ln61_2_reg_426           |   17   |
|            add_ln61_3_reg_431           |   17   |
|            add_ln61_4_reg_441           |   16   |
|          bitcast_ln61_1_reg_466         |   64   |
|           bitcast_ln61_reg_461          |   64   |
|c1_conv_layer1_kernel_w_load_read_reg_392|   32   |
|      c1_conv_layer2_W_addr_reg_451      |   16   |
|      c1_conv_layer2_W_load_reg_456      |   64   |
|            icmp_ln57_reg_407            |    1   |
|            icmp_ln59_reg_402            |    1   |
|          indvar_flatten_reg_350         |   62   |
|      input_layer2_data_addr_reg_436     |   17   |
|      input_layer2_data_load_reg_446     |   64   |
|               m_1_reg_397               |   31   |
|                m_reg_336                |   31   |
|             mul19_i_reg_471             |   64   |
|          mul_ln105_read_reg_387         |   62   |
|          mul_ln61_read_reg_357          |   16   |
|                n_reg_343                |   31   |
|             sum_load_reg_476            |   64   |
|               sum_reg_328               |   64   |
|              tmp_1_reg_372              |   16   |
|              tmp_2_reg_377              |   17   |
|              tmp_3_reg_382              |   17   |
|               tmp_reg_367               |   17   |
|           trunc_ln57_1_reg_416          |   17   |
|            trunc_ln57_reg_411           |   16   |
|            trunc_ln59_reg_421           |   16   |
|         zext_ln61_2_read_reg_362        |   17   |
+-----------------------------------------+--------+
|                  Total                  |   931  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_140 |  p0  |   2  |  17  |   34   ||    0    ||    9    |
| grp_access_fu_153 |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|     grp_fu_159    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_163    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_163    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_315    |  p0  |   2  |  17  |   34   ||    0    ||    9    |
|     grp_fu_315    |  p1  |   2  |  17  |   34   ||    0    ||    9    |
|     grp_fu_322    |  p0  |   2  |  16  |   32   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   550  ||  3.096  ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |    -   |  1073  |  1148  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   72   |
|  Register |    -   |    -   |   931  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |    3   |  2004  |  1220  |
+-----------+--------+--------+--------+--------+
