// Seed: 2835469873
module module_0 (
    input logic id_0,
    input id_1,
    input id_2
);
  assign id_3 = 1;
endmodule
module module_1 (
    output id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input id_4,
    output id_5,
    input logic id_6,
    input logic id_7,
    input id_8,
    output id_9,
    output id_10,
    inout id_11,
    inout logic id_12,
    output id_13,
    input logic id_14,
    input id_15,
    output id_16,
    output logic id_17,
    input id_18,
    input id_19,
    output id_20,
    input id_21,
    input id_22,
    input logic id_23
);
  always @(1'd0 or posedge id_22[1'd0 : 1]) begin
    id_13 <= 1'b0;
  end
endmodule
