{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 17:12:27 2011 " "Info: Processing started: Thu Nov 24 17:12:27 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_hex_to_seven_segment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Info: Found entity 1: convert_hex_to_seven_segment" {  } { { "convert_hex_to_seven_segment.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/convert_hex_to_seven_segment.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_sram_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SRAM_interface " "Info: Found entity 1: UART_SRAM_interface" {  } { { "UART_SRAM_interface.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/UART_SRAM_interface.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sram_interface.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_sram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_SRAM_interface " "Info: Found entity 1: VGA_SRAM_interface" {  } { { "VGA_SRAM_interface.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/VGA_SRAM_interface.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_100_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_100_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100_PLL " "Info: Found entity 1: Clock_100_PLL" {  } { { "Clock_100_PLL.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/Clock_100_PLL.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "experiment4a.v " "Warning: Can't analyze file -- file experiment4a.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Info: Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/SRAM_Controller.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/VGA_Controller.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pb_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PB_Controller " "Info: Found entity 1: PB_Controller" {  } { { "PB_Controller.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/PB_Controller.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receive_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_receive_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Receive_Controller " "Info: Found entity 1: UART_Receive_Controller" {  } { { "UART_Receive_Controller.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/UART_Receive_Controller.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Info: Found entity 1: project" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Resetn resetn mil1_FSM.v(26) " "Info (10281): Verilog HDL Declaration information at mil1_FSM.v(26): object \"Resetn\" differs only in case from object \"resetn\" in the same scope" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mil1_fsm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mil1_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mil1_FSM " "Info: Found entity 1: mil1_FSM" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mil2_fsm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mil2_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mil2_FSM " "Info: Found entity 1: mil2_FSM" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dual_port_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM1 " "Info: Found entity 1: dual_port_RAM1" {  } { { "dual_port_ram1.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Info: Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "project.v(306) " "Warning (10175): Verilog HDL warning at project.v(306): ignoring unsupported system task" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 306 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "project.v(314) " "Warning (10175): Verilog HDL warning at project.v(314): ignoring unsupported system task" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 314 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 project.v(517) " "Warning (10230): Verilog HDL assignment warning at project.v(517): truncated value with size 10 to match size of target (9)" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_Controller PB_Controller:PB_unit " "Info: Elaborating entity \"PB_Controller\" for hierarchy \"PB_Controller:PB_unit\"" {  } { { "project.v" "PB_unit" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SRAM_interface VGA_SRAM_interface:VGA_unit " "Info: Elaborating entity \"VGA_SRAM_interface\" for hierarchy \"VGA_SRAM_interface:VGA_unit\"" {  } { { "project.v" "VGA_unit" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 160 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit " "Info: Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\"" {  } { { "VGA_SRAM_interface.v" "VGA_unit" { Text "C:/Documents and Settings/Pavel/Desktop/project/VGA_SRAM_interface.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_SRAM_interface UART_SRAM_interface:UART_unit " "Info: Elaborating entity \"UART_SRAM_interface\" for hierarchy \"UART_SRAM_interface:UART_unit\"" {  } { { "project.v" "UART_unit" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Receive_Controller UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX " "Info: Elaborating entity \"UART_Receive_Controller\" for hierarchy \"UART_SRAM_interface:UART_unit\|UART_Receive_Controller:UART_RX\"" {  } { { "UART_SRAM_interface.v" "UART_RX" { Text "C:/Documents and Settings/Pavel/Desktop/project/UART_SRAM_interface.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller SRAM_Controller:SRAM_unit " "Info: Elaborating entity \"SRAM_Controller\" for hierarchy \"SRAM_Controller:SRAM_unit\"" {  } { { "project.v" "SRAM_unit" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 196 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100_PLL SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst " "Info: Elaborating entity \"Clock_100_PLL\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\"" {  } { { "SRAM_Controller.v" "Clock_100_PLL_inst" { Text "C:/Documents and Settings/Pavel/Desktop/project/SRAM_Controller.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "altpll_component" { Text "C:/Documents and Settings/Pavel/Desktop/project/Clock_100_PLL.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\"" {  } { { "Clock_100_PLL.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/Clock_100_PLL.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component " "Info: Instantiated megafunction \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info: Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Info: Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Info: Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Info: Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Info: Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Info: Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Info: Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Info: Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Info: Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Clock_100_PLL.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/Clock_100_PLL.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mil1_FSM mil1_FSM:mil1_unit " "Info: Elaborating entity \"mil1_FSM\" for hierarchy \"mil1_FSM:mil1_unit\"" {  } { { "project.v" "mil1_unit" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 231 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mil1_FSM.v(468) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(468): truncated value with size 32 to match size of target (16)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mil1_FSM.v(469) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(469): truncated value with size 32 to match size of target (16)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mil1_FSM.v(850) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(850): truncated value with size 32 to match size of target (16)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mil1_FSM.v(851) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(851): truncated value with size 32 to match size of target (16)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil1_FSM.v(1277) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(1277): truncated value with size 64 to match size of target (32)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil1_FSM.v(1279) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(1279): truncated value with size 64 to match size of target (32)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil1_FSM.v(1280) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(1280): truncated value with size 64 to match size of target (32)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil1_FSM.v(1298) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(1298): truncated value with size 64 to match size of target (32)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil1_FSM.v(1299) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(1299): truncated value with size 64 to match size of target (32)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil1_FSM.v(1300) " "Warning (10230): Verilog HDL assignment warning at mil1_FSM.v(1300): truncated value with size 64 to match size of target (32)" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mil2_FSM mil2_FSM:mil2_unit " "Info: Elaborating entity \"mil2_FSM\" for hierarchy \"mil2_FSM:mil2_unit\"" {  } { { "project.v" "mil2_unit" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 266 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(495) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(495): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(496) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(496): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(500) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(500): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(514) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(514): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(518) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(518): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(543) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(543): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(544) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(544): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(548) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(548): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(560) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(560): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(561) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(561): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(562) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(562): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(563) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(563): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(591) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(591): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(594) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(594): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(599) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(599): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(600) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(600): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(601) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(601): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(602) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(602): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(618) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(618): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(619) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(619): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(622) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(622): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(630) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(630): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(631) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(631): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(632) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(632): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(633) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(633): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(640) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(640): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(643) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(643): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(648) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(648): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(649) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(649): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(650) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(650): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(651) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(651): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(656) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(656): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(657) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(657): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(660) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(660): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(668) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(668): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(669) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(669): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(670) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(670): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(671) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(671): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(685) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(685): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(690) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(690): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(691) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(691): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(692) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(692): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(693) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(693): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(698) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(698): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(699) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(699): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(702) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(702): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(710) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(710): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(711) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(711): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(712) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(712): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(713) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(713): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(721) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(721): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(724) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(724): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(729) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(729): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(730) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(730): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(731) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(731): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(732) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(732): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(738) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(738): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(739) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(739): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(743) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(743): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(757) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(757): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(758) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(758): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(759) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(759): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(760) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(760): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(783) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(783): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(786) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(786): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(794) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(794): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(795) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(795): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(796) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(796): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(797) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(797): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(814) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(814): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(815) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(815): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(819) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(819): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(828) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(828): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(829) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(829): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(830) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(830): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(831) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(831): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(840) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(840): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(843) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(843): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(848) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(848): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(849) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(849): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(850) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(850): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(851) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(851): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(857) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(857): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(858) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(858): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(862) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(862): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(871) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(871): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(872) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(872): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(873) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(873): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(874) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(874): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(892) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(892): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(897) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(897): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(898) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(898): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(899) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(899): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(900) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(900): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(906) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(906): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(907) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(907): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(911) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(911): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(920) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(920): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(921) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(921): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(922) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(922): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(923) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(923): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(932) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(932): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(935) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(935): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(940) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(940): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(941) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(941): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(942) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(942): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(943) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(943): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1052) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1052): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1054) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1054): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1056) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1056): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1060) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1060): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1114) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1114): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1116) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1116): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1125) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1125): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1148) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1148): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1150) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1150): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1153) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1153): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1157) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1157): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1174) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1174): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1175) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1175): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1176) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1176): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1177) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1177): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mil2_FSM.v(1209) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1209): truncated value with size 32 to match size of target (8)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mil2_FSM.v(1210) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1210): truncated value with size 32 to match size of target (8)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mil2_FSM.v(1245) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1245): truncated value with size 8 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mil2_FSM.v(1248) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1248): truncated value with size 8 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1262) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1262): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1264) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1264): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1273) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1273): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1278) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1278): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1279) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1279): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1280) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1280): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1281) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1281): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1310) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1310): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1312) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1312): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1315) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1315): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1318) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1318): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1332) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1332): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1333) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1333): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1334) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1334): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1335) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1335): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mil2_FSM.v(1384) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1384): truncated value with size 8 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mil2_FSM.v(1387) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1387): truncated value with size 8 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1400) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1400): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1409) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1409): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1412) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1412): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1417) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1417): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1418) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1418): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1419) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1419): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1420) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1420): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1434) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1434): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1436) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1436): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1438) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1438): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1441) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1441): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1455) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1455): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1456) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1456): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1457) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1457): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1458) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1458): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mil2_FSM.v(1481) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1481): truncated value with size 8 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mil2_FSM.v(1484) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1484): truncated value with size 8 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1507) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1507): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1512) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1512): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1513) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1513): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1514) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1514): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1515) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1515): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1529) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1529): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1531) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1531): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1533) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1533): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1536) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1536): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1550) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1550): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1551) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1551): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1552) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1552): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1553) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1553): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mil2_FSM.v(1577) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1577): truncated value with size 8 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mil2_FSM.v(1580) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1580): truncated value with size 8 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1594) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1594): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1603) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1603): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1606) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1606): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1611) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1611): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1612) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1612): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1613) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1613): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1614) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1614): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1632) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1632): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1634) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1634): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1636) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1636): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1640) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1640): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1659) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1659): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1660) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1660): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1661) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1661): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1662) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1662): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mil2_FSM.v(1696) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1696): truncated value with size 32 to match size of target (8)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mil2_FSM.v(1697) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1697): truncated value with size 32 to match size of target (8)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mil2_FSM.v(1727) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1727): truncated value with size 8 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mil2_FSM.v(1730) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1730): truncated value with size 8 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1743) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1743): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1752) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1752): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1755) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1755): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1763) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1763): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1764) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1764): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1765) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1765): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1766) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1766): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1792) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1792): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1794) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1794): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1798) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1798): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1802) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1802): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1816) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1816): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1817) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1817): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1818) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1818): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1819) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1819): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mil2_FSM.v(1860) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1860): truncated value with size 8 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mil2_FSM.v(1863) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1863): truncated value with size 8 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1876) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1876): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1885) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1885): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1888) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1888): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1893) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1893): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1894) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1894): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1895) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1895): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1896) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1896): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1910) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1910): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1912) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1912): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1915) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1915): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1919) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1919): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1933) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1933): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1934) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1934): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1935) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1935): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(1936) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1936): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mil2_FSM.v(1961) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1961): truncated value with size 8 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mil2_FSM.v(1964) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1964): truncated value with size 8 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(1989) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(1989): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 1989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2001) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2001): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2002) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2002): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2003) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2003): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2004) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2004): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2019) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2019): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2021) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2021): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2024) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2024): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2028) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2028): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2042) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2042): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2043) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2043): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2044) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2044): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2045) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2045): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mil2_FSM.v(2070) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2070): truncated value with size 8 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mil2_FSM.v(2073) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2073): truncated value with size 8 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2115) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2115): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2124) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2124): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2127) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2127): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2132) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2132): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2133) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2133): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2134) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2134): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2135) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2135): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mil2_FSM.v(2191) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2191): truncated value with size 32 to match size of target (18)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2197) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2197): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2199) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2199): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2201) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2201): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2205) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2205): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mil2_FSM.v(2236) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2236): truncated value with size 8 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 mil2_FSM.v(2239) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2239): truncated value with size 8 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2246) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2246): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2248) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2248): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2261) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2261): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2290) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2290): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2291) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2291): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mil2_FSM.v(2295) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2295): truncated value with size 32 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2304) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2304): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2305) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2305): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2306) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2306): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 mil2_FSM.v(2307) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2307): truncated value with size 64 to match size of target (32)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 7 mil2_FSM.v(2334) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2334): truncated value with size 18 to match size of target (7)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mil2_FSM.v(2335) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2335): truncated value with size 32 to match size of target (18)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(2337) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(2337): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2337 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(2341) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(2341): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2341 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 mil2_FSM.v(2348) " "Warning (10230): Verilog HDL assignment warning at mil2_FSM.v(2348): truncated value with size 32 to match size of target (18)" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(2350) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(2350): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2350 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mil2_FSM.v(2354) " "Warning (10175): Verilog HDL warning at mil2_FSM.v(2354): ignoring unsupported system task" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2354 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "mil2_FSM.v(2268) " "Warning (10272): Verilog HDL Case Statement warning at mil2_FSM.v(2268): case item expression covers a value already covered by a previous case item" {  } { { "mil2_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 2268 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dual_port_ram0.v 1 1 " "Warning: Using design file dual_port_ram0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM0 " "Info: Found entity 1: dual_port_RAM0" {  } { { "dual_port_ram0.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM0 mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0 " "Info: Elaborating entity \"dual_port_RAM0\" for hierarchy \"mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0\"" {  } { { "mil2_FSM.v" "dual_port_RAM_inst0" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "dual_port_ram0.v" "altsyncram_component" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram0.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\"" {  } { { "dual_port_ram0.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram0.v" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dual_port_RAM0.hex " "Info: Parameter \"init_file\" = \"dual_port_RAM0.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dual_port_ram0.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram0.v" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tq92.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tq92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tq92 " "Info: Found entity 1: altsyncram_tq92" {  } { { "db/altsyncram_tq92.tdf" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/db/altsyncram_tq92.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tq92 mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated " "Info: Elaborating entity \"altsyncram_tq92\" for hierarchy \"mil2_FSM:mil2_unit\|dual_port_RAM0:dual_port_RAM_inst0\|altsyncram:altsyncram_component\|altsyncram_tq92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM1 mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1 " "Info: Elaborating entity \"dual_port_RAM1\" for hierarchy \"mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1\"" {  } { { "mil2_FSM.v" "dual_port_RAM_inst1" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "dual_port_ram1.v" "altsyncram_component" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram1.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\"" {  } { { "dual_port_ram1.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram1.v" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dual_port_RAM1.hex " "Info: Parameter \"init_file\" = \"dual_port_RAM1.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dual_port_ram1.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram1.v" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uq92.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uq92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uq92 " "Info: Found entity 1: altsyncram_uq92" {  } { { "db/altsyncram_uq92.tdf" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/db/altsyncram_uq92.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uq92 mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated " "Info: Elaborating entity \"altsyncram_uq92\" for hierarchy \"mil2_FSM:mil2_unit\|dual_port_RAM1:dual_port_RAM_inst1\|altsyncram:altsyncram_component\|altsyncram_uq92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dual_port_ram2.v 1 1 " "Warning: Using design file dual_port_ram2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_RAM2 " "Info: Found entity 1: dual_port_RAM2" {  } { { "dual_port_ram2.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_RAM2 mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2 " "Info: Elaborating entity \"dual_port_RAM2\" for hierarchy \"mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2\"" {  } { { "mil2_FSM.v" "dual_port_RAM_inst2" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 125 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\"" {  } { { "dual_port_ram2.v" "altsyncram_component" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram2.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\"" {  } { { "dual_port_ram2.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram2.v" 97 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info: Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dual_port_RAM2.hex " "Info: Parameter \"init_file\" = \"dual_port_RAM2.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info: Parameter \"numwords_b\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info: Parameter \"widthad_b\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dual_port_ram2.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/dual_port_ram2.v" 97 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vq92.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vq92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vq92 " "Info: Found entity 1: altsyncram_vq92" {  } { { "db/altsyncram_vq92.tdf" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/db/altsyncram_vq92.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vq92 mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated " "Info: Elaborating entity \"altsyncram_vq92\" for hierarchy \"mil2_FSM:mil2_unit\|dual_port_RAM2:dual_port_RAM_inst2\|altsyncram:altsyncram_component\|altsyncram_vq92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit7 " "Info: Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit7\"" {  } { { "project.v" "unit7" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 470 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Info: Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "project.v" "Mult2" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 376 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "mil1_FSM:mil1_unit\|Add23 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"mil1_FSM:mil1_unit\|Add23\"" {  } { { "mil1_FSM.v" "Add23" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1279 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "project.v" "Mult3" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 377 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "mil1_FSM:mil1_unit\|Add30 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"mil1_FSM:mil1_unit\|Add30\"" {  } { { "mil1_FSM.v" "Add30" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1299 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "project.v" "Mult0" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 374 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "project.v" "Mult1" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 375 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "mil1_FSM:mil1_unit\|Add35 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"mil1_FSM:mil1_unit\|Add35\"" {  } { { "mil1_FSM.v" "Add35" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1312 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "mil1_FSM:mil1_unit\|Add33 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"mil1_FSM:mil1_unit\|Add33\"" {  } { { "mil1_FSM.v" "Add33" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1306 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 376 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2 " "Info: Instantiated megafunction \"lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Info: Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Info: Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Info: Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 376 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m1t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_m1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m1t " "Info: Found entity 1: mult_m1t" {  } { { "db/mult_m1t.tdf" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/db/mult_m1t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mil1_FSM:mil1_unit\|lpm_add_sub:Add23 " "Info: Elaborated megafunction instantiation \"mil1_FSM:mil1_unit\|lpm_add_sub:Add23\"" {  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1279 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mil1_FSM:mil1_unit\|lpm_add_sub:Add23 " "Info: Instantiated megafunction \"mil1_FSM:mil1_unit\|lpm_add_sub:Add23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Info: Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info: Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mil1_FSM.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil1_FSM.v" 1279 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ri.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ri " "Info: Found entity 1: add_sub_7ri" {  } { { "db/add_sub_7ri.tdf" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/db/add_sub_7ri.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 377 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult3 " "Info: Instantiated megafunction \"lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Info: Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Info: Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 49 " "Info: Parameter \"LPM_WIDTHP\" = \"49\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 49 " "Info: Parameter \"LPM_WIDTHR\" = \"49\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 377 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o1t.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_o1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o1t " "Info: Found entity 1: mult_o1t" {  } { { "db/mult_o1t.tdf" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/db/mult_o1t.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "168 " "Info: Ignored 168 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "168 " "Info: Ignored 168 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "UART_SRAM_interface.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/UART_SRAM_interface.v" 24 -1 0 } } { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 72 -1 0 } } { "SRAM_Controller.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/SRAM_Controller.v" 30 -1 0 } } { "SRAM_Controller.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/SRAM_Controller.v" 31 -1 0 } } { "UART_Receive_Controller.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/UART_Receive_Controller.v" 29 -1 0 } } { "PB_Controller.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/PB_Controller.v" 22 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Warning (13410): Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_O GND " "Warning (13410): Pin \"VGA_SYNC_O\" is stuck at GND" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX_O VCC " "Warning (13410): Pin \"UART_TX_O\" is stuck at VCC" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 17 " "Info: 17 registers lost all their fanouts during netlist optimizations. The first 17 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|m1_state~38 " "Info: Register \"mil1_FSM:mil1_unit\|m1_state~38\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_V\[24\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_V\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_V\[25\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_V\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_V\[26\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_V\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_V\[27\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_V\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_V\[28\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_V\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_V\[29\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_V\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_V\[30\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_V\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_V\[31\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_V\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_U\[24\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_U\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_U\[25\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_U\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_U\[26\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_U\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_U\[27\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_U\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_U\[28\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_U\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_U\[29\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_U\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_U\[30\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_U\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mil1_FSM:mil1_unit\|ACC_U\[31\] " "Info: Register \"mil1_FSM:mil1_unit\|ACC_U\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mil2_FSM:mil2_unit\|ram2_address_B\[1\]~13 " "Info (17048): Logic cell \"mil2_FSM:mil2_unit\|ram2_address_B\[1\]~13\"" {  } { { "mil2_FSM.v" "ram2_address_B\[1\]~13" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 202 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "mil2_FSM:mil2_unit\|ram2_address_B\[2\]~15 " "Info (17048): Logic cell \"mil2_FSM:mil2_unit\|ram2_address_B\[2\]~15\"" {  } { { "mil2_FSM.v" "ram2_address_B\[2\]~15" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 202 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "mil2_FSM:mil2_unit\|ram2_address_B\[3\]~17 " "Info (17048): Logic cell \"mil2_FSM:mil2_unit\|ram2_address_B\[3\]~17\"" {  } { { "mil2_FSM.v" "ram2_address_B\[3\]~17" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 202 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "mil2_FSM:mil2_unit\|ram2_address_B\[4\]~19 " "Info (17048): Logic cell \"mil2_FSM:mil2_unit\|ram2_address_B\[4\]~19\"" {  } { { "mil2_FSM.v" "ram2_address_B\[4\]~19" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 202 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "mil2_FSM:mil2_unit\|ram2_address_B\[5\]~21 " "Info (17048): Logic cell \"mil2_FSM:mil2_unit\|ram2_address_B\[5\]~21\"" {  } { { "mil2_FSM.v" "ram2_address_B\[5\]~21" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 202 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "mil2_FSM:mil2_unit\|ram2_address_B\[6\]~23 " "Info (17048): Logic cell \"mil2_FSM:mil2_unit\|ram2_address_B\[6\]~23\"" {  } { { "mil2_FSM.v" "ram2_address_B\[6\]~23" { Text "C:/Documents and Settings/Pavel/Desktop/project/mil2_FSM.v" 202 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Pavel/Desktop/project/project.map.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/Pavel/Desktop/project/project.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll " "Info: Adding node \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Warning: Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[1\] " "Warning (15610): No output dependent on input pin \"PUSH_BUTTON_I\[1\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[2\] " "Warning (15610): No output dependent on input pin \"PUSH_BUTTON_I\[2\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PUSH_BUTTON_I\[3\] " "Warning (15610): No output dependent on input pin \"PUSH_BUTTON_I\[3\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[0\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[0\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "Warning (15610): No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "project.v" "" { Text "C:/Documents and Settings/Pavel/Desktop/project/project.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4044 " "Info: Implemented 4044 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Info: Implemented 124 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3767 " "Info: Implemented 3767 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Info: Implemented 96 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Info: Implemented 16 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 317 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 317 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 17:12:57 2011 " "Info: Processing ended: Thu Nov 24 17:12:57 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
