---
title: Research
layout: page
---
<!--
![Profile Image]({{ site.url }}/{{ site.picture }})
-->

<h1>
    <a class="link" href="https://descyphy.usc.edu">DesCyPhy Lab</a>
</h1>

<h2>
    Lab Introduction
</h2>
<p>
We have two subgroups, focusing on cyber-physical system design and trustworthy SoC design respectively. 
</p>

<h2>
    Lab Members
</h2>
<p>
Advisor: <a class="link" href="https://viterbi.usc.edu/directory/faculty/Nuzzo/Pierluigi">Prof. Pierluigi Nuzzo</a><br/>
Postdoc: Michele Lora, Luca Geretti, Dengwang Tang<br/>
Ph.D. students: 
Chanwook Oh, <a class="link" href="https://www.linkedin.com/in/subhajit-dutta-chowdhury-3aba7992/">Subhajit Dutta Chowdhury</a>, Nikhil Vijay Naik, Krishna Chaitanya Kalagaria, 
<a class="link" href="https://www.linkedin.com/in/yifeng-xiao-248161204/">Yifeng Xiao</a>, Kevin (Chia-Ming) Chang, Matthew Low, 
<a class="link" href="https://zyni2001.github.io/">Zhiyu Ni</a>, and me<br/>
Alumni:
Dhruva Kartik (Postdoc, Amazon), <a class="link" href="https://www.linkedin.com/in/yinghua-hu-861650123/">Yinghua Hu</a> (PhD, Synopsys)
</p>


<h1>Publications</h1>

<h2>Journal Paper</h2>

<p>
	Y. Hu, Y. Zhang, K. Yang, D. Chen, P. A. Beerel, P. Nuzzo, "<a class="link" href="https://ieeexplore.ieee.org/document/10061617">On the Security of Sequential Logic Locking Against Oracle-Guided Attacks</a>," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Mar. 2023.
</p>

<h2>Conference Papers</h2>

<p>
	D. Chen, X. Zhou, Y. Hu, Y. Zhang, K. Yang, P. A. Beerel, P. Nuzzo, "<a class="link" href="https://www.isqed.org/English/Archives/2023/Technical_Sessions/accepted.html">Unraveling Latch Locking Using Machine Learning, Boolean Analysis, and ILP</a>," International Symposium on Quality Electronic Design (ISQED), Apr. 2023.
</p>

<p>
	Y. Hu, Y. Zhang, K. Yang, D. Chen, P. A. Beerel, P. Nuzzo, "<a class="link" href="https://ieeexplore.ieee.org/abstract/document/9702267">Fun-SAT: Functional Corruptibility-Guided SAT-Based Attack on Sequential Logic Encryption</a>," Proc. IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp. 281-291, Dec. 2021.
</p>

<p>
	S. Dutta Chowdhury, K. Yang, P. Nuzzo, "<a class="link" href="https://ieeexplore.ieee.org/abstract/document/9643498">ReIGNN: State Register Identification Using Graph Neural Networks for Circuit Reverse Engineering</a>," Proc. Int. Conf. Computer Aided Design (ICCAD), pp. 1-9, Nov. 2021.
</p>

<p>
	Y. Hu, K. Yang, S. Nazarian, P. Nuzzo, "<a class="link" href="https://link.springer.com/chapter/10.1007/978-3-030-81641-4_12">SANSCrypt: Sporadic-Authentication-Based Sequential Logic Encryption</a>," in VLSI-SoC: Design Trends, Springer, pp. 255-278, Jul. 2021.
</p>

<p>
	Y. Hu, K. Yang, S. D. Chowdhury and P. Nuzzo, "<a class="link" href="https://ieeexplore.ieee.org/abstract/document/9473956">Risk-Aware Cost-Effective Design Methodology for Integrated Circuit Locking</a>," Proc. IEEE/ACM Design Automation and Testing in Europe Conf. (DATE), pp. 1182-1185, Feb. 2021.
</p>

<p>
	Y. Hu, K. Yang, S. Nazarian and P. Nuzzo, "<a class="link" href="https://ieeexplore.ieee.org/document/9344079">SANSCrypt: A Sporadic-Authentication-Based Sequential Logic Encryption Scheme</a>," Proc. IFIP/IEEE Int. Conf. Very Large-Scale Integration (VLSI-SoC), pp. 129-134, Oct. 2020.
</p>



<!--

<h1>Conference Related</h1>

<a class="link" href="https://sceneryinmirror.github.io/conference">Conference Deadline</a>

-->
