// Seed: 80698701
module module_0 (
    input  wire id_0,
    output wor  id_1,
    input  wire module_0,
    input  tri0 id_3,
    input  wire id_4,
    input  tri0 id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_2 (
    input uwire id_0,
    input tri0 id_1,
    output tri1 id_2,
    output tri1 id_3,
    input logic id_4,
    input supply1 id_5,
    input wor id_6,
    input tri id_7
    , id_21,
    output logic id_8,
    input tri id_9,
    input supply0 id_10,
    input wor id_11,
    output tri0 id_12,
    input supply1 id_13,
    input supply0 id_14,
    output wire module_1,
    input uwire id_16,
    output tri1 id_17,
    input tri id_18,
    input wor id_19
);
  assign id_21 = id_14 && 1'b0;
  initial begin
    id_8 <= id_4;
  end
  always @(posedge id_14 or posedge id_14) begin
    fork
      id_12 = 1;
      `define pp_22 0
      id_23(id_5, 1);
    join
  end
  module_0(
      id_16, id_17, id_6, id_13, id_6, id_6
  );
endmodule
