============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/TD/bin/td.exe
   Run by =     ASUS
   Run Date =   Wed Apr 12 11:15:57 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db CortexM0_SOC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter place:timing_factor.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:least_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:most_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:tactics.
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db CortexM0_SOC_pr.db" in  5.020466s wall, 3.703125s user + 0.203125s system = 3.906250s CPU (77.8%)

RUN-1004 : used memory is 525 MB, reserved memory is 499 MB, peak memory is 525 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-8007 ERROR: syntax error near '_Interface' in ../rtl/CortexM0_SoC.v(582)
HDL-8007 ERROR: 'AHBlite_SPI' is an unknown type in ../rtl/CortexM0_SoC.v(582)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SPI.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(102)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(443)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(500)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_SPI in ../rtl/AHBlite_SPI.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.674801s wall, 3.015625s user + 0.109375s system = 3.125000s CPU (85.0%)

RUN-1004 : used memory is 319 MB, reserved memory is 319 MB, peak memory is 577 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
USR-6010 WARNING: ADC constraints: pin SPI_CLK has no constraint.
USR-6010 WARNING: ADC constraints: pin SPI_CS has no constraint.
USR-6010 WARNING: ADC constraints: pin SPI_DATA has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "AHBlite_SPI"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model AHBlite_SPI
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 60 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_REF24MHz" net"QN_REF24MHz"
SYN-1014 : Optimize round 1
SYN-1032 : 22943/261 useful/useless nets, 22398/120 useful/useless insts
SYN-1021 : Optimized 36 onehot mux instances.
SYN-1020 : Optimized 74 distributor mux.
SYN-1016 : Merged 371 instances.
SYN-1015 : Optimize round 1, 1097 better
SYN-1014 : Optimize round 2
SYN-1032 : 22905/72 useful/useless nets, 22361/158 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 2, 326 better
SYN-1014 : Optimize round 3
SYN-1032 : 22900/2 useful/useless nets, 22356/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20872/408 useful/useless nets, 20638/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19859/22 useful/useless nets, 19625/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19853/0 useful/useless nets, 19619/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.747663s wall, 4.328125s user + 0.265625s system = 4.593750s CPU (96.8%)

RUN-1004 : used memory is 426 MB, reserved memory is 427 MB, peak memory is 577 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        36
  #input                    8
  #output                  18
  #inout                   10

Gate Statistics
#Basic gates            20117
  #and                   9595
  #nand                     0
  #or                    2008
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6420
  #bufif1                   3
  #MX21                   527
  #FADD                     0
  #DFF                   1491
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  68
#MACRO_MULT                 1
#MACRO_MUX                146

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18626  |1491   |95     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.142480s wall, 1.859375s user + 0.062500s system = 1.921875s CPU (89.7%)

RUN-1004 : used memory is 535 MB, reserved memory is 538 MB, peak memory is 577 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 36 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 195 instances.
SYN-2501 : Optimize round 1, 674 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 21295/17 useful/useless nets, 20879/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19946/68 useful/useless nets, 19624/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20380/2 useful/useless nets, 20126/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21017/4 useful/useless nets, 20763/4 useful/useless insts
SYN-1032 : 21743/74 useful/useless nets, 21313/68 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 67294, tnet num: 21761, tinst num: 21316, tnode num: 92728, tedge num: 103544.
TMR-2508 : Levelizing timing graph completed, there are 279 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.146841s wall, 0.812500s user + 0.046875s system = 0.859375s CPU (74.9%)

RUN-1004 : used memory is 684 MB, reserved memory is 690 MB, peak memory is 684 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21761 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 320 (3.50), #lev = 5 (2.86)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 319 (3.45), #lev = 6 (2.83)
SYN-3001 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 887 instances into 326 LUTs, name keeping = 72%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5131 (3.99), #lev = 21 (8.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5196 (3.88), #lev = 19 (7.80)
SYN-3001 : Logic optimization runtime opt =   1.06 sec, map = 8200.19 sec
SYN-3001 : Mapper mapped 18626 instances into 5196 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        36
  #input                    8
  #output                  18
  #inout                   10

LUT Statistics
#Total_luts              5757
  #lut4                  3777
  #lut5                  1745
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             235

Utilization Statistics
#lut                     5757   out of  19600   29.37%
#reg                     1484   out of  19600    7.57%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       36   out of    188   19.15%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5522   |235    |1490   |32     |3      |
|  u_logic |cortexm0ds_logic |5196   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 188 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 29 adder to BLE ...
SYN-4008 : Packed 29 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  17.460713s wall, 16.000000s user + 0.281250s system = 16.281250s CPU (93.2%)

RUN-1004 : used memory is 587 MB, reserved memory is 615 MB, peak memory is 874 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.459445s wall, 2.328125s user + 0.078125s system = 2.406250s CPU (97.8%)

RUN-1004 : used memory is 609 MB, reserved memory is 615 MB, peak memory is 874 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7180 instances
RUN-1001 : 5519 luts, 1484 seqs, 63 mslices, 38 lslices, 36 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7524 nets
RUN-1001 : 3816 nets have 2 pins
RUN-1001 : 2690 nets have [3 - 5] pins
RUN-1001 : 632 nets have [6 - 10] pins
RUN-1001 : 206 nets have [11 - 20] pins
RUN-1001 : 166 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7178 instances, 5519 luts, 1484 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 34810, tnet num: 7478, tinst num: 7178, tnode num: 39546, tedge num: 56565.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7478 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.794234s wall, 0.781250s user + 0.031250s system = 0.812500s CPU (102.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.74564e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7178.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.5208e+06, overlap = 78.75
PHY-3002 : Step(2): len = 1.36421e+06, overlap = 78.75
PHY-3002 : Step(3): len = 1.26633e+06, overlap = 78.75
PHY-3002 : Step(4): len = 1.16762e+06, overlap = 78.75
PHY-3002 : Step(5): len = 1.13009e+06, overlap = 80.1563
PHY-3002 : Step(6): len = 1.03844e+06, overlap = 90.8438
PHY-3002 : Step(7): len = 983079, overlap = 96.5313
PHY-3002 : Step(8): len = 967806, overlap = 96.9063
PHY-3002 : Step(9): len = 961129, overlap = 100.719
PHY-3002 : Step(10): len = 951653, overlap = 105.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.95123e-05
PHY-3002 : Step(11): len = 961339, overlap = 99.875
PHY-3002 : Step(12): len = 956612, overlap = 93.875
PHY-3002 : Step(13): len = 954020, overlap = 95
PHY-3002 : Step(14): len = 950684, overlap = 87.5
PHY-3002 : Step(15): len = 946399, overlap = 74.875
PHY-3002 : Step(16): len = 940125, overlap = 72.0625
PHY-3002 : Step(17): len = 935587, overlap = 69.0938
PHY-3002 : Step(18): len = 929127, overlap = 77.8125
PHY-3002 : Step(19): len = 922473, overlap = 73.3125
PHY-3002 : Step(20): len = 873189, overlap = 71.1563
PHY-3002 : Step(21): len = 858398, overlap = 65.4375
PHY-3002 : Step(22): len = 834180, overlap = 70.3438
PHY-3002 : Step(23): len = 826813, overlap = 65.7813
PHY-3002 : Step(24): len = 821277, overlap = 62.875
PHY-3002 : Step(25): len = 816055, overlap = 58.2813
PHY-3002 : Step(26): len = 806354, overlap = 59
PHY-3002 : Step(27): len = 799766, overlap = 65.2813
PHY-3002 : Step(28): len = 795109, overlap = 61.0625
PHY-3002 : Step(29): len = 789843, overlap = 62.8125
PHY-3002 : Step(30): len = 782500, overlap = 63.7813
PHY-3002 : Step(31): len = 776387, overlap = 59.6563
PHY-3002 : Step(32): len = 772779, overlap = 59.625
PHY-3002 : Step(33): len = 767623, overlap = 57.2813
PHY-3002 : Step(34): len = 761157, overlap = 59.6875
PHY-3002 : Step(35): len = 757009, overlap = 56.75
PHY-3002 : Step(36): len = 752471, overlap = 59.25
PHY-3002 : Step(37): len = 746242, overlap = 56.75
PHY-3002 : Step(38): len = 740862, overlap = 60.5938
PHY-3002 : Step(39): len = 738362, overlap = 58.3438
PHY-3002 : Step(40): len = 729585, overlap = 61
PHY-3002 : Step(41): len = 720916, overlap = 61.4375
PHY-3002 : Step(42): len = 717828, overlap = 63.6563
PHY-3002 : Step(43): len = 715220, overlap = 62.0938
PHY-3002 : Step(44): len = 690443, overlap = 67
PHY-3002 : Step(45): len = 681132, overlap = 61.9063
PHY-3002 : Step(46): len = 679384, overlap = 59.9063
PHY-3002 : Step(47): len = 677710, overlap = 66.1563
PHY-3002 : Step(48): len = 674562, overlap = 66.875
PHY-3002 : Step(49): len = 671442, overlap = 61.2813
PHY-3002 : Step(50): len = 668856, overlap = 59.2813
PHY-3002 : Step(51): len = 667148, overlap = 61.7188
PHY-3002 : Step(52): len = 663639, overlap = 66.4375
PHY-3002 : Step(53): len = 657716, overlap = 62.1875
PHY-3002 : Step(54): len = 654735, overlap = 60.0625
PHY-3002 : Step(55): len = 653473, overlap = 59.2813
PHY-3002 : Step(56): len = 650343, overlap = 61.5
PHY-3002 : Step(57): len = 646314, overlap = 64.4688
PHY-3002 : Step(58): len = 643423, overlap = 64.4688
PHY-3002 : Step(59): len = 641690, overlap = 64.25
PHY-3002 : Step(60): len = 636091, overlap = 65.5313
PHY-3002 : Step(61): len = 634214, overlap = 68.0313
PHY-3002 : Step(62): len = 631735, overlap = 68.0938
PHY-3002 : Step(63): len = 628876, overlap = 67.125
PHY-3002 : Step(64): len = 624767, overlap = 64.25
PHY-3002 : Step(65): len = 623336, overlap = 66.3438
PHY-3002 : Step(66): len = 620919, overlap = 66.2813
PHY-3002 : Step(67): len = 615608, overlap = 67
PHY-3002 : Step(68): len = 612603, overlap = 70.0625
PHY-3002 : Step(69): len = 611245, overlap = 72.4375
PHY-3002 : Step(70): len = 608430, overlap = 76.2188
PHY-3002 : Step(71): len = 605797, overlap = 77.4375
PHY-3002 : Step(72): len = 603218, overlap = 74.7813
PHY-3002 : Step(73): len = 601876, overlap = 67.8438
PHY-3002 : Step(74): len = 599114, overlap = 70.125
PHY-3002 : Step(75): len = 597423, overlap = 71.7813
PHY-3002 : Step(76): len = 594563, overlap = 78.8438
PHY-3002 : Step(77): len = 593085, overlap = 79.0938
PHY-3002 : Step(78): len = 590427, overlap = 75.1875
PHY-3002 : Step(79): len = 582389, overlap = 85.6875
PHY-3002 : Step(80): len = 578705, overlap = 91.625
PHY-3002 : Step(81): len = 577805, overlap = 89.1875
PHY-3002 : Step(82): len = 575679, overlap = 78.8125
PHY-3002 : Step(83): len = 574902, overlap = 86.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000199025
PHY-3002 : Step(84): len = 577054, overlap = 91.3438
PHY-3002 : Step(85): len = 579775, overlap = 89.0313
PHY-3002 : Step(86): len = 583775, overlap = 76.5625
PHY-3002 : Step(87): len = 586885, overlap = 81
PHY-3002 : Step(88): len = 588448, overlap = 80.3125
PHY-3002 : Step(89): len = 590105, overlap = 73.1563
PHY-3002 : Step(90): len = 595099, overlap = 80.3438
PHY-3002 : Step(91): len = 597176, overlap = 66.9375
PHY-3002 : Step(92): len = 598459, overlap = 64.0313
PHY-3002 : Step(93): len = 600538, overlap = 66.8438
PHY-3002 : Step(94): len = 606651, overlap = 63.6875
PHY-3002 : Step(95): len = 608786, overlap = 59.1563
PHY-3002 : Step(96): len = 608934, overlap = 59.3125
PHY-3002 : Step(97): len = 609314, overlap = 63.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000340611
PHY-3002 : Step(98): len = 609721, overlap = 66.1563
PHY-3002 : Step(99): len = 613459, overlap = 65.875
PHY-3002 : Step(100): len = 618683, overlap = 51.8125
PHY-3002 : Step(101): len = 621962, overlap = 66.5
PHY-3002 : Step(102): len = 622866, overlap = 61.6875
PHY-3002 : Step(103): len = 624604, overlap = 57.1563
PHY-3002 : Step(104): len = 628282, overlap = 63.1875
PHY-3002 : Step(105): len = 629766, overlap = 60.625
PHY-3002 : Step(106): len = 631039, overlap = 60.2813
PHY-3002 : Step(107): len = 632297, overlap = 60.25
PHY-3002 : Step(108): len = 633150, overlap = 59.8438
PHY-3002 : Step(109): len = 634450, overlap = 55.2813
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.069170s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (135.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43827e+06, over cnt = 1341(3%), over = 1928, worst = 9
PHY-1002 : len = 1.44343e+06, over cnt = 1123(3%), over = 1500, worst = 8
PHY-1002 : len = 1.45477e+06, over cnt = 846(2%), over = 1102, worst = 8
PHY-1002 : len = 1.46366e+06, over cnt = 664(1%), over = 882, worst = 8
PHY-1002 : len = 1.47867e+06, over cnt = 469(1%), over = 649, worst = 8
PHY-1001 : End global iterations;  1.195928s wall, 1.859375s user + 0.046875s system = 1.906250s CPU (159.4%)

PHY-1001 : Congestion index: top1 = 93.75, top5 = 81.25, top10 = 73.75, top15 = 64.38.
PHY-3001 : End congestion estimation;  1.739657s wall, 2.359375s user + 0.062500s system = 2.421875s CPU (139.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7478 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.432893s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (101.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.29458e-05
PHY-3002 : Step(110): len = 600124, overlap = 63.625
PHY-3002 : Step(111): len = 566389, overlap = 89
PHY-3002 : Step(112): len = 542615, overlap = 100.5
PHY-3002 : Step(113): len = 518617, overlap = 116.375
PHY-3002 : Step(114): len = 493374, overlap = 128.375
PHY-3002 : Step(115): len = 467814, overlap = 144.906
PHY-3002 : Step(116): len = 444729, overlap = 163.969
PHY-3002 : Step(117): len = 428406, overlap = 174.219
PHY-3002 : Step(118): len = 409849, overlap = 186.813
PHY-3002 : Step(119): len = 400289, overlap = 191.188
PHY-3002 : Step(120): len = 389812, overlap = 199.438
PHY-3002 : Step(121): len = 382556, overlap = 197.5
PHY-3002 : Step(122): len = 377042, overlap = 193.156
PHY-3002 : Step(123): len = 372574, overlap = 182.938
PHY-3002 : Step(124): len = 369818, overlap = 183.563
PHY-3002 : Step(125): len = 366723, overlap = 181.219
PHY-3002 : Step(126): len = 364420, overlap = 175.969
PHY-3002 : Step(127): len = 362182, overlap = 171.438
PHY-3002 : Step(128): len = 360646, overlap = 170
PHY-3002 : Step(129): len = 357792, overlap = 170.625
PHY-3002 : Step(130): len = 356250, overlap = 169.656
PHY-3002 : Step(131): len = 353237, overlap = 173.656
PHY-3002 : Step(132): len = 350775, overlap = 174.406
PHY-3002 : Step(133): len = 350018, overlap = 175.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.58917e-05
PHY-3002 : Step(134): len = 359794, overlap = 162.75
PHY-3002 : Step(135): len = 374788, overlap = 143.875
PHY-3002 : Step(136): len = 381297, overlap = 129.813
PHY-3002 : Step(137): len = 387676, overlap = 116.5
PHY-3002 : Step(138): len = 393908, overlap = 108.594
PHY-3002 : Step(139): len = 398347, overlap = 106.813
PHY-3002 : Step(140): len = 402508, overlap = 100.438
PHY-3002 : Step(141): len = 402750, overlap = 101.125
PHY-3002 : Step(142): len = 402594, overlap = 98.875
PHY-3002 : Step(143): len = 402417, overlap = 94
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000131783
PHY-3002 : Step(144): len = 415957, overlap = 68.5625
PHY-3002 : Step(145): len = 430300, overlap = 50.25
PHY-3002 : Step(146): len = 436455, overlap = 44.0313
PHY-3002 : Step(147): len = 442804, overlap = 37.2813
PHY-3002 : Step(148): len = 445992, overlap = 30.75
PHY-3002 : Step(149): len = 449082, overlap = 29.1875
PHY-3002 : Step(150): len = 448455, overlap = 26.5625
PHY-3002 : Step(151): len = 448573, overlap = 29.1563
PHY-3002 : Step(152): len = 448268, overlap = 30.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000263567
PHY-3002 : Step(153): len = 463907, overlap = 17.9063
PHY-3002 : Step(154): len = 476492, overlap = 11.125
PHY-3002 : Step(155): len = 484536, overlap = 10.1563
PHY-3002 : Step(156): len = 488221, overlap = 8.5625
PHY-3002 : Step(157): len = 493332, overlap = 11.5313
PHY-3002 : Step(158): len = 497352, overlap = 14.0313
PHY-3002 : Step(159): len = 499017, overlap = 13.5938
PHY-3002 : Step(160): len = 501436, overlap = 13.0938
PHY-3002 : Step(161): len = 500261, overlap = 13.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000527133
PHY-3002 : Step(162): len = 512937, overlap = 9.71875
PHY-3002 : Step(163): len = 523887, overlap = 7.84375
PHY-3002 : Step(164): len = 531003, overlap = 5.71875
PHY-3002 : Step(165): len = 535067, overlap = 5.34375
PHY-3002 : Step(166): len = 540344, overlap = 5.15625
PHY-3002 : Step(167): len = 541267, overlap = 5.0625
PHY-3002 : Step(168): len = 543257, overlap = 5
PHY-3002 : Step(169): len = 544333, overlap = 4.375
PHY-3002 : Step(170): len = 541864, overlap = 4.9375
PHY-3002 : Step(171): len = 539884, overlap = 5.0625
PHY-3002 : Step(172): len = 539247, overlap = 5.46875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00104885
PHY-3002 : Step(173): len = 551921, overlap = 2.1875
PHY-3002 : Step(174): len = 561972, overlap = 0.78125
PHY-3002 : Step(175): len = 569513, overlap = 0.53125
PHY-3002 : Step(176): len = 573683, overlap = 0.625
PHY-3002 : Step(177): len = 575623, overlap = 1.03125
PHY-3002 : Step(178): len = 575967, overlap = 0.5625
PHY-3002 : Step(179): len = 576668, overlap = 0.125
PHY-3002 : Step(180): len = 576198, overlap = 0.0625
PHY-3002 : Step(181): len = 575217, overlap = 0.125
PHY-3002 : Step(182): len = 573755, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45532e+06, over cnt = 484(1%), over = 662, worst = 9
PHY-1002 : len = 1.45888e+06, over cnt = 294(0%), over = 386, worst = 6
PHY-1002 : len = 1.45987e+06, over cnt = 210(0%), over = 275, worst = 6
PHY-1002 : len = 1.45931e+06, over cnt = 163(0%), over = 219, worst = 6
PHY-1002 : len = 1.45918e+06, over cnt = 148(0%), over = 204, worst = 6
PHY-1001 : End global iterations;  0.922394s wall, 1.578125s user + 0.031250s system = 1.609375s CPU (174.5%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 50.63, top10 = 45.00, top15 = 41.88.
PHY-3001 : End congestion estimation;  1.460790s wall, 2.140625s user + 0.046875s system = 2.187500s CPU (149.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7478 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.424645s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000820167
PHY-3002 : Step(183): len = 569569, overlap = 8.65625
PHY-3002 : Step(184): len = 558267, overlap = 7.53125
PHY-3002 : Step(185): len = 548009, overlap = 6.4375
PHY-3002 : Step(186): len = 536736, overlap = 7.625
PHY-3002 : Step(187): len = 527444, overlap = 8.34375
PHY-3002 : Step(188): len = 517353, overlap = 8.6875
PHY-3002 : Step(189): len = 509393, overlap = 13.4375
PHY-3002 : Step(190): len = 503805, overlap = 12
PHY-3002 : Step(191): len = 500059, overlap = 13.4688
PHY-3002 : Step(192): len = 496968, overlap = 12.6563
PHY-3002 : Step(193): len = 495167, overlap = 10.4375
PHY-3002 : Step(194): len = 492794, overlap = 13.875
PHY-3002 : Step(195): len = 491478, overlap = 12.1563
PHY-3002 : Step(196): len = 490436, overlap = 13.6563
PHY-3002 : Step(197): len = 489298, overlap = 14.6563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00164033
PHY-3002 : Step(198): len = 497850, overlap = 9.09375
PHY-3002 : Step(199): len = 505681, overlap = 12.5313
PHY-3002 : Step(200): len = 509575, overlap = 8.1875
PHY-3002 : Step(201): len = 512992, overlap = 9.5625
PHY-3002 : Step(202): len = 516184, overlap = 10.0625
PHY-3002 : Step(203): len = 519720, overlap = 7.125
PHY-3002 : Step(204): len = 522351, overlap = 9.28125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00328067
PHY-3002 : Step(205): len = 526944, overlap = 6.40625
PHY-3002 : Step(206): len = 532011, overlap = 7.6875
PHY-3002 : Step(207): len = 535116, overlap = 4.78125
PHY-3002 : Step(208): len = 539548, overlap = 8.40625
PHY-3002 : Step(209): len = 544643, overlap = 4.03125
PHY-3002 : Step(210): len = 546940, overlap = 7.6875
PHY-3002 : Step(211): len = 549023, overlap = 6.15625
PHY-3002 : Step(212): len = 551665, overlap = 6.40625
PHY-3002 : Step(213): len = 552589, overlap = 6.90625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00656133
PHY-3002 : Step(214): len = 555202, overlap = 5.5625
PHY-3002 : Step(215): len = 557624, overlap = 6
PHY-3002 : Step(216): len = 560145, overlap = 5.15625
PHY-3002 : Step(217): len = 562794, overlap = 3.34375
PHY-3002 : Step(218): len = 565701, overlap = 4.5625
PHY-3002 : Step(219): len = 568017, overlap = 4.625
PHY-3002 : Step(220): len = 570649, overlap = 5
PHY-3002 : Step(221): len = 571612, overlap = 5.65625
PHY-3002 : Step(222): len = 573620, overlap = 3.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0111823
PHY-3002 : Step(223): len = 574223, overlap = 3.40625
PHY-3002 : Step(224): len = 577459, overlap = 3.34375
PHY-3002 : Step(225): len = 581001, overlap = 3.125
PHY-3002 : Step(226): len = 581839, overlap = 3.09375
PHY-3002 : Step(227): len = 582412, overlap = 3.0625
PHY-3002 : Step(228): len = 583693, overlap = 2.90625
PHY-3002 : Step(229): len = 584990, overlap = 3.40625
PHY-3002 : Step(230): len = 586307, overlap = 3.34375
PHY-3002 : Step(231): len = 587534, overlap = 3.15625
PHY-3002 : Step(232): len = 588524, overlap = 3.84375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.019876
PHY-3002 : Step(233): len = 589144, overlap = 2.90625
PHY-3002 : Step(234): len = 591193, overlap = 2.4375
PHY-3002 : Step(235): len = 592581, overlap = 2.40625
PHY-3002 : Step(236): len = 593057, overlap = 2.3125
PHY-3002 : Step(237): len = 594054, overlap = 2.5
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 70.19 peak overflow 1.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.48726e+06, over cnt = 289(0%), over = 352, worst = 4
PHY-1002 : len = 1.48828e+06, over cnt = 183(0%), over = 219, worst = 3
PHY-1002 : len = 1.48846e+06, over cnt = 141(0%), over = 169, worst = 3
PHY-1002 : len = 1.48728e+06, over cnt = 105(0%), over = 126, worst = 3
PHY-1002 : len = 1.487e+06, over cnt = 92(0%), over = 112, worst = 3
PHY-1001 : End global iterations;  0.983527s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (162.0%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 50.00, top10 = 46.88, top15 = 41.25.
PHY-1001 : End incremental global routing;  1.544150s wall, 2.156250s user + 0.000000s system = 2.156250s CPU (139.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7478 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.473995s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (102.2%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 36 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7119 has valid locations, 162 needs to be replaced
PHY-3001 : design contains 7320 instances, 5533 luts, 1612 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 613042
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3951e+06, over cnt = 312(0%), over = 389, worst = 4
PHY-1002 : len = 1.39631e+06, over cnt = 204(0%), over = 247, worst = 3
PHY-1002 : len = 1.39625e+06, over cnt = 145(0%), over = 180, worst = 3
PHY-1002 : len = 1.39587e+06, over cnt = 104(0%), over = 131, worst = 3
PHY-1002 : len = 1.39498e+06, over cnt = 87(0%), over = 113, worst = 3
PHY-1001 : End global iterations;  0.907204s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (167.1%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 50.00, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  2.260943s wall, 2.875000s user + 0.046875s system = 2.921875s CPU (129.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.437665s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (103.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(238): len = 612399, overlap = 0
PHY-3002 : Step(239): len = 612399, overlap = 0
PHY-3002 : Step(240): len = 611935, overlap = 0
PHY-3002 : Step(241): len = 611935, overlap = 0
PHY-3002 : Step(242): len = 611692, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39308e+06, over cnt = 134(0%), over = 160, worst = 3
PHY-1002 : len = 1.39322e+06, over cnt = 121(0%), over = 146, worst = 3
PHY-1002 : len = 1.39303e+06, over cnt = 96(0%), over = 118, worst = 3
PHY-1002 : len = 1.39287e+06, over cnt = 79(0%), over = 100, worst = 3
PHY-1002 : len = 1.39274e+06, over cnt = 72(0%), over = 93, worst = 3
PHY-1001 : End global iterations;  0.558234s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (98.0%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 50.00, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  1.039588s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (102.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.455111s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00436717
PHY-3002 : Step(243): len = 611742, overlap = 2.40625
PHY-3002 : Step(244): len = 611742, overlap = 2.40625
PHY-3001 : Final: Len = 611742, Over = 2.40625
PHY-3001 : End incremental placement;  4.697368s wall, 5.375000s user + 0.296875s system = 5.671875s CPU (120.7%)

OPT-1001 : End high-fanout net optimization;  7.496459s wall, 8.859375s user + 0.390625s system = 9.250000s CPU (123.4%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39618e+06, over cnt = 310(0%), over = 387, worst = 4
PHY-1002 : len = 1.39754e+06, over cnt = 194(0%), over = 242, worst = 4
PHY-1002 : len = 1.39732e+06, over cnt = 143(0%), over = 182, worst = 3
PHY-1002 : len = 1.39618e+06, over cnt = 100(0%), over = 133, worst = 3
PHY-1002 : len = 1.39608e+06, over cnt = 88(0%), over = 120, worst = 3
PHY-1001 : End global iterations;  0.915509s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (151.9%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 50.00, top10 = 44.38, top15 = 41.25.
OPT-1001 : End congestion update;  1.445594s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (131.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7620 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.351901s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (102.1%)

OPT-1001 : Start: WNS 711 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1334 TNS 0 NUM_FEPS 0 with 7 cells processed and 2882 slack improved
OPT-1001 : Iter 2: improved WNS 1647 TNS 0 NUM_FEPS 0 with 15 cells processed and 4732 slack improved
OPT-1001 : Iter 3: improved WNS 1826 TNS 0 NUM_FEPS 0 with 14 cells processed and 7728 slack improved
OPT-1001 : Iter 4: improved WNS 2016 TNS 0 NUM_FEPS 0 with 13 cells processed and 6782 slack improved
OPT-1001 : Iter 5: improved WNS 2219 TNS 0 NUM_FEPS 0 with 18 cells processed and 6478 slack improved
OPT-1001 : Iter 6: improved WNS 2419 TNS 0 NUM_FEPS 0 with 19 cells processed and 6866 slack improved
OPT-1001 : Iter 7: improved WNS 2527 TNS 0 NUM_FEPS 0 with 11 cells processed and 3859 slack improved
OPT-1001 : Iter 8: improved WNS 2719 TNS 0 NUM_FEPS 0 with 17 cells processed and 3176 slack improved
OPT-1001 : Iter 9: improved WNS 2919 TNS 0 NUM_FEPS 0 with 6 cells processed and 1116 slack improved
OPT-1001 : Iter 10: improved WNS 2919 TNS 0 NUM_FEPS 0 with 8 cells processed and 1292 slack improved
OPT-1001 : End global optimization;  3.975618s wall, 4.437500s user + 0.000000s system = 4.437500s CPU (111.6%)

OPT-1001 : End physical optimization;  11.483184s wall, 13.406250s user + 0.390625s system = 13.796875s CPU (120.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5533 LUT to BLE ...
SYN-4008 : Packed 5533 LUT and 620 SEQ to BLE.
SYN-4003 : Packing 992 remaining SEQ's ...
SYN-4005 : Packed 985 SEQ with LUT/SLICE
SYN-4006 : 3930 single LUT's are left
SYN-4006 : 7 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5540/5717 primitive instances ...
PHY-3001 : End packing;  1.044854s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (100.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3432 instances
RUN-1001 : 1678 mslices, 1678 lslices, 36 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7228 nets
RUN-1001 : 2874 nets have 2 pins
RUN-1001 : 3025 nets have [3 - 5] pins
RUN-1001 : 767 nets have [6 - 10] pins
RUN-1001 : 301 nets have [11 - 20] pins
RUN-1001 : 259 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3430 instances, 3356 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 643598, Over = 25.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44635e+06, over cnt = 350(0%), over = 435, worst = 4
PHY-1002 : len = 1.44736e+06, over cnt = 236(0%), over = 283, worst = 3
PHY-1002 : len = 1.44709e+06, over cnt = 159(0%), over = 196, worst = 3
PHY-1002 : len = 1.44645e+06, over cnt = 119(0%), over = 149, worst = 3
PHY-1002 : len = 1.44643e+06, over cnt = 98(0%), over = 125, worst = 3
PHY-1001 : End global iterations;  0.927795s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (156.6%)

PHY-1001 : Congestion index: top1 = 64.38, top5 = 53.75, top10 = 46.25, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.479942s wall, 3.031250s user + 0.000000s system = 3.031250s CPU (122.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7182 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.451256s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (97.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000238233
PHY-3002 : Step(245): len = 624257, overlap = 23.25
PHY-3002 : Step(246): len = 612727, overlap = 23.5
PHY-3002 : Step(247): len = 604452, overlap = 26.75
PHY-3002 : Step(248): len = 595719, overlap = 33.75
PHY-3002 : Step(249): len = 588740, overlap = 35.75
PHY-3002 : Step(250): len = 582000, overlap = 41.25
PHY-3002 : Step(251): len = 574715, overlap = 47
PHY-3002 : Step(252): len = 569259, overlap = 50.25
PHY-3002 : Step(253): len = 564828, overlap = 51
PHY-3002 : Step(254): len = 557855, overlap = 56.5
PHY-3002 : Step(255): len = 554554, overlap = 56.5
PHY-3002 : Step(256): len = 550519, overlap = 58
PHY-3002 : Step(257): len = 546343, overlap = 57.5
PHY-3002 : Step(258): len = 544157, overlap = 56.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000476467
PHY-3002 : Step(259): len = 559929, overlap = 39.75
PHY-3002 : Step(260): len = 564075, overlap = 43
PHY-3002 : Step(261): len = 567300, overlap = 37.75
PHY-3002 : Step(262): len = 572859, overlap = 36.5
PHY-3002 : Step(263): len = 577240, overlap = 33.25
PHY-3002 : Step(264): len = 582953, overlap = 31
PHY-3002 : Step(265): len = 587563, overlap = 29.75
PHY-3002 : Step(266): len = 590022, overlap = 29.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000952933
PHY-3002 : Step(267): len = 600087, overlap = 21.75
PHY-3002 : Step(268): len = 604214, overlap = 21
PHY-3002 : Step(269): len = 608116, overlap = 19.25
PHY-3002 : Step(270): len = 613474, overlap = 17
PHY-3002 : Step(271): len = 617430, overlap = 16.75
PHY-3002 : Step(272): len = 620420, overlap = 16.5
PHY-3002 : Step(273): len = 623388, overlap = 12.75
PHY-3002 : Step(274): len = 626158, overlap = 14.5
PHY-3002 : Step(275): len = 627796, overlap = 14
PHY-3002 : Step(276): len = 630768, overlap = 12.75
PHY-3002 : Step(277): len = 632496, overlap = 11
PHY-3002 : Step(278): len = 633080, overlap = 11
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00190286
PHY-3002 : Step(279): len = 639969, overlap = 9
PHY-3002 : Step(280): len = 642763, overlap = 9.25
PHY-3002 : Step(281): len = 645747, overlap = 8.25
PHY-3002 : Step(282): len = 648523, overlap = 9
PHY-3002 : Step(283): len = 651433, overlap = 7.5
PHY-3002 : Step(284): len = 653545, overlap = 8.5
PHY-3002 : Step(285): len = 654308, overlap = 8.25
PHY-3002 : Step(286): len = 657648, overlap = 8.75
PHY-3002 : Step(287): len = 657945, overlap = 7.75
PHY-3002 : Step(288): len = 658008, overlap = 8.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0037859
PHY-3002 : Step(289): len = 663371, overlap = 8
PHY-3002 : Step(290): len = 664743, overlap = 7
PHY-3002 : Step(291): len = 666767, overlap = 7
PHY-3002 : Step(292): len = 668483, overlap = 6
PHY-3002 : Step(293): len = 669972, overlap = 6.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00633249
PHY-3002 : Step(294): len = 672016, overlap = 6.75
PHY-3002 : Step(295): len = 674067, overlap = 6
PHY-3002 : Step(296): len = 675594, overlap = 6.25
PHY-3002 : Step(297): len = 676678, overlap = 5.75
PHY-3002 : Step(298): len = 677843, overlap = 7
PHY-3002 : Step(299): len = 679106, overlap = 7.5
PHY-3002 : Step(300): len = 680001, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.180529s wall, 2.328125s user + 2.531250s system = 4.859375s CPU (152.8%)

PHY-3001 : Trial Legalized: Len = 690245
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.57634e+06, over cnt = 279(0%), over = 316, worst = 3
PHY-1002 : len = 1.57734e+06, over cnt = 188(0%), over = 205, worst = 2
PHY-1002 : len = 1.57694e+06, over cnt = 123(0%), over = 129, worst = 2
PHY-1002 : len = 1.57532e+06, over cnt = 98(0%), over = 101, worst = 2
PHY-1002 : len = 1.57317e+06, over cnt = 62(0%), over = 63, worst = 2
PHY-1001 : End global iterations;  1.023060s wall, 1.546875s user + 0.046875s system = 1.593750s CPU (155.8%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 56.25, top10 = 49.38, top15 = 45.63.
PHY-3001 : End congestion estimation;  1.713277s wall, 2.265625s user + 0.109375s system = 2.375000s CPU (138.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7182 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.479041s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (101.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000541948
PHY-3002 : Step(301): len = 664490, overlap = 6.5
PHY-3002 : Step(302): len = 653903, overlap = 7.75
PHY-3002 : Step(303): len = 643718, overlap = 10.75
PHY-3002 : Step(304): len = 636228, overlap = 9.75
PHY-3002 : Step(305): len = 629964, overlap = 11
PHY-3002 : Step(306): len = 623863, overlap = 14.75
PHY-3002 : Step(307): len = 619720, overlap = 15
PHY-3002 : Step(308): len = 617345, overlap = 13
PHY-3002 : Step(309): len = 613277, overlap = 19.5
PHY-3002 : Step(310): len = 611601, overlap = 18
PHY-3002 : Step(311): len = 610315, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037025s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (126.6%)

PHY-3001 : Legalized: Len = 617370, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021992s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (142.1%)

PHY-3001 : 12 instances has been re-located, deltaX = 1, deltaY = 9, maxDist = 1.
PHY-3001 : Final: Len = 617628, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42318e+06, over cnt = 294(0%), over = 334, worst = 3
PHY-1002 : len = 1.42409e+06, over cnt = 187(0%), over = 204, worst = 2
PHY-1002 : len = 1.42304e+06, over cnt = 114(0%), over = 124, worst = 2
PHY-1002 : len = 1.42134e+06, over cnt = 70(0%), over = 75, worst = 2
PHY-1002 : len = 1.41989e+06, over cnt = 50(0%), over = 53, worst = 2
PHY-1001 : End global iterations;  1.007156s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (161.3%)

PHY-1001 : Congestion index: top1 = 71.88, top5 = 59.38, top10 = 50.63, top15 = 45.00.
PHY-1001 : End incremental global routing;  1.633905s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (137.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7182 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.449761s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.7%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 36 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3390 has valid locations, 6 needs to be replaced
PHY-3001 : design contains 3435 instances, 3361 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 619088
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42985e+06, over cnt = 303(0%), over = 344, worst = 3
PHY-1002 : len = 1.43086e+06, over cnt = 188(0%), over = 204, worst = 2
PHY-1002 : len = 1.43021e+06, over cnt = 117(0%), over = 127, worst = 2
PHY-1002 : len = 1.42804e+06, over cnt = 71(0%), over = 76, worst = 2
PHY-1002 : len = 1.42174e+06, over cnt = 33(0%), over = 35, worst = 2
PHY-1001 : End global iterations;  0.978048s wall, 1.421875s user + 0.046875s system = 1.468750s CPU (150.2%)

PHY-1001 : Congestion index: top1 = 71.88, top5 = 59.38, top10 = 51.88, top15 = 45.63.
PHY-3001 : End congestion estimation;  2.494047s wall, 2.953125s user + 0.046875s system = 3.000000s CPU (120.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7187 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.488578s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (108.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(312): len = 618606, overlap = 0
PHY-3002 : Step(313): len = 618776, overlap = 0
PHY-3002 : Step(314): len = 618777, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42086e+06, over cnt = 35(0%), over = 37, worst = 2
PHY-1002 : len = 1.42089e+06, over cnt = 29(0%), over = 31, worst = 2
PHY-1002 : len = 1.42082e+06, over cnt = 28(0%), over = 30, worst = 2
PHY-1002 : len = 1.42084e+06, over cnt = 27(0%), over = 29, worst = 2
PHY-1002 : len = 1.42084e+06, over cnt = 27(0%), over = 29, worst = 2
PHY-1001 : End global iterations;  0.556219s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (106.7%)

PHY-1001 : Congestion index: top1 = 71.25, top5 = 59.38, top10 = 51.88, top15 = 45.63.
PHY-3001 : End congestion estimation;  1.057983s wall, 1.062500s user + 0.031250s system = 1.093750s CPU (103.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7187 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.462430s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (98.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00584678
PHY-3002 : Step(315): len = 618568, overlap = 0
PHY-3002 : Step(316): len = 618568, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006988s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 618585, Over = 0
PHY-3001 : End spreading;  0.016991s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.0%)

PHY-3001 : Final: Len = 618585, Over = 0
PHY-3001 : End incremental placement;  4.936893s wall, 5.359375s user + 0.203125s system = 5.562500s CPU (112.7%)

OPT-1001 : End high-fanout net optimization;  7.986233s wall, 9.031250s user + 0.203125s system = 9.234375s CPU (115.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42428e+06, over cnt = 296(0%), over = 336, worst = 3
PHY-1002 : len = 1.42521e+06, over cnt = 188(0%), over = 205, worst = 2
PHY-1002 : len = 1.42444e+06, over cnt = 118(0%), over = 128, worst = 2
PHY-1002 : len = 1.4227e+06, over cnt = 71(0%), over = 76, worst = 2
PHY-1002 : len = 1.42118e+06, over cnt = 48(0%), over = 51, worst = 2
PHY-1001 : End global iterations;  0.959995s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (170.9%)

PHY-1001 : Congestion index: top1 = 71.88, top5 = 58.75, top10 = 50.63, top15 = 45.63.
OPT-1001 : End congestion update;  1.578851s wall, 2.250000s user + 0.031250s system = 2.281250s CPU (144.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7187 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.366642s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (102.3%)

OPT-1001 : Start: WNS 1463 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 36 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3396 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3435 instances, 3361 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 620391, Over = 0
PHY-3001 : End spreading;  0.019005s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (246.6%)

PHY-3001 : Final: Len = 620391, Over = 0
PHY-3001 : End incremental legalization;  0.175750s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (115.6%)

OPT-1001 : Iter 1: improved WNS 2029 TNS 0 NUM_FEPS 0 with 10 cells processed and 1147 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 36 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3396 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3435 instances, 3361 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 623005, Over = 0
PHY-3001 : End spreading;  0.017473s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.4%)

PHY-3001 : Final: Len = 623005, Over = 0
PHY-3001 : End incremental legalization;  0.172711s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (144.8%)

OPT-1001 : Iter 2: improved WNS 2374 TNS 0 NUM_FEPS 0 with 12 cells processed and 1967 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 36 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3396 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3435 instances, 3361 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 624941, Over = 0
PHY-3001 : End spreading;  0.019487s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (160.4%)

PHY-3001 : Final: Len = 624941, Over = 0
PHY-3001 : End incremental legalization;  0.185751s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (109.4%)

OPT-1001 : Iter 3: improved WNS 2532 TNS 0 NUM_FEPS 0 with 6 cells processed and 1668 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 36 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3396 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3435 instances, 3361 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 627863, Over = 0
PHY-3001 : End spreading;  0.018891s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (248.1%)

PHY-3001 : Final: Len = 627863, Over = 0
PHY-3001 : End incremental legalization;  0.186970s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (167.1%)

OPT-1001 : Iter 4: improved WNS 2682 TNS 0 NUM_FEPS 0 with 16 cells processed and 2420 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 36 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3396 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3435 instances, 3361 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 628725, Over = 0
PHY-3001 : End spreading;  0.016964s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (276.3%)

PHY-3001 : Final: Len = 628725, Over = 0
PHY-3001 : End incremental legalization;  0.173883s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (107.8%)

OPT-1001 : Iter 5: improved WNS 2878 TNS 0 NUM_FEPS 0 with 4 cells processed and 2403 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 36 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3396 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3435 instances, 3361 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 631139, Over = 0
PHY-3001 : End spreading;  0.016766s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.2%)

PHY-3001 : Final: Len = 631139, Over = 0
PHY-3001 : End incremental legalization;  0.173837s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (107.9%)

OPT-1001 : Iter 6: improved WNS 3042 TNS 0 NUM_FEPS 0 with 11 cells processed and 2264 slack improved
OPT-1001 : End path based optimization;  13.185168s wall, 14.234375s user + 0.140625s system = 14.375000s CPU (109.0%)

OPT-1001 : End physical optimization;  21.178648s wall, 23.343750s user + 0.343750s system = 23.687500s CPU (111.8%)

RUN-1003 : finish command "place" in  67.249172s wall, 99.265625s user + 12.046875s system = 111.312500s CPU (165.5%)

RUN-1004 : used memory is 863 MB, reserved memory is 900 MB, peak memory is 937 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        36
  #input                    8
  #output                  18
  #inout                   10

Utilization Statistics
#lut                     6376   out of  19600   32.53%
#reg                     1617   out of  19600    8.25%
#le                      6383
  #lut only              4766   out of   6383   74.67%
  #reg only                 7   out of   6383    0.11%
  #lut&reg               1610   out of   6383   25.22%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       36   out of    188   19.15%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]        OUTPUT         E2        LVCMOS33           8            N/A        NONE    
    LED[5]        OUTPUT         P8        LVCMOS33           8            N/A        NONE    
    LED[4]        OUTPUT        A14        LVCMOS33           8            N/A        NONE    
    LED[3]        OUTPUT        R11        LVCMOS33           8            N/A        NONE    
    LED[2]        OUTPUT        K16        LVCMOS25           8            N/A        NONE    
    LED[1]        OUTPUT         H1        LVCMOS33           8            N/A        NONE    
    LED[0]        OUTPUT        K14        LVCMOS25           8            N/A        NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT         E4        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
    SPI_CLK       OUTPUT         L3        LVCMOS33           8            N/A        NONE    
    SPI_CS        OUTPUT         C8        LVCMOS33           8            N/A        NONE    
   SPI_DATA       OUTPUT         K2        LVCMOS33           8            N/A        NONE    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        F16        LVCMOS33           8           PULLUP      NONE    
     IO[6]         INOUT        E16        LVCMOS33           8           PULLUP      NONE    
     IO[5]         INOUT        E13        LVCMOS33           8           PULLUP      NONE    
     IO[4]         INOUT        C16        LVCMOS33           8           PULLUP      NONE    
     IO[3]         INOUT        C15        LVCMOS33           8           PULLUP      NONE    
     IO[2]         INOUT        B16        LVCMOS33           8           PULLUP      NONE    
     IO[1]         INOUT        B15        LVCMOS33           8           PULLUP      NONE    
     IO[0]         INOUT        B14        LVCMOS33           8           PULLUP      NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6383  |6287   |89     |1623   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3437 instances
RUN-1001 : 1683 mslices, 1678 lslices, 36 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7233 nets
RUN-1001 : 2875 nets have 2 pins
RUN-1001 : 3024 nets have [3 - 5] pins
RUN-1001 : 769 nets have [6 - 10] pins
RUN-1001 : 302 nets have [11 - 20] pins
RUN-1001 : 261 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44637e+06, over cnt = 293(0%), over = 333, worst = 3
PHY-1002 : len = 1.44727e+06, over cnt = 194(0%), over = 208, worst = 2
PHY-1002 : len = 1.4463e+06, over cnt = 73(0%), over = 79, worst = 2
PHY-1002 : len = 1.44434e+06, over cnt = 48(0%), over = 50, worst = 2
PHY-1002 : len = 1.42432e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.196739s wall, 1.812500s user + 0.015625s system = 1.828125s CPU (152.8%)

PHY-1001 : Congestion index: top1 = 71.25, top5 = 60.63, top10 = 51.25, top15 = 45.00.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7187 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 33 out of 7233 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7187 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 702 to 2
PHY-1001 : End pin swap;  0.395146s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (98.9%)

PHY-1001 : End global routing;  4.494298s wall, 5.078125s user + 0.031250s system = 5.109375s CPU (113.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 88696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.115802s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (107.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 104664, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 0.557231s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (100.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 104408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.010609s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (294.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 104408, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.005514s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 104408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 3; 0.005249s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.17178e+06, over cnt = 740(0%), over = 746, worst = 2
PHY-1001 : End Routed; 37.636503s wall, 56.031250s user + 0.546875s system = 56.578125s CPU (150.3%)

PHY-1001 : Update timing.....
PHY-1001 : 2653/7073(37%) critical/total net(s), WNS -4.235ns, TNS -971.107ns, False end point 664.
PHY-1001 : End update timing;  1.839504s wall, 1.796875s user + 0.031250s system = 1.828125s CPU (99.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.17659e+06, over cnt = 349(0%), over = 351, worst = 2
PHY-1001 : End DR Iter 1; 2.195116s wall, 2.859375s user + 0.000000s system = 2.859375s CPU (130.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.17902e+06, over cnt = 100(0%), over = 100, worst = 1
PHY-1001 : End DR Iter 2; 1.557927s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (105.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.18034e+06, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End DR Iter 3; 0.409098s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (106.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.1811e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.357945s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (96.0%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.1811e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 5; 0.198001s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.1811e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.354002s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (97.1%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.18108e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 1; 0.361918s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (116.6%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.18106e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 2; 0.393021s wall, 0.421875s user + 0.078125s system = 0.500000s CPU (127.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 1.18106e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 3; 0.899822s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (100.7%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 1.18106e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 4; 0.937700s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (100.0%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 1.18106e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 5; 0.885429s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (102.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 1.18106e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 1; 0.074999s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (145.8%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 1.18101e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.18101e+06
PHY-1001 : End DC Iter 4; 0.074999s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (145.8%)

PHY-1001 : 4 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  58.990888s wall, 77.609375s user + 1.031250s system = 78.640625s CPU (133.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  63.916269s wall, 83.109375s user + 1.078125s system = 84.187500s CPU (131.7%)

RUN-1004 : used memory is 1064 MB, reserved memory is 1081 MB, peak memory is 1411 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        36
  #input                    8
  #output                  18
  #inout                   10

Utilization Statistics
#lut                     6380   out of  19600   32.55%
#reg                     1617   out of  19600    8.25%
#le                      6387
  #lut only              4770   out of   6387   74.68%
  #reg only                 7   out of   6387    0.11%
  #lut&reg               1610   out of   6387   25.21%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       36   out of    188   19.15%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]        OUTPUT         E2        LVCMOS33           8            N/A        NONE    
    LED[5]        OUTPUT         P8        LVCMOS33           8            N/A        NONE    
    LED[4]        OUTPUT        A14        LVCMOS33           8            N/A        NONE    
    LED[3]        OUTPUT        R11        LVCMOS33           8            N/A        NONE    
    LED[2]        OUTPUT        K16        LVCMOS25           8            N/A        NONE    
    LED[1]        OUTPUT         H1        LVCMOS33           8            N/A        NONE    
    LED[0]        OUTPUT        K14        LVCMOS25           8            N/A        NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT         E4        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
    SPI_CLK       OUTPUT         L3        LVCMOS33           8            N/A        NONE    
    SPI_CS        OUTPUT         C8        LVCMOS33           8            N/A        NONE    
   SPI_DATA       OUTPUT         K2        LVCMOS33           8            N/A        NONE    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        F16        LVCMOS33           8           PULLUP      NONE    
     IO[6]         INOUT        E16        LVCMOS33           8           PULLUP      NONE    
     IO[5]         INOUT        E13        LVCMOS33           8           PULLUP      NONE    
     IO[4]         INOUT        C16        LVCMOS33           8           PULLUP      NONE    
     IO[3]         INOUT        C15        LVCMOS33           8           PULLUP      NONE    
     IO[2]         INOUT        B16        LVCMOS33           8           PULLUP      NONE    
     IO[1]         INOUT        B15        LVCMOS33           8           PULLUP      NONE    
     IO[0]         INOUT        B14        LVCMOS33           8           PULLUP      NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6387  |6291   |89     |1623   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2839  
    #2         2       1875  
    #3         3       722   
    #4         4       427   
    #5        5-10     820   
    #6       11-50     495   
    #7       51-100     14   
  Average     3.87           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.163071s wall, 2.921875s user + 0.046875s system = 2.968750s CPU (93.9%)

RUN-1004 : used memory is 1065 MB, reserved memory is 1081 MB, peak memory is 1411 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 36480, tnet num: 7187, tinst num: 3437, tnode num: 41168, tedge num: 61720.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7187 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.321740s wall, 2.187500s user + 0.140625s system = 2.328125s CPU (100.3%)

RUN-1004 : used memory is 1446 MB, reserved memory is 1466 MB, peak memory is 1446 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3439
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7233, pip num: 90431
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2889 valid insts, and 237292 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  13.787249s wall, 90.734375s user + 0.250000s system = 90.984375s CPU (659.9%)

RUN-1004 : used memory is 1551 MB, reserved memory is 1567 MB, peak memory is 1666 MB
