Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 20 16:56:20 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tfgg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 78
+-----------+----------+------------------------------------------------------+------------+
| Rule      | Severity | Description                                          | Violations |
+-----------+----------+------------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain      | 12         |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree   | 1          |
| TIMING-6  | Warning  | No common primary clock between related clocks       | 4          |
| TIMING-7  | Warning  | No common node between related clocks                | 4          |
| TIMING-9  | Warning  | Unknown CDC Logic                                    | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                     | 1          |
| TIMING-16 | Warning  | Large setup violation                                | 12         |
| TIMING-18 | Warning  | Missing input or output delay                        | 5          |
| TIMING-24 | Warning  | Overridden Max delay datapath only                   | 4          |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin            | 1          |
| TIMING-28 | Warning  | Auto-derived clock referenced by a timing constraint | 4          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects          | 2          |
| XDCH-2    | Warning  | Same min and max delay values on IO port             | 11         |
| REQP-1959 | Advisory | connects_SERDES_RST_driver_not_FF                    | 16         |
+-----------+----------+------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X29Y63 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X30Y64 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X31Y63 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X28Y63 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X29Y65 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X32Y63 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X30Y60 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X31Y61 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X28Y59 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X28Y61 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X30Y62 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X29Y60 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_ddr3/u_ddr3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock clk_ref_m0/inst/clk_in1 is defined downstream of clock sys_clk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_pll_i and cmos1_pclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_pll_i] -to [get_clocks cmos1_pclk]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_pll_i and cmos2_pclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_pll_i] -to [get_clocks cmos2_pclk]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks cmos1_pclk and clk_pll_i are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cmos1_pclk] -to [get_clocks clk_pll_i]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks cmos2_pclk and clk_pll_i are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cmos2_pclk] -to [get_clocks clk_pll_i]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_pll_i and cmos1_pclk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_pll_i] -to [get_clocks cmos1_pclk]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks clk_pll_i and cmos2_pclk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_pll_i] -to [get_clocks cmos2_pclk]
Related violations: <none>

TIMING-7#3 Warning
No common node between related clocks  
The clocks cmos1_pclk and clk_pll_i are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cmos1_pclk] -to [get_clocks clk_pll_i]
Related violations: <none>

TIMING-7#4 Warning
No common node between related clocks  
The clocks cmos2_pclk and clk_pll_i are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cmos2_pclk] -to [get_clocks clk_pll_i]
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -2.139 ns between frame_read_write_m0/frame_fifo_write_m0/write_req_ack_reg/C (clocked by clk_pll_i) and cmos_write_req_gen_m0/write_req_reg/D (clocked by cmos1_pclk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -2.690 ns between frame_read_write_m1/frame_fifo_write_m0/write_req_ack_reg/C (clocked by clk_pll_i) and cmos_write_req_gen_m1/write_req_reg/D (clocked by cmos2_pclk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -3.502 ns between cmos_write_req_gen_m0/write_addr_index_reg[1]/C (clocked by cmos1_pclk) and frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0_reg[1]/D (clocked by clk_pll_i). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -3.533 ns between cmos_write_req_gen_m0/read_addr_index_reg[0]/C (clocked by cmos1_pclk) and frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0_reg[0]/D (clocked by clk_pll_i). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -3.540 ns between cmos_write_req_gen_m0/write_req_reg/C (clocked by cmos1_pclk) and frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg/D (clocked by clk_pll_i). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -3.581 ns between cmos_write_req_gen_m0/read_addr_index_reg[1]/C (clocked by cmos1_pclk) and frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0_reg[1]/D (clocked by clk_pll_i). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -3.680 ns between cmos_write_req_gen_m0/write_addr_index_reg[0]/C (clocked by cmos1_pclk) and frame_read_write_m0/frame_fifo_write_m0/write_addr_index_d0_reg[0]/D (clocked by clk_pll_i). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -4.350 ns between cmos_write_req_gen_m1/read_addr_index_reg[0]/C (clocked by cmos2_pclk) and frame_read_write_m1/frame_fifo_read_m0/read_addr_index_d0_reg[0]/D (clocked by clk_pll_i). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -4.350 ns between cmos_write_req_gen_m1/read_addr_index_reg[1]/C (clocked by cmos2_pclk) and frame_read_write_m1/frame_fifo_read_m0/read_addr_index_d0_reg[1]/D (clocked by clk_pll_i). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -4.360 ns between cmos_write_req_gen_m1/write_addr_index_reg[0]/C (clocked by cmos2_pclk) and frame_read_write_m1/frame_fifo_write_m0/write_addr_index_d0_reg[0]/D (clocked by clk_pll_i). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -4.369 ns between cmos_write_req_gen_m1/write_req_reg/C (clocked by cmos2_pclk) and frame_read_write_m1/frame_fifo_write_m0/write_req_d0_reg/D (clocked by clk_pll_i). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -4.373 ns between cmos_write_req_gen_m1/write_addr_index_reg[1]/C (clocked by cmos2_pclk) and frame_read_write_m1/frame_fifo_write_m0/write_addr_index_d0_reg[1]/D (clocked by clk_pll_i). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on cmos1_scl relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on cmos1_sda relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on cmos2_scl relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on cmos2_sda relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) cmos1_pclk, cmos2_pclk, sys_clk
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 27 in the Timing Constraints window in Vivado IDE) between clocks clk_pll_i and clk_out1_video_pll overrides a set_max_delay -datapath_only (position 45). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 27 in the Timing Constraints window in Vivado IDE) between clocks clk_pll_i and clk_out1_video_pll overrides a set_max_delay -datapath_only (position 47). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 28 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_video_pll and clk_pll_i overrides a set_max_delay -datapath_only (position 49). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 28 in the Timing Constraints window in Vivado IDE) between clocks clk_out1_video_pll and clk_pll_i overrides a set_max_delay -datapath_only (position 51). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock clk_ref_m0/inst/clk_in1 is created on an inappropriate internal pin clk_ref_m0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-28#1 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock clk_out1_video_pll is referenced by name inside timing constraint (see constraint position 27 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins video_pll_m0/inst/mmcm_adv_inst/CLKOUT0]
Related violations: <none>

TIMING-28#2 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock clk_out1_video_pll is referenced by name inside timing constraint (see constraint position 28 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins video_pll_m0/inst/mmcm_adv_inst/CLKOUT0]
Related violations: <none>

TIMING-28#3 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock clk_pll_i is referenced by name inside timing constraint (see constraint position 27 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT]
Related violations: <none>

TIMING-28#4 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock clk_pll_i is referenced by name inside timing constraint (see constraint position 28 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins u_ddr3/u_ddr3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT]
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '14' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: D:/demo_ax7035/demo_ax7035/14_1_dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi.srcs/constrs_1/new/dual_ov5640_an5642_hdmi.xdc (Line: 42)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '8' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/demo_ax7035/demo_ax7035/14_1_dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi.srcs/sources_1/ip/ddr3/ddr3/user_design/constraints/ddr3.xdc (Line: 343)
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 2.200 ns has been defined on port 'cmos1_db[0]' relative to clock cmos1_pclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks cmos1_pclk] 2.200 [get_ports {cmos1_db[*]}]
D:/demo_ax7035/demo_ax7035/14_1_dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi.srcs/constrs_1/new/dual_ov5640_an5642_hdmi.xdc (Line: 80)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 2.200 ns has been defined on port 'cmos1_db[1]' relative to clock cmos1_pclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks cmos1_pclk] 2.200 [get_ports {cmos1_db[*]}]
D:/demo_ax7035/demo_ax7035/14_1_dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi.srcs/constrs_1/new/dual_ov5640_an5642_hdmi.xdc (Line: 80)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 2.200 ns has been defined on port 'cmos1_db[2]' relative to clock cmos1_pclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks cmos1_pclk] 2.200 [get_ports {cmos1_db[*]}]
D:/demo_ax7035/demo_ax7035/14_1_dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi.srcs/constrs_1/new/dual_ov5640_an5642_hdmi.xdc (Line: 80)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 2.200 ns has been defined on port 'cmos1_db[3]' relative to clock cmos1_pclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks cmos1_pclk] 2.200 [get_ports {cmos1_db[*]}]
D:/demo_ax7035/demo_ax7035/14_1_dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi.srcs/constrs_1/new/dual_ov5640_an5642_hdmi.xdc (Line: 80)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 2.200 ns has been defined on port 'cmos1_db[4]' relative to clock cmos1_pclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks cmos1_pclk] 2.200 [get_ports {cmos1_db[*]}]
D:/demo_ax7035/demo_ax7035/14_1_dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi.srcs/constrs_1/new/dual_ov5640_an5642_hdmi.xdc (Line: 80)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 2.200 ns has been defined on port 'cmos1_db[5]' relative to clock cmos1_pclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks cmos1_pclk] 2.200 [get_ports {cmos1_db[*]}]
D:/demo_ax7035/demo_ax7035/14_1_dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi.srcs/constrs_1/new/dual_ov5640_an5642_hdmi.xdc (Line: 80)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 2.200 ns has been defined on port 'cmos1_db[6]' relative to clock cmos1_pclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks cmos1_pclk] 2.200 [get_ports {cmos1_db[*]}]
D:/demo_ax7035/demo_ax7035/14_1_dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi.srcs/constrs_1/new/dual_ov5640_an5642_hdmi.xdc (Line: 80)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 2.200 ns has been defined on port 'cmos1_db[7]' relative to clock cmos1_pclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks cmos1_pclk] 2.200 [get_ports {cmos1_db[*]}]
D:/demo_ax7035/demo_ax7035/14_1_dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi.srcs/constrs_1/new/dual_ov5640_an5642_hdmi.xdc (Line: 80)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 2.200 ns has been defined on port 'cmos1_db[8]' relative to clock cmos1_pclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks cmos1_pclk] 2.200 [get_ports {cmos1_db[*]}]
D:/demo_ax7035/demo_ax7035/14_1_dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi.srcs/constrs_1/new/dual_ov5640_an5642_hdmi.xdc (Line: 80)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 2.200 ns has been defined on port 'cmos1_db[9]' relative to clock cmos1_pclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks cmos1_pclk] 2.200 [get_ports {cmos1_db[*]}]
D:/demo_ax7035/demo_ax7035/14_1_dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi.srcs/constrs_1/new/dual_ov5640_an5642_hdmi.xdc (Line: 80)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 2.200 ns has been defined on port 'cmos1_href' relative to clock cmos1_pclk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks cmos1_pclk] 2.200 [get_ports cmos1_href]
D:/demo_ax7035/demo_ax7035/14_1_dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi/dual_ov5640_an5642_hdmi.srcs/constrs_1/new/dual_ov5640_an5642_hdmi.xdc (Line: 81)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
u_ddr3/u_ddr3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


