// Seed: 1315169210
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6
);
  wire id_8, id_9, id_10, id_11;
  wire id_12;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri1 id_4,
    input tri id_5,
    output wor id_6,
    input tri1 id_7,
    input tri1 id_8,
    input uwire id_9,
    input tri0 id_10,
    input tri id_11,
    input tri id_12,
    input supply0 id_13,
    output wor id_14,
    output tri0 id_15,
    input supply1 id_16
);
  module_0 modCall_1 (
      id_6,
      id_14,
      id_2,
      id_2,
      id_1,
      id_5,
      id_8
  );
  assign modCall_1.type_1 = 0;
  for (id_18 = id_10; id_3; id_15 -= id_11) begin : LABEL_0
    assign id_2 = id_8;
  end
endmodule
