<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>PF_TX_PLL_0</name><vendor/><library/><version/><fileSets><fileSet fileSetId="COMPONENT_FILESET"><file fileid="0"><name>./PF_TX_PLL_0_0/PF_TX_PLL_0_PF_TX_PLL_0_0_PF_TX_PLL.cxf</name><userFileType>CXF</userFileType></file><file fileid="1"><name>../../Actel/SgCore/PF_TX_PLL/2.0.300/PF_TX_PLL.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>./PF_TX_PLL_0.v</name><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="OTHER_FILESET"><file fileid="3"><name>./PF_TX_PLL_0.sdb</name><userFileType>SDB</userFileType></file><file fileid="4"><name>./PF_TX_PLL_0_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>COMPONENT_FILESET</fileSetRef><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SpiritDesign</category><function/><variation>SpiritDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SpiritDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="SgCore" name="PF_TX_PLL" vendor="Actel" version="2.0.300"/><configuration><configurableElement referenceId="CORE" value="PF_TX_PLL"/><configurableElement referenceId="FAMILY" value="26"/><configurableElement referenceId="INIT" value="0x0"/><configurableElement referenceId="PARAM_IS_FALSE" value="false"/><configurableElement referenceId="SD_EXPORT_HIDDEN_PORTS" value="false"/><configurableElement referenceId="TxPLL_AUX_LOW_SEL" value="true"/><configurableElement referenceId="TxPLL_AUX_OUT" value="125"/><configurableElement referenceId="TxPLL_BANDWIDTH" value="Low"/><configurableElement referenceId="TxPLL_CLK_125_EN" value="true"/><configurableElement referenceId="TxPLL_DYNAMIC_RECONFIG_INTERFACE_EN" value="false"/><configurableElement referenceId="TxPLL_EXT_WAVE_SEL" value="0"/><configurableElement referenceId="TxPLL_FAB_LOCK_EN" value="false"/><configurableElement referenceId="TxPLL_FAB_REF" value="200"/><configurableElement referenceId="TxPLL_INTEGER_MODE" value="false"/><configurableElement referenceId="TxPLL_JITTER_MODE_AT_POWERUP" value="true"/><configurableElement referenceId="TxPLL_JITTER_MODE_CUT_OFF_FREQ" value="5000"/><configurableElement referenceId="TxPLL_JITTER_MODE_OPTIMIZE_FOR" value="0"/><configurableElement referenceId="TxPLL_JITTER_MODE_REFCLK_FREQ" value="125"/><configurableElement referenceId="TxPLL_JITTER_MODE_REFCLK_SEL" value="DEDICATED"/><configurableElement referenceId="TxPLL_JITTER_MODE_SEL" value="10G SyncE 32Bit"/><configurableElement referenceId="TxPLL_JITTER_MODE_WANDER" value="15"/><configurableElement referenceId="TxPLL_MODE" value="NORMAL"/><configurableElement referenceId="TxPLL_OUT" value="2500.000"/><configurableElement referenceId="TxPLL_REF" value="156.25"/><configurableElement referenceId="TxPLL_RN_FILTER" value="false"/><configurableElement referenceId="TxPLL_SOURCE" value="DEDICATED"/><configurableElement referenceId="TxPLL_SSM_DEPTH" value="0"/><configurableElement referenceId="TxPLL_SSM_DIVVAL" value="1"/><configurableElement referenceId="TxPLL_SSM_DOWN_SPREAD" value="false"/><configurableElement referenceId="TxPLL_SSM_FREQ" value="64"/><configurableElement referenceId="TxPLL_SSM_RAND_PATTERN" value="0"/><configurableElement referenceId="VCOFREQUENCY" value="1600"/></configuration></vendorExtensions><busInterfaces><busInterface><name>CLKS_TO_XCVR</name><busType library="busdef.clock" name="PF_TXPLL_XCVR_CLK" vendor="Actel" version="1.0"/><master/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>LOCK</componentSignalName><busSignalName>LOCK</busSignalName></signal><signal><componentSignalName>BIT_CLK</componentSignalName><busSignalName>BIT_CLK</busSignalName></signal><signal><componentSignalName>REF_CLK_TO_LANE</componentSignalName><busSignalName>REF_CLK_TO_LANE</busSignalName></signal></signalMap></busInterface><busInterface><name>PCIE_CLK</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>CLK_125</componentSignalName><busSignalName>CLK_125</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>REF_CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PLL_LOCK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LOCK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>BIT_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>REF_CLK_TO_LANE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CLK_125</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>