[2025-09-17 17:26:46] START suite=cs trace=cloud9_phase1_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2660176 heartbeat IPC: 3.759 cumulative IPC: 3.759 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4927093 cumulative IPC: 4.059 (Simulation time: 00 hr 01 min 07 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4927093 cumulative IPC: 4.059 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4927094 heartbeat IPC: 4.411 cumulative IPC: 5 (Simulation time: 00 hr 01 min 07 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 16806697 heartbeat IPC: 0.8418 cumulative IPC: 0.8418 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 28717595 heartbeat IPC: 0.8396 cumulative IPC: 0.8407 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 40627023 heartbeat IPC: 0.8397 cumulative IPC: 0.8403 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 52514588 heartbeat IPC: 0.8412 cumulative IPC: 0.8406 (Simulation time: 00 hr 05 min 35 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 64430960 heartbeat IPC: 0.8392 cumulative IPC: 0.8403 (Simulation time: 00 hr 06 min 47 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 76231870 heartbeat IPC: 0.8474 cumulative IPC: 0.8415 (Simulation time: 00 hr 07 min 58 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 88085833 heartbeat IPC: 0.8436 cumulative IPC: 0.8418 (Simulation time: 00 hr 09 min 13 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000019 cycles: 99952931 heartbeat IPC: 0.8427 cumulative IPC: 0.8419 (Simulation time: 00 hr 10 min 25 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 111860574 heartbeat IPC: 0.8398 cumulative IPC: 0.8416 (Simulation time: 00 hr 11 min 33 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 118871213 cumulative IPC: 0.8412 (Simulation time: 00 hr 12 min 47 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 118871213 cumulative IPC: 0.8412 (Simulation time: 00 hr 12 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8412 instructions: 100000003 cycles: 118871213
CPU 0 Branch Prediction Accuracy: 96.36% MPKI: 0.6335 Average ROB Occupancy at Mispredict: 922.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6308
BRANCH_INDIRECT: 0.00028
BRANCH_CONDITIONAL: 0.00242
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 72423
LQ_STALL: 0
SQ_STALL: 597


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 128.61177
REPLAY_LOAD: 75.89726
NON_REPLAY_LOAD: 44.09081

== Total ==
ADDR_TRANS: 10932
REPLAY_LOAD: 22162
NON_REPLAY_LOAD: 39329

== Counts ==
ADDR_TRANS: 85
REPLAY_LOAD: 292
NON_REPLAY_LOAD: 892

cpu0->cpu0_STLB TOTAL        ACCESS:     229370 HIT:     193172 MISS:      36198 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     229370 HIT:     193172 MISS:      36198 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 170.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     571115 HIT:     242036 MISS:     329079 MSHR_MERGE:        415
cpu0->cpu0_L2C LOAD         ACCESS:     282763 HIT:      62548 MISS:     220215 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       1749 HIT:       1577 MISS:        172 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     112197 HIT:      71649 MISS:      40548 MSHR_MERGE:        415
cpu0->cpu0_L2C WRITE        ACCESS:     100302 HIT:     100221 MISS:         81 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      74104 HIT:       6041 MISS:      68063 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      82090 ISSUED:      82090 USEFUL:      36439 USELESS:        577
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 84.93 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12382582 HIT:   12382493 MISS:         89 MSHR_MERGE:         21
cpu0->cpu0_L1I LOAD         ACCESS:   12382582 HIT:   12382493 MISS:         89 MSHR_MERGE:         21
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 157.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19890952 HIT:   19442849 MISS:     448103 MSHR_MERGE:      59448
cpu0->cpu0_L1D LOAD         ACCESS:   13364529 HIT:   13024618 MISS:     339911 MSHR_MERGE:      57216
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     268900 HIT:     238652 MISS:      30248 MSHR_MERGE:        141
cpu0->cpu0_L1D WRITE        ACCESS:    6180611 HIT:    6176959 MISS:       3652 MSHR_MERGE:       1903
cpu0->cpu0_L1D TRANSLATION  ACCESS:      76912 HIT:       2620 MISS:      74292 MSHR_MERGE:        188
cpu0->cpu0_L1D PREFETCH REQUESTED:     268900 ISSUED:     268900 USEFUL:      29490 USELESS:        609
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 76.93 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10569399 HIT:   10569325 MISS:         74 MSHR_MERGE:         33
cpu0->cpu0_ITLB LOAD         ACCESS:   10569399 HIT:   10569325 MISS:         74 MSHR_MERGE:         33
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 299.1 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19437839 HIT:   19175521 MISS:     262318 MSHR_MERGE:      32989
cpu0->cpu0_DTLB LOAD         ACCESS:   19437839 HIT:   19175521 MISS:     262318 MSHR_MERGE:      32989
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 31.47 cycles
cpu0->LLC TOTAL        ACCESS:     422031 HIT:     176259 MISS:     245772 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     220215 HIT:      48949 MISS:     171266 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        172 HIT:         16 MISS:        156 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      40133 HIT:       9093 MISS:      31040 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      93448 HIT:      93332 MISS:        116 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      68063 HIT:      24869 MISS:      43194 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 86.72 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        289
  ROW_BUFFER_MISS:     245366
  AVG DBUS CONGESTED CYCLE: 7.905
Channel 0 WQ ROW_BUFFER_HIT:      13850
  ROW_BUFFER_MISS:      67908
  FULL:          0
Channel 0 REFRESHES ISSUED:       9906

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        86523        32547        29778        55706
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           19          558         1680         3475
  STLB miss resolved @ L2C                0          126          836         2752         6147
  STLB miss resolved @ LLC                0           80         1675         4744        21011
  STLB miss resolved @ MEM                0           78         2571        21173        39866

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 25            0            0            0            5
---------------------------------------------------------------
  STLB miss resolved @ L1D                8            0            0            0           10
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                5            0            0            0            7
  STLB miss resolved @ MEM               33            2            0            4           55
[2025-09-17 17:39:33] END   suite=cs trace=cloud9_phase1_core2 (rc=0)
