git clone --depth 1 --no-tags https://github.com/RedTiger111/Sobel-filter-implementation-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680706811
git clone --depth 1 --no-tags https://github.com/Amith-Joy/8-Point_FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/680897482
git clone --depth 1 --no-tags https://github.com/FernandoReneMoran/MIPS_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677170684
git clone --depth 1 --no-tags https://github.com/MuhammadAmmarMalik/GCD-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675338258
git clone --depth 1 --no-tags https://github.com/baymax06in19/ibex_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681100913
git clone --depth 1 --no-tags https://github.com/baymax06in19/ibex-core-changed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681087811
git clone --depth 1 --no-tags https://github.com/Veda1809/Layered_tb_for_DFF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682388146
git clone --depth 1 --no-tags https://github.com/surendrayerragorla/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682434168
git clone --depth 1 --no-tags https://github.com/DeepGb/SP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682973790
git clone --depth 1 --no-tags https://github.com/ararian/simple_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658799205
git clone --depth 1 --no-tags https://github.com/hdlguy/i2c_simple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671099019
git clone --depth 1 --no-tags https://github.com/irmrz/arquitectura-de-computadoras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684811833
git clone --depth 1 --no-tags https://github.com/Daniyal-Tahsildar/RTL_DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678876849
git clone --depth 1 --no-tags https://github.com/ssathish26/SherwinProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673538572
git clone --depth 1 --no-tags https://github.com/fan19-hub/Microprocessor-lc3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673903913
git clone --depth 1 --no-tags https://github.com/leduchongan/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670130343
git clone --depth 1 --no-tags https://github.com/emirtuglu/Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658661529
git clone --depth 1 --no-tags https://github.com/Basti3700/BCD-converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661001141
git clone --depth 1 --no-tags https://github.com/valmyr/-SystemVerilog-para-treinamento-de-design-e-verifica-o.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661852945
git clone --depth 1 --no-tags https://github.com/erquintana/system-Verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662149842
git clone --depth 1 --no-tags https://github.com/esattok/single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664255304
git clone --depth 1 --no-tags https://github.com/JonathanPDB/PepinosDigitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673150589
git clone --depth 1 --no-tags https://github.com/Ukuma012/Gameboy_on_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672752309
git clone --depth 1 --no-tags https://github.com/iEDA-Open-Source-Core-Project/cva6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/672713954
git clone --depth 1 --no-tags https://github.com/EzzAddinKukhun/CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/681308387
git clone --depth 1 --no-tags https://github.com/KushagraYADAV/SPI-Communication-System-Verification-using-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682185753
git clone --depth 1 --no-tags https://github.com/ishiaraen/SingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/685050865
git clone --depth 1 --no-tags https://github.com/kosmokot45/roi-python-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665143949
git clone --depth 1 --no-tags https://github.com/DancauRares-Andrei/ImplementareMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661850289
git clone --depth 1 --no-tags https://github.com/josejad42/Infra-de-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666798662
git clone --depth 1 --no-tags https://github.com/wxg-ntu/IC_DV_WARM_UP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679520085
git clone --depth 1 --no-tags https://github.com/mahdimoeini8102/DigitalSystems_Combinational.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678909229
git clone --depth 1 --no-tags https://github.com/FernandoWelzel/Odyssey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679879175
git clone --depth 1 --no-tags https://github.com/IAMJAI1510/Bubble-Trouble-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683776738
git clone --depth 1 --no-tags https://github.com/alexmangushev/RV32IM_CORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683844385
git clone --depth 1 --no-tags https://github.com/JahnaviB08/fft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683371044
git clone --depth 1 --no-tags https://github.com/Diya-Veerbhan/Verification_Concepts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675493253
git clone --depth 1 --no-tags https://github.com/rajan003/RRArbiter1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675702350
git clone --depth 1 --no-tags https://github.com/hassanbaroudy/Digital_IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/677356892
git clone --depth 1 --no-tags https://github.com/MiseryBiscuits/Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671191946
git clone --depth 1 --no-tags https://github.com/fedefruttero/UVM_Verification_TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667469567
git clone --depth 1 --no-tags https://github.com/HidetaroTanaka/HAJIME_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664994031
git clone --depth 1 --no-tags https://github.com/fliibs/EnvSetup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674241747
git clone --depth 1 --no-tags https://github.com/K-Rakesh200206/Parity_generator_and_checker_using_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667686290
git clone --depth 1 --no-tags https://github.com/axyrai/fullAdder_systemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667705057
git clone --depth 1 --no-tags https://github.com/Elondo11/vga_project_road_fighter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665672790
git clone --depth 1 --no-tags https://github.com/Mrinal99kumar/SYNCHRONOUS_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662019996
git clone --depth 1 --no-tags https://github.com/jakaransingh/CLOCK-Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662734850
git clone --depth 1 --no-tags https://github.com/Foad3107/ProjectA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665945862
git clone --depth 1 --no-tags https://github.com/erquintana/ALU_Verification_with_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660849980
git clone --depth 1 --no-tags https://github.com/look4raghav/UVM-SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/662221742
git clone --depth 1 --no-tags https://github.com/warrebe/Functional-Coverage-SV-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659414480
git clone --depth 1 --no-tags https://github.com/C-YongHeng/apb_rtc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665085926
git clone --depth 1 --no-tags https://github.com/hirensolankiwork/RAM_SV_TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670903123
git clone --depth 1 --no-tags https://github.com/Ukuma012/4_bit_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671045213
git clone --depth 1 --no-tags https://github.com/Levent001/UVM_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675331416
git clone --depth 1 --no-tags https://github.com/Deepti-int/verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675986240
git clone --depth 1 --no-tags https://github.com/RohithNagesh/Layered_testbench_for_D-Flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675012528
git clone --depth 1 --no-tags https://github.com/R-Rjn/My_synchronous_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673316607
git clone --depth 1 --no-tags https://github.com/Abeilles14/UVM_testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/673984996
git clone --depth 1 --no-tags https://github.com/SteveYaoLin/catchexceladressbit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670445562
git clone --depth 1 --no-tags https://github.com/angeelorenaoc/ED2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678217139
git clone --depth 1 --no-tags https://github.com/Daniyal-Tahsildar/AHB_UVC_LITE_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678199546
git clone --depth 1 --no-tags https://github.com/Ryusujong/sujongryu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669020778
git clone --depth 1 --no-tags https://github.com/carolcordeiro/loac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/678366925
git clone --depth 1 --no-tags https://github.com/RakshithaRShettigar/FIFO_code_with_CRC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679111682
git clone --depth 1 --no-tags https://github.com/asburlan01/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679397253
git clone --depth 1 --no-tags https://github.com/kavanachidananda/fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679804988
git clone --depth 1 --no-tags https://github.com/wormyrocks/systemverilog-yosys-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682340760
git clone --depth 1 --no-tags https://github.com/angusjhwu/RV32I-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682360816
git clone --depth 1 --no-tags https://github.com/sharatkirla/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682223434
git clone --depth 1 --no-tags https://github.com/mralavi20/Digital-Logic-Design-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/682444756
git clone --depth 1 --no-tags https://github.com/basictechlab/uvm-1.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683487876
git clone --depth 1 --no-tags https://github.com/jnjnliwenjie0022/design_pattern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/679389991
git clone --depth 1 --no-tags https://github.com/Avi-Gulati/cpu-datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/683553205
git clone --depth 1 --no-tags https://github.com/ajanthan-k/Reduced-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659670870
git clone --depth 1 --no-tags https://github.com/DPhongUIT2021/Verify_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/661695702
git clone --depth 1 --no-tags https://github.com/keganpremuda/SystemVerilogMicroprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/659933081
git clone --depth 1 --no-tags https://github.com/an1k3sh/Basic-Multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/658091481
git clone --depth 1 --no-tags https://github.com/VLSIProjects/AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668698299
git clone --depth 1 --no-tags https://github.com/Temix707/Secondary_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667924808
git clone --depth 1 --no-tags https://github.com/Manimohan05/System-verilog-Max-pool.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667018830
git clone --depth 1 --no-tags https://github.com/hjs99/dma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669409054
git clone --depth 1 --no-tags https://github.com/akibIf/Cell-Design-For-Digital-Integrated-Circuits-CD2IC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669576870
git clone --depth 1 --no-tags https://github.com/quintesc/Audio_Equalizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665169590
git clone --depth 1 --no-tags https://github.com/Apoorvakaradi/VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664907003
git clone --depth 1 --no-tags https://github.com/elenaledo/cocot-practices.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674134066
git clone --depth 1 --no-tags https://github.com/Leo-Cheung-CUHK/AHB_Lite_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/660097998
git clone --depth 1 --no-tags https://github.com/lukeag3/Frogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665832502
git clone --depth 1 --no-tags https://github.com/jundijiujieke/UVM_example_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666206196
git clone --depth 1 --no-tags https://github.com/Sameekshapu/hii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674062767
git clone --depth 1 --no-tags https://github.com/amityad33/Vending-Machine-With-Change-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675965218
git clone --depth 1 --no-tags https://github.com/IgorJoaquimn/2022-LFSR-Fibonacci.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/675449581
git clone --depth 1 --no-tags https://github.com/CyrilleLeGuerrier/UVM_DV_P1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671252955
git clone --depth 1 --no-tags https://github.com/Youssefmdany/Verification-of-UART-core-using-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670691793
git clone --depth 1 --no-tags https://github.com/ChuanlaiZang/UVM_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670954934
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f23/ex-arithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/684711979
git clone --depth 1 --no-tags https://github.com/RohithNagesh/RISC-V_for_R.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/674995423
