// Seed: 3549448057
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_7;
  final release id_3;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_1 = 1;
  id_12(
      .id_0(id_2), .id_1(1), .id_2(id_6), .id_3(1'd0), .id_4(1)
  );
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wor id_3,
    input tri1 id_4,
    inout uwire id_5,
    output wand id_6,
    input tri0 id_7,
    output uwire id_8,
    output wand id_9,
    input wire id_10,
    output tri id_11,
    input wor id_12,
    output supply1 id_13,
    input tri id_14
);
  wire id_16;
  wire id_17;
  wire id_18;
  integer id_19 (
      .id_0(id_7),
      .id_1(id_14)
  );
  always id_13 = 1;
  assign id_13 = (1);
  wire id_20;
  assign id_19 = id_19;
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_16,
      id_17,
      id_17,
      id_20,
      id_18
  );
  id_22(
      id_2
  );
endmodule
