[13:24:06.607] <TB3>     INFO: *** Welcome to pxar ***
[13:24:06.607] <TB3>     INFO: *** Today: 2016/06/22
[13:24:06.615] <TB3>     INFO: *** Version: b2a7-dirty
[13:24:06.615] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C15.dat
[13:24:06.616] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:24:06.616] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//defaultMaskFile.dat
[13:24:06.616] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters_C15.dat
[13:24:06.697] <TB3>     INFO:         clk: 4
[13:24:06.697] <TB3>     INFO:         ctr: 4
[13:24:06.697] <TB3>     INFO:         sda: 19
[13:24:06.697] <TB3>     INFO:         tin: 9
[13:24:06.697] <TB3>     INFO:         level: 15
[13:24:06.697] <TB3>     INFO:         triggerdelay: 0
[13:24:06.697] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:24:06.697] <TB3>     INFO: Log level: DEBUG
[13:24:06.708] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:24:06.718] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:24:06.721] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:24:06.727] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:24:08.283] <TB3>     INFO: DUT info: 
[13:24:08.283] <TB3>     INFO: The DUT currently contains the following objects:
[13:24:08.283] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:24:08.283] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:24:08.283] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:24:08.283] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:24:08.283] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:08.283] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:08.283] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:08.283] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:08.284] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:08.284] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:08.284] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:08.284] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:08.284] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:08.284] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:08.284] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:08.284] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:08.284] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:08.284] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:08.284] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:08.284] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:08.284] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:24:08.284] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:24:08.284] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:24:08.284] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:24:08.284] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:24:08.284] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:24:08.284] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:24:08.285] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:24:08.286] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:24:08.287] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:24:08.298] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30879744
[13:24:08.298] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x28fef20
[13:24:08.298] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2875770
[13:24:08.298] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f65d5d94010
[13:24:08.299] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f65dbfff510
[13:24:08.299] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30945280 fPxarMemory = 0x7f65d5d94010
[13:24:08.300] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 368.2mA
[13:24:08.301] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 461.4mA
[13:24:08.301] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.7 C
[13:24:08.301] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:24:08.701] <TB3>     INFO: enter 'restricted' command line mode
[13:24:08.701] <TB3>     INFO: enter test to run
[13:24:08.701] <TB3>     INFO:   test: FPIXTest no parameter change
[13:24:08.701] <TB3>     INFO:   running: fpixtest
[13:24:08.701] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:24:08.706] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:24:08.706] <TB3>     INFO: ######################################################################
[13:24:08.706] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:24:08.706] <TB3>     INFO: ######################################################################
[13:24:08.709] <TB3>     INFO: ######################################################################
[13:24:08.709] <TB3>     INFO: PixTestPretest::doTest()
[13:24:08.709] <TB3>     INFO: ######################################################################
[13:24:08.712] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:08.712] <TB3>     INFO:    PixTestPretest::programROC() 
[13:24:08.712] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:26.728] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:24:26.729] <TB3>     INFO: IA differences per ROC:  19.3 17.7 16.9 19.3 18.5 19.3 20.9 17.7 16.1 17.7 17.7 17.7 17.7 18.5 20.1 16.9
[13:24:26.805] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:26.805] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:24:26.805] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:28.058] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 0.8 mA
[13:24:28.559] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:24:29.061] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:24:29.562] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:24:30.064] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:24:30.566] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[13:24:31.067] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:24:31.569] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:24:32.071] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:24:32.572] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:24:33.074] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:24:33.576] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:24:34.077] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:24:34.579] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:24:35.081] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:24:35.582] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[13:24:35.836] <TB3>     INFO: Idig [mA/ROC]: 0.8 2.4 2.4 2.4 2.4 1.6 2.4 2.4 1.6 2.4 2.4 1.6 1.6 2.4 2.4 1.6 
[13:24:35.836] <TB3>     INFO: Test took 9034 ms.
[13:24:35.836] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:24:35.866] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:35.866] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:24:35.866] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:35.968] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 66.2812 mA
[13:24:36.070] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.7188 mA
[13:24:36.171] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  80 Ia 25.3187 mA
[13:24:36.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  73 Ia 22.9188 mA
[13:24:36.372] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  80 Ia 25.3187 mA
[13:24:36.473] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  73 Ia 22.9188 mA
[13:24:36.574] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  80 Ia 25.3187 mA
[13:24:36.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  73 Ia 22.9188 mA
[13:24:36.776] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  80 Ia 25.3187 mA
[13:24:36.876] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  73 Ia 22.9188 mA
[13:24:36.977] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  80 Ia 24.5188 mA
[13:24:37.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  78 Ia 23.7188 mA
[13:24:37.178] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  80 Ia 24.5188 mA
[13:24:37.280] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.9188 mA
[13:24:37.381] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  85 Ia 24.5188 mA
[13:24:37.483] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  83 Ia 24.5188 mA
[13:24:37.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  81 Ia 23.7188 mA
[13:24:37.684] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  83 Ia 24.5188 mA
[13:24:37.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  81 Ia 24.5188 mA
[13:24:37.885] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  79 Ia 22.9188 mA
[13:24:37.986] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  86 Ia 25.3187 mA
[13:24:38.086] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  79 Ia 22.9188 mA
[13:24:38.188] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  86 Ia 25.3187 mA
[13:24:38.288] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  79 Ia 22.9188 mA
[13:24:38.389] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  86 Ia 25.3187 mA
[13:24:38.493] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.1188 mA
[13:24:38.594] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  89 Ia 24.5188 mA
[13:24:38.695] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  87 Ia 24.5188 mA
[13:24:38.796] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  85 Ia 23.7188 mA
[13:24:38.898] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  87 Ia 24.5188 mA
[13:24:38.999] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  85 Ia 23.7188 mA
[13:24:39.099] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  87 Ia 24.5188 mA
[13:24:39.200] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  85 Ia 23.7188 mA
[13:24:39.301] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  87 Ia 24.5188 mA
[13:24:39.402] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  85 Ia 23.7188 mA
[13:24:39.502] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  87 Ia 24.5188 mA
[13:24:39.603] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  85 Ia 23.7188 mA
[13:24:39.704] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.7188 mA
[13:24:39.805] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  80 Ia 25.3187 mA
[13:24:39.905] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  73 Ia 22.9188 mA
[13:24:40.006] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  80 Ia 24.5188 mA
[13:24:40.107] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  78 Ia 23.7188 mA
[13:24:40.207] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  80 Ia 24.5188 mA
[13:24:40.308] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  78 Ia 23.7188 mA
[13:24:40.409] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  80 Ia 25.3187 mA
[13:24:40.509] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  73 Ia 22.1188 mA
[13:24:40.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  84 Ia 25.3187 mA
[13:24:40.711] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  77 Ia 23.7188 mA
[13:24:40.812] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  79 Ia 24.5188 mA
[13:24:40.914] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.7188 mA
[13:24:41.014] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  80 Ia 24.5188 mA
[13:24:41.115] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  78 Ia 23.7188 mA
[13:24:41.216] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  80 Ia 24.5188 mA
[13:24:41.317] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  78 Ia 23.7188 mA
[13:24:41.418] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  80 Ia 24.5188 mA
[13:24:41.518] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  78 Ia 23.7188 mA
[13:24:41.619] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  80 Ia 24.5188 mA
[13:24:41.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  78 Ia 22.9188 mA
[13:24:41.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  85 Ia 25.3187 mA
[13:24:41.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  78 Ia 23.7188 mA
[13:24:42.023] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  80 Ia 24.5188 mA
[13:24:42.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.5188 mA
[13:24:42.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  76 Ia 23.7188 mA
[13:24:42.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  78 Ia 24.5188 mA
[13:24:42.427] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  76 Ia 23.7188 mA
[13:24:42.528] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  78 Ia 24.5188 mA
[13:24:42.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  76 Ia 23.7188 mA
[13:24:42.728] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  78 Ia 23.7188 mA
[13:24:42.829] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  80 Ia 25.3187 mA
[13:24:42.930] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  73 Ia 22.9188 mA
[13:24:43.031] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  80 Ia 25.3187 mA
[13:24:43.132] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  73 Ia 22.9188 mA
[13:24:43.232] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  80 Ia 25.3187 mA
[13:24:43.333] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 26.1187 mA
[13:24:43.435] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  66 Ia 22.9188 mA
[13:24:43.535] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  73 Ia 24.5188 mA
[13:24:43.636] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  71 Ia 24.5188 mA
[13:24:43.736] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  69 Ia 23.7188 mA
[13:24:43.837] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  71 Ia 24.5188 mA
[13:24:43.938] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  69 Ia 23.7188 mA
[13:24:44.039] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  71 Ia 24.5188 mA
[13:24:44.140] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  69 Ia 23.7188 mA
[13:24:44.242] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  71 Ia 24.5188 mA
[13:24:44.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  69 Ia 23.7188 mA
[13:24:44.443] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  71 Ia 24.5188 mA
[13:24:44.545] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.1188 mA
[13:24:44.646] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  89 Ia 25.3187 mA
[13:24:44.746] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  82 Ia 23.7188 mA
[13:24:44.847] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  84 Ia 24.5188 mA
[13:24:44.948] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  82 Ia 23.7188 mA
[13:24:45.049] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  84 Ia 23.7188 mA
[13:24:45.149] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  86 Ia 24.5188 mA
[13:24:45.250] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  84 Ia 23.7188 mA
[13:24:45.351] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  86 Ia 24.5188 mA
[13:24:45.451] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  84 Ia 24.5188 mA
[13:24:45.552] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  82 Ia 23.7188 mA
[13:24:45.653] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  84 Ia 24.5188 mA
[13:24:45.755] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 20.5187 mA
[13:24:45.856] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  99 Ia 25.3187 mA
[13:24:45.957] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  92 Ia 23.7188 mA
[13:24:46.057] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  94 Ia 23.7188 mA
[13:24:46.158] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  96 Ia 24.5188 mA
[13:24:46.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  94 Ia 24.5188 mA
[13:24:46.360] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  92 Ia 23.7188 mA
[13:24:46.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  94 Ia 24.5188 mA
[13:24:46.561] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  92 Ia 23.7188 mA
[13:24:46.662] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  94 Ia 23.7188 mA
[13:24:46.762] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  96 Ia 24.5188 mA
[13:24:46.863] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  94 Ia 24.5188 mA
[13:24:46.965] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.9188 mA
[13:24:47.065] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  85 Ia 24.5188 mA
[13:24:47.166] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  83 Ia 23.7188 mA
[13:24:47.267] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  85 Ia 24.5188 mA
[13:24:47.367] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  83 Ia 23.7188 mA
[13:24:47.468] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  85 Ia 24.5188 mA
[13:24:47.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  83 Ia 23.7188 mA
[13:24:47.669] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  85 Ia 24.5188 mA
[13:24:47.769] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  83 Ia 24.5188 mA
[13:24:47.869] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  81 Ia 23.7188 mA
[13:24:47.970] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  83 Ia 24.5188 mA
[13:24:48.070] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  81 Ia 23.7188 mA
[13:24:48.172] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.1188 mA
[13:24:48.273] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  89 Ia 23.7188 mA
[13:24:48.373] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  91 Ia 25.3187 mA
[13:24:48.474] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  84 Ia 23.7188 mA
[13:24:48.574] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  86 Ia 23.7188 mA
[13:24:48.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  88 Ia 24.5188 mA
[13:24:48.776] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  86 Ia 23.7188 mA
[13:24:48.876] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  88 Ia 24.5188 mA
[13:24:48.978] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  86 Ia 24.5188 mA
[13:24:49.078] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  84 Ia 23.7188 mA
[13:24:49.179] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  86 Ia 24.5188 mA
[13:24:49.280] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  84 Ia 23.7188 mA
[13:24:49.382] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.1188 mA
[13:24:49.482] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  89 Ia 25.3187 mA
[13:24:49.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  82 Ia 23.7188 mA
[13:24:49.684] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  84 Ia 23.7188 mA
[13:24:49.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  86 Ia 24.5188 mA
[13:24:49.885] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  84 Ia 23.7188 mA
[13:24:49.985] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  86 Ia 24.5188 mA
[13:24:50.086] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  84 Ia 23.7188 mA
[13:24:50.187] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  86 Ia 24.5188 mA
[13:24:50.288] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  84 Ia 23.7188 mA
[13:24:50.389] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  86 Ia 23.7188 mA
[13:24:50.490] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  88 Ia 24.5188 mA
[13:24:50.591] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.9188 mA
[13:24:50.692] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  85 Ia 24.5188 mA
[13:24:50.793] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  83 Ia 24.5188 mA
[13:24:50.894] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  81 Ia 23.7188 mA
[13:24:50.994] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  83 Ia 24.5188 mA
[13:24:51.095] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  81 Ia 23.7188 mA
[13:24:51.196] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  83 Ia 23.7188 mA
[13:24:51.297] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  85 Ia 25.3187 mA
[13:24:51.398] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  78 Ia 22.9188 mA
[13:24:51.499] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  85 Ia 24.5188 mA
[13:24:51.601] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  83 Ia 24.5188 mA
[13:24:51.702] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  81 Ia 23.7188 mA
[13:24:51.804] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.9188 mA
[13:24:51.905] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  85 Ia 24.5188 mA
[13:24:52.006] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  83 Ia 24.5188 mA
[13:24:52.106] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  81 Ia 23.7188 mA
[13:24:52.207] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  83 Ia 24.5188 mA
[13:24:52.308] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  81 Ia 23.7188 mA
[13:24:52.409] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  83 Ia 24.5188 mA
[13:24:52.510] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  81 Ia 23.7188 mA
[13:24:52.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  83 Ia 24.5188 mA
[13:24:52.711] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  81 Ia 23.7188 mA
[13:24:52.812] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  83 Ia 24.5188 mA
[13:24:52.912] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  81 Ia 23.7188 mA
[13:24:53.013] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.7188 mA
[13:24:53.114] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  80 Ia 25.3187 mA
[13:24:53.215] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  73 Ia 22.9188 mA
[13:24:53.315] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  80 Ia 25.3187 mA
[13:24:53.417] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  73 Ia 22.9188 mA
[13:24:53.517] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  80 Ia 25.3187 mA
[13:24:53.618] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  73 Ia 22.9188 mA
[13:24:53.718] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  80 Ia 25.3187 mA
[13:24:53.819] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  73 Ia 22.9188 mA
[13:24:53.920] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  80 Ia 25.3187 mA
[13:24:54.021] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  73 Ia 22.9188 mA
[13:24:54.121] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  80 Ia 25.3187 mA
[13:24:54.223] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.1188 mA
[13:24:54.323] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  89 Ia 24.5188 mA
[13:24:54.424] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  87 Ia 23.7188 mA
[13:24:54.525] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  89 Ia 24.5188 mA
[13:24:54.626] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  87 Ia 24.5188 mA
[13:24:54.727] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  85 Ia 23.7188 mA
[13:24:54.827] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  87 Ia 24.5188 mA
[13:24:54.928] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  85 Ia 23.7188 mA
[13:24:55.029] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  87 Ia 23.7188 mA
[13:24:55.130] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  89 Ia 24.5188 mA
[13:24:55.231] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  87 Ia 24.5188 mA
[13:24:55.331] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  85 Ia 23.7188 mA
[13:24:55.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  80
[13:24:55.359] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  86
[13:24:55.359] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  85
[13:24:55.359] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  79
[13:24:55.359] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  80
[13:24:55.359] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  80
[13:24:55.359] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  71
[13:24:55.359] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  84
[13:24:55.359] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  94
[13:24:55.359] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  81
[13:24:55.359] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  84
[13:24:55.359] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  88
[13:24:55.360] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  81
[13:24:55.360] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  81
[13:24:55.360] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  80
[13:24:55.360] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  85
[13:24:57.194] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 390.7 mA = 24.4187 mA/ROC
[13:24:57.194] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  20.1  19.3  19.3  20.1  20.1  19.3  19.3  20.1  18.5  19.3  19.3  18.5  19.3  20.1  18.5
[13:24:57.226] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:57.226] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:24:57.226] <TB3>     INFO:    ----------------------------------------------------------------------
[13:24:57.362] <TB3>     INFO: Expecting 231680 events.
[13:25:05.680] <TB3>     INFO: 231680 events read in total (7601ms).
[13:25:05.815] <TB3>     INFO: Test took 8586ms.
[13:25:06.018] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 96 and Delta(CalDel) = 61
[13:25:06.021] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 106 and Delta(CalDel) = 56
[13:25:06.025] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 99 and Delta(CalDel) = 63
[13:25:06.028] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 107 and Delta(CalDel) = 57
[13:25:06.032] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 91 and Delta(CalDel) = 59
[13:25:06.036] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 93 and Delta(CalDel) = 61
[13:25:06.039] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 109 and Delta(CalDel) = 55
[13:25:06.043] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 92 and Delta(CalDel) = 58
[13:25:06.047] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 104 and Delta(CalDel) = 62
[13:25:06.051] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 87 and Delta(CalDel) = 65
[13:25:06.054] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:25:06.058] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 114 and Delta(CalDel) = 61
[13:25:06.061] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 83 and Delta(CalDel) = 62
[13:25:06.065] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 98 and Delta(CalDel) = 63
[13:25:06.068] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 104 and Delta(CalDel) = 65
[13:25:06.072] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 95 and Delta(CalDel) = 60
[13:25:06.124] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:25:06.155] <TB3>     INFO:    ----------------------------------------------------------------------
[13:25:06.155] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:25:06.155] <TB3>     INFO:    ----------------------------------------------------------------------
[13:25:06.291] <TB3>     INFO: Expecting 231680 events.
[13:25:14.551] <TB3>     INFO: 231680 events read in total (7545ms).
[13:25:14.556] <TB3>     INFO: Test took 8397ms.
[13:25:14.580] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 30
[13:25:14.889] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 101 +/- 27
[13:25:14.894] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 32
[13:25:14.898] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 29
[13:25:14.902] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 28
[13:25:14.906] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[13:25:14.909] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 112 +/- 29
[13:25:14.914] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 27.5
[13:25:14.918] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 30
[13:25:14.925] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 151 +/- 33.5
[13:25:14.929] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[13:25:14.932] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 29.5
[13:25:14.936] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31
[13:25:14.947] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:25:14.950] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 161 +/- 32
[13:25:14.958] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[13:25:14.998] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:25:14.998] <TB3>     INFO: CalDel:      140   101   137   127   122   125   112   118   146   151   144   132   145   143   161   126
[13:25:14.998] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:25:14.002] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C0.dat
[13:25:14.002] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C1.dat
[13:25:14.002] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C2.dat
[13:25:14.002] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C3.dat
[13:25:14.002] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C4.dat
[13:25:14.003] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C5.dat
[13:25:14.003] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C6.dat
[13:25:14.003] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C7.dat
[13:25:14.003] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C8.dat
[13:25:14.003] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C9.dat
[13:25:14.003] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C10.dat
[13:25:14.003] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C11.dat
[13:25:14.003] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C12.dat
[13:25:14.004] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C13.dat
[13:25:14.004] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C14.dat
[13:25:14.004] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters_C15.dat
[13:25:14.004] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:25:14.004] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:25:14.004] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:25:14.004] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:25:15.093] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:25:15.093] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:25:15.093] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:25:15.093] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:25:15.096] <TB3>     INFO: ######################################################################
[13:25:15.096] <TB3>     INFO: PixTestTiming::doTest()
[13:25:15.096] <TB3>     INFO: ######################################################################
[13:25:15.096] <TB3>     INFO:    ----------------------------------------------------------------------
[13:25:15.096] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:25:15.096] <TB3>     INFO:    ----------------------------------------------------------------------
[13:25:15.096] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:25:16.992] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:25:19.266] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:25:21.540] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:25:33.972] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:25:36.245] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:25:38.518] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:25:40.791] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:25:43.064] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:25:45.338] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:25:47.612] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:25:49.885] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:25:52.158] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:25:54.431] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:25:56.705] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:25:58.978] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:26:01.251] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:26:02.772] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:26:04.296] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:26:05.815] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:26:07.336] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:26:08.855] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:26:10.375] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:26:11.896] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:26:13.415] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:26:15.982] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:26:17.507] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:26:29.967] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:26:31.489] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:26:33.010] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:26:45.394] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:26:46.917] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:26:58.621] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:27:00.142] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:27:01.662] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:27:03.186] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:27:04.704] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:27:06.224] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:27:07.745] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:27:09.265] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:27:10.786] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:27:13.060] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:27:14.580] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:27:16.101] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:27:17.622] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:27:19.143] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:27:20.664] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:27:22.185] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:27:23.705] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:27:25.978] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:27:28.252] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:27:30.525] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:27:32.800] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:27:35.073] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:27:37.347] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:27:39.620] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:27:41.893] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:27:44.166] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:27:46.439] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:27:48.712] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:27:50.985] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:27:53.259] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:27:55.533] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:27:57.806] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:28:00.079] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:28:02.355] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:28:04.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:28:06.903] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:28:09.177] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:28:11.451] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:28:13.727] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:28:15.001] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:28:18.274] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:28:20.547] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:28:22.821] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:28:25.096] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:28:27.369] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:28:29.642] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:28:31.915] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:28:34.188] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:28:36.461] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:28:37.981] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:28:40.253] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:28:42.527] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:28:44.804] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:28:47.077] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:28:49.354] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:28:51.628] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:28:53.902] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:28:57.679] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:29:01.454] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:29:05.233] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:29:09.009] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:29:12.784] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:29:16.560] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:29:20.336] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:29:24.111] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:29:25.633] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:29:27.153] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:29:28.674] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:29:30.194] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:29:31.714] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:29:33.240] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:29:34.762] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:29:36.283] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:29:38.558] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:29:40.079] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:29:41.599] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:29:43.120] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:29:44.641] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:29:46.162] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:29:47.683] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:29:49.204] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:29:51.478] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:29:53.752] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:29:56.025] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:29:58.299] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:30:00.572] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:30:02.845] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:30:05.121] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:30:07.395] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:30:09.669] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:30:11.943] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:30:14.217] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:30:16.491] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:30:18.764] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:30:21.039] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:30:23.313] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:30:25.972] <TB3>     INFO: TBM Phase Settings: 252
[13:30:25.972] <TB3>     INFO: 400MHz Phase: 7
[13:30:25.972] <TB3>     INFO: 160MHz Phase: 7
[13:30:25.972] <TB3>     INFO: Functional Phase Area: 4
[13:30:25.976] <TB3>     INFO: Test took 310880 ms.
[13:30:25.977] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:30:25.977] <TB3>     INFO:    ----------------------------------------------------------------------
[13:30:25.977] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:30:25.977] <TB3>     INFO:    ----------------------------------------------------------------------
[13:30:25.977] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:30:29.378] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:30:33.152] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:30:36.928] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:30:40.704] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:30:44.480] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:30:48.256] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:30:52.033] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:30:53.554] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:30:55.074] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:30:56.595] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:30:58.115] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:30:59.635] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:31:01.154] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:31:02.673] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:31:04.193] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:31:05.714] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:31:07.235] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:31:08.756] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:31:11.029] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:31:13.302] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:31:15.576] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:31:17.849] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:31:20.123] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:31:21.643] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:31:23.164] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:31:24.684] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:31:26.957] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:31:29.230] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:31:31.504] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:31:33.779] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:31:36.052] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:31:37.573] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:31:39.093] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:31:40.614] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:31:42.887] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:31:45.161] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:31:47.435] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:31:49.708] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:31:51.985] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:31:53.508] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:31:55.027] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:31:56.552] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:31:58.827] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:32:01.099] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:32:03.373] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:32:05.646] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:32:07.923] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:32:09.447] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:32:10.967] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:32:12.486] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:32:14.763] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:32:17.037] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:32:19.310] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:32:21.584] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:32:23.857] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:32:25.377] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:32:26.899] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:32:28.417] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:32:29.937] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:32:31.459] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:32:32.978] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:32:34.499] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:32:36.023] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:32:37.926] <TB3>     INFO: ROC Delay Settings: 228
[13:32:37.926] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:32:37.926] <TB3>     INFO: ROC Port 0 Delay: 4
[13:32:37.926] <TB3>     INFO: ROC Port 1 Delay: 4
[13:32:37.926] <TB3>     INFO: Functional ROC Area: 5
[13:32:37.929] <TB3>     INFO: Test took 131952 ms.
[13:32:37.929] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:32:37.929] <TB3>     INFO:    ----------------------------------------------------------------------
[13:32:37.929] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:32:37.929] <TB3>     INFO:    ----------------------------------------------------------------------
[13:32:39.068] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4838 4838 4838 4838 4838 4838 4838 4838 e062 c000 a101 8000 4839 4839 4839 4839 4839 4839 4839 4839 e062 c000 
[13:32:39.068] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4838 4838 4838 4838 4838 4838 4838 4838 e022 c000 a102 8040 483b 483b 483b 483b 483b 483b 483b 483b e022 c000 
[13:32:39.068] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4838 4838 4838 4838 4839 4838 4838 4838 e022 c000 a103 80b1 4839 4839 4839 4839 4839 4839 4839 4839 e022 c000 
[13:32:39.068] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:32:53.252] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:53.252] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:33:07.471] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:07.471] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:33:21.605] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:21.605] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:33:35.810] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:35.810] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:33:49.977] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:49.977] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:34:04.087] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:04.087] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:34:18.264] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:18.265] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:34:32.403] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:32.403] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:34:46.714] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:46.714] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:35:00.840] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:01.223] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:01.236] <TB3>     INFO: Decoding statistics:
[13:35:01.236] <TB3>     INFO:   General information:
[13:35:01.236] <TB3>     INFO: 	 16bit words read:         240000000
[13:35:01.236] <TB3>     INFO: 	 valid events total:       20000000
[13:35:01.236] <TB3>     INFO: 	 empty events:             20000000
[13:35:01.236] <TB3>     INFO: 	 valid events with pixels: 0
[13:35:01.236] <TB3>     INFO: 	 valid pixel hits:         0
[13:35:01.236] <TB3>     INFO:   Event errors: 	           0
[13:35:01.236] <TB3>     INFO: 	 start marker:             0
[13:35:01.236] <TB3>     INFO: 	 stop marker:              0
[13:35:01.236] <TB3>     INFO: 	 overflow:                 0
[13:35:01.236] <TB3>     INFO: 	 invalid 5bit words:       0
[13:35:01.236] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:35:01.236] <TB3>     INFO:   TBM errors: 		           0
[13:35:01.236] <TB3>     INFO: 	 flawed TBM headers:       0
[13:35:01.236] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:35:01.236] <TB3>     INFO: 	 event ID mismatches:      0
[13:35:01.236] <TB3>     INFO:   ROC errors: 		           0
[13:35:01.236] <TB3>     INFO: 	 missing ROC header(s):    0
[13:35:01.236] <TB3>     INFO: 	 misplaced readback start: 0
[13:35:01.236] <TB3>     INFO:   Pixel decoding errors:	   0
[13:35:01.236] <TB3>     INFO: 	 pixel data incomplete:    0
[13:35:01.236] <TB3>     INFO: 	 pixel address:            0
[13:35:01.236] <TB3>     INFO: 	 pulse height fill bit:    0
[13:35:01.236] <TB3>     INFO: 	 buffer corruption:        0
[13:35:01.236] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:01.236] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:35:01.236] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:01.236] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:01.236] <TB3>     INFO:    Read back bit status: 1
[13:35:01.236] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:01.236] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:01.237] <TB3>     INFO:    Timings are good!
[13:35:01.237] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:01.237] <TB3>     INFO: Test took 143308 ms.
[13:35:01.237] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:35:01.237] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:35:01.237] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:35:01.237] <TB3>     INFO: PixTestTiming::doTest took 586144 ms.
[13:35:01.237] <TB3>     INFO: PixTestTiming::doTest() done
[13:35:01.237] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:35:01.237] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:35:01.237] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:35:01.237] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:35:01.237] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:35:01.238] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:35:01.238] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:35:01.590] <TB3>     INFO: ######################################################################
[13:35:01.590] <TB3>     INFO: PixTestAlive::doTest()
[13:35:01.590] <TB3>     INFO: ######################################################################
[13:35:01.594] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:01.594] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:35:01.594] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:01.595] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:35:01.939] <TB3>     INFO: Expecting 41600 events.
[13:35:06.030] <TB3>     INFO: 41600 events read in total (3376ms).
[13:35:06.030] <TB3>     INFO: Test took 4435ms.
[13:35:06.038] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:06.038] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:35:06.038] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:35:06.414] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:35:06.415] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:35:06.417] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:35:06.420] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:06.420] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:35:06.420] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:06.421] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:35:06.772] <TB3>     INFO: Expecting 41600 events.
[13:35:09.740] <TB3>     INFO: 41600 events read in total (2254ms).
[13:35:09.741] <TB3>     INFO: Test took 3320ms.
[13:35:09.741] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:09.741] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:35:09.741] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:35:09.742] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:35:10.146] <TB3>     INFO: PixTestAlive::maskTest() done
[13:35:10.146] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:35:10.150] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:10.150] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:35:10.150] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:10.151] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:35:10.498] <TB3>     INFO: Expecting 41600 events.
[13:35:14.580] <TB3>     INFO: 41600 events read in total (3367ms).
[13:35:14.581] <TB3>     INFO: Test took 4430ms.
[13:35:14.589] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:14.589] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:35:14.589] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:35:14.963] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:35:14.963] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:35:14.963] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:35:14.963] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:35:14.972] <TB3>     INFO: ######################################################################
[13:35:14.972] <TB3>     INFO: PixTestTrim::doTest()
[13:35:14.972] <TB3>     INFO: ######################################################################
[13:35:14.975] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:14.975] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:35:14.975] <TB3>     INFO:    ----------------------------------------------------------------------
[13:35:15.051] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:35:15.051] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:35:15.064] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:35:15.064] <TB3>     INFO:     run 1 of 1
[13:35:15.064] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:35:15.407] <TB3>     INFO: Expecting 5025280 events.
[13:35:59.775] <TB3>     INFO: 1370880 events read in total (43653ms).
[13:36:43.533] <TB3>     INFO: 2727152 events read in total (87411ms).
[13:37:26.550] <TB3>     INFO: 4093808 events read in total (130428ms).
[13:37:56.101] <TB3>     INFO: 5025280 events read in total (159979ms).
[13:37:56.146] <TB3>     INFO: Test took 161082ms.
[13:37:56.208] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:56.337] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:37:57.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:37:59.282] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:00.682] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:02.077] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:03.485] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:04.945] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:06.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:07.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:38:09.292] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:38:10.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:38:12.041] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:38:13.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:38:14.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:38:16.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:38:17.920] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:38:19.350] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 238784512
[13:38:19.353] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4224 minThrLimit = 99.416 minThrNLimit = 122.295 -> result = 99.4224 -> 99
[13:38:19.354] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.122 minThrLimit = 103.104 minThrNLimit = 137.61 -> result = 103.122 -> 103
[13:38:19.354] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.8236 minThrLimit = 94.8229 minThrNLimit = 116.987 -> result = 94.8236 -> 94
[13:38:19.355] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.6412 minThrLimit = 94.6328 minThrNLimit = 115.983 -> result = 94.6412 -> 94
[13:38:19.355] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3932 minThrLimit = 97.3819 minThrNLimit = 119.593 -> result = 97.3932 -> 97
[13:38:19.356] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5206 minThrLimit = 97.4752 minThrNLimit = 124.63 -> result = 97.5206 -> 97
[13:38:19.356] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.574 minThrLimit = 107.509 minThrNLimit = 137.663 -> result = 107.574 -> 107
[13:38:19.356] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.515 minThrLimit = 90.4488 minThrNLimit = 113.812 -> result = 90.515 -> 90
[13:38:19.357] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1064 minThrLimit = 88.0683 minThrNLimit = 114.836 -> result = 88.1064 -> 88
[13:38:19.357] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.7746 minThrLimit = 84.7411 minThrNLimit = 107.457 -> result = 84.7746 -> 84
[13:38:19.358] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2397 minThrLimit = 87.1998 minThrNLimit = 109.962 -> result = 87.2397 -> 87
[13:38:19.358] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.072 minThrLimit = 105.071 minThrNLimit = 132.826 -> result = 105.072 -> 105
[13:38:19.359] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.6056 minThrLimit = 84.5577 minThrNLimit = 110.156 -> result = 84.6056 -> 84
[13:38:19.359] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8185 minThrLimit = 87.8132 minThrNLimit = 114.226 -> result = 87.8185 -> 87
[13:38:19.359] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.43 minThrLimit = 100.344 minThrNLimit = 133.374 -> result = 100.43 -> 100
[13:38:19.360] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.747 minThrLimit = 87.738 minThrNLimit = 114.668 -> result = 87.747 -> 87
[13:38:19.360] <TB3>     INFO: ROC 0 VthrComp = 99
[13:38:19.360] <TB3>     INFO: ROC 1 VthrComp = 103
[13:38:19.360] <TB3>     INFO: ROC 2 VthrComp = 94
[13:38:19.360] <TB3>     INFO: ROC 3 VthrComp = 94
[13:38:19.360] <TB3>     INFO: ROC 4 VthrComp = 97
[13:38:19.360] <TB3>     INFO: ROC 5 VthrComp = 97
[13:38:19.360] <TB3>     INFO: ROC 6 VthrComp = 107
[13:38:19.361] <TB3>     INFO: ROC 7 VthrComp = 90
[13:38:19.361] <TB3>     INFO: ROC 8 VthrComp = 88
[13:38:19.361] <TB3>     INFO: ROC 9 VthrComp = 84
[13:38:19.361] <TB3>     INFO: ROC 10 VthrComp = 87
[13:38:19.361] <TB3>     INFO: ROC 11 VthrComp = 105
[13:38:19.361] <TB3>     INFO: ROC 12 VthrComp = 84
[13:38:19.362] <TB3>     INFO: ROC 13 VthrComp = 87
[13:38:19.362] <TB3>     INFO: ROC 14 VthrComp = 100
[13:38:19.365] <TB3>     INFO: ROC 15 VthrComp = 87
[13:38:19.365] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:38:19.365] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:38:19.378] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:38:19.378] <TB3>     INFO:     run 1 of 1
[13:38:19.378] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:38:19.724] <TB3>     INFO: Expecting 5025280 events.
[13:38:56.077] <TB3>     INFO: 884944 events read in total (35633ms).
[13:39:31.519] <TB3>     INFO: 1767520 events read in total (71075ms).
[13:40:07.020] <TB3>     INFO: 2648648 events read in total (106576ms).
[13:40:42.340] <TB3>     INFO: 3520856 events read in total (141896ms).
[13:41:16.891] <TB3>     INFO: 4388552 events read in total (176447ms).
[13:41:42.501] <TB3>     INFO: 5025280 events read in total (202057ms).
[13:41:42.577] <TB3>     INFO: Test took 203199ms.
[13:41:42.759] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:43.111] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:44.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:46.395] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:48.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:49.702] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:51.335] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:52.970] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:54.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:56.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:57.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:59.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:42:01.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:42:02.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:04.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:42:06.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:42:07.651] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:42:09.274] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255516672
[13:42:09.278] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.7505 for pixel 26/3 mean/min/max = 43.8059/31.563/56.0488
[13:42:09.278] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.3792 for pixel 51/42 mean/min/max = 44.1217/32.5342/55.7091
[13:42:09.278] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.5253 for pixel 0/5 mean/min/max = 45.6627/32.6388/58.6865
[13:42:09.279] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.0318 for pixel 6/1 mean/min/max = 44.9692/32.828/57.1105
[13:42:09.279] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.2765 for pixel 21/29 mean/min/max = 44.5539/31.5718/57.5361
[13:42:09.280] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.6023 for pixel 3/1 mean/min/max = 44.3971/32.0327/56.7616
[13:42:09.280] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.6751 for pixel 22/67 mean/min/max = 45.5382/35.1655/55.9108
[13:42:09.280] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.7504 for pixel 7/6 mean/min/max = 46.1918/33.6256/58.7579
[13:42:09.281] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.3634 for pixel 3/11 mean/min/max = 45.0187/33.6236/56.4138
[13:42:09.281] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.0671 for pixel 22/0 mean/min/max = 44.1456/32.9312/55.36
[13:42:09.281] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.4783 for pixel 16/3 mean/min/max = 44.3001/31.8781/56.7222
[13:42:09.282] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.2968 for pixel 49/79 mean/min/max = 44.8543/34.293/55.4156
[13:42:09.282] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.8099 for pixel 8/12 mean/min/max = 45.9174/32.0178/59.8171
[13:42:09.282] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.2647 for pixel 14/2 mean/min/max = 43.9718/32.5881/55.3556
[13:42:09.283] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.5757 for pixel 3/3 mean/min/max = 44.3841/32.0703/56.6979
[13:42:09.283] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 53.6773 for pixel 22/0 mean/min/max = 43.0943/32.4957/53.6928
[13:42:09.283] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:42:09.416] <TB3>     INFO: Expecting 411648 events.
[13:42:17.096] <TB3>     INFO: 411648 events read in total (6965ms).
[13:42:17.104] <TB3>     INFO: Expecting 411648 events.
[13:42:24.746] <TB3>     INFO: 411648 events read in total (6979ms).
[13:42:24.756] <TB3>     INFO: Expecting 411648 events.
[13:42:32.294] <TB3>     INFO: 411648 events read in total (6880ms).
[13:42:32.305] <TB3>     INFO: Expecting 411648 events.
[13:42:39.914] <TB3>     INFO: 411648 events read in total (6938ms).
[13:42:39.928] <TB3>     INFO: Expecting 411648 events.
[13:42:47.453] <TB3>     INFO: 411648 events read in total (6869ms).
[13:42:47.471] <TB3>     INFO: Expecting 411648 events.
[13:42:55.046] <TB3>     INFO: 411648 events read in total (6916ms).
[13:42:55.065] <TB3>     INFO: Expecting 411648 events.
[13:43:02.736] <TB3>     INFO: 411648 events read in total (7023ms).
[13:43:02.758] <TB3>     INFO: Expecting 411648 events.
[13:43:10.409] <TB3>     INFO: 411648 events read in total (7007ms).
[13:43:10.435] <TB3>     INFO: Expecting 411648 events.
[13:43:18.112] <TB3>     INFO: 411648 events read in total (7037ms).
[13:43:18.139] <TB3>     INFO: Expecting 411648 events.
[13:43:25.807] <TB3>     INFO: 411648 events read in total (7028ms).
[13:43:25.836] <TB3>     INFO: Expecting 411648 events.
[13:43:33.455] <TB3>     INFO: 411648 events read in total (6978ms).
[13:43:33.488] <TB3>     INFO: Expecting 411648 events.
[13:43:41.148] <TB3>     INFO: 411648 events read in total (7020ms).
[13:43:41.183] <TB3>     INFO: Expecting 411648 events.
[13:43:48.840] <TB3>     INFO: 411648 events read in total (7023ms).
[13:43:48.879] <TB3>     INFO: Expecting 411648 events.
[13:43:56.510] <TB3>     INFO: 411648 events read in total (7004ms).
[13:43:56.550] <TB3>     INFO: Expecting 411648 events.
[13:44:04.208] <TB3>     INFO: 411648 events read in total (7033ms).
[13:44:04.251] <TB3>     INFO: Expecting 411648 events.
[13:44:11.946] <TB3>     INFO: 411648 events read in total (7072ms).
[13:44:11.991] <TB3>     INFO: Test took 122708ms.
[13:44:12.499] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2796 < 35 for itrim = 99; old thr = 34.6099 ... break
[13:44:12.543] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5207 < 35 for itrim = 100; old thr = 34.2048 ... break
[13:44:12.568] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.692 < 35 for itrim+1 = 86; old thr = 34.3424 ... break
[13:44:12.604] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0246 < 35 for itrim = 103; old thr = 34.8384 ... break
[13:44:12.638] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0025 < 35 for itrim = 91; old thr = 34.4332 ... break
[13:44:12.688] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3852 < 35 for itrim = 115; old thr = 34.3178 ... break
[13:44:12.738] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 36.1671 < 35 for itrim = 109; old thr = 33.5992 ... break
[13:44:12.784] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1498 < 35 for itrim+1 = 114; old thr = 34.8492 ... break
[13:44:12.826] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2182 < 35 for itrim = 108; old thr = 33.829 ... break
[13:44:12.869] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0452 < 35 for itrim = 92; old thr = 34.1122 ... break
[13:44:12.905] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7418 < 35 for itrim+1 = 94; old thr = 34.6648 ... break
[13:44:12.944] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2339 < 35 for itrim = 98; old thr = 34.6211 ... break
[13:44:12.989] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1637 < 35 for itrim+1 = 120; old thr = 34.9699 ... break
[13:44:13.037] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7078 < 35 for itrim+1 = 102; old thr = 34.81 ... break
[13:44:13.084] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4687 < 35 for itrim+1 = 107; old thr = 34.9597 ... break
[13:44:13.134] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0496 < 35 for itrim = 106; old thr = 34.6902 ... break
[13:44:13.213] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:44:13.224] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:13.224] <TB3>     INFO:     run 1 of 1
[13:44:13.224] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:13.567] <TB3>     INFO: Expecting 5025280 events.
[13:44:49.309] <TB3>     INFO: 871016 events read in total (35027ms).
[13:45:24.669] <TB3>     INFO: 1740120 events read in total (70387ms).
[13:46:00.104] <TB3>     INFO: 2608208 events read in total (105822ms).
[13:46:35.290] <TB3>     INFO: 3466272 events read in total (141008ms).
[13:47:09.821] <TB3>     INFO: 4319720 events read in total (175540ms).
[13:47:38.273] <TB3>     INFO: 5025280 events read in total (203991ms).
[13:47:38.353] <TB3>     INFO: Test took 205129ms.
[13:47:38.536] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:38.907] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:40.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:41.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:43.480] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:45.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:46.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:48.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:49.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:51.096] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:52.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:54.087] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:55.606] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:57.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:58.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:00.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:01.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:03.183] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275259392
[13:48:03.186] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.116137 .. 48.234330
[13:48:03.262] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 58 (-1/-1) hits flags = 528 (plus default)
[13:48:03.274] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:48:03.274] <TB3>     INFO:     run 1 of 1
[13:48:03.274] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:03.624] <TB3>     INFO: Expecting 1930240 events.
[13:48:46.122] <TB3>     INFO: 1176304 events read in total (41782ms).
[13:49:12.683] <TB3>     INFO: 1930240 events read in total (68343ms).
[13:49:12.713] <TB3>     INFO: Test took 69439ms.
[13:49:12.756] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:12.841] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:13.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:14.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:15.786] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:16.771] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:17.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:18.742] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:19.736] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:20.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:21.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:22.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:23.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:24.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:25.708] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:26.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:27.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:28.796] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257421312
[13:49:28.883] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.319369 .. 43.492013
[13:49:28.959] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 53 (-1/-1) hits flags = 528 (plus default)
[13:49:28.969] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:49:28.969] <TB3>     INFO:     run 1 of 1
[13:49:28.969] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:29.317] <TB3>     INFO: Expecting 1564160 events.
[13:50:11.176] <TB3>     INFO: 1175280 events read in total (41144ms).
[13:50:24.685] <TB3>     INFO: 1564160 events read in total (54653ms).
[13:50:24.700] <TB3>     INFO: Test took 55730ms.
[13:50:24.734] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:24.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:25.788] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:26.771] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:27.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:28.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:30.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:31.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:32.627] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:33.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:34.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:35.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:36.695] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:37.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:38.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:39.609] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:40.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:41.594] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293408768
[13:50:41.676] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.870364 .. 40.230284
[13:50:41.753] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:50:41.763] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:50:41.764] <TB3>     INFO:     run 1 of 1
[13:50:41.764] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:42.106] <TB3>     INFO: Expecting 1331200 events.
[13:51:24.633] <TB3>     INFO: 1183288 events read in total (41812ms).
[13:51:30.078] <TB3>     INFO: 1331200 events read in total (47258ms).
[13:51:30.095] <TB3>     INFO: Test took 48331ms.
[13:51:30.128] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:30.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:31.214] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:32.252] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:33.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:34.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:35.334] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:36.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:37.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:38.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:39.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:41.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:42.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:42.977] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:43.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:44.900] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:45.870] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:46.838] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 247480320
[13:51:46.920] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.351481 .. 39.232385
[13:51:46.994] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 49 (-1/-1) hits flags = 528 (plus default)
[13:51:47.004] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:51:47.005] <TB3>     INFO:     run 1 of 1
[13:51:47.005] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:47.349] <TB3>     INFO: Expecting 1198080 events.
[13:52:29.899] <TB3>     INFO: 1172480 events read in total (41835ms).
[13:52:31.186] <TB3>     INFO: 1198080 events read in total (43122ms).
[13:52:31.200] <TB3>     INFO: Test took 44195ms.
[13:52:31.228] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:31.300] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:32.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:33.198] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:34.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:35.096] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:36.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:37.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:37.980] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:39.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:40.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:41.182] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:42.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:43.358] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:44.364] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:45.407] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:46.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:47.847] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300179456
[13:52:47.985] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:52:47.986] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:52:48.014] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:52:48.015] <TB3>     INFO:     run 1 of 1
[13:52:48.015] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:48.445] <TB3>     INFO: Expecting 1364480 events.
[13:53:28.792] <TB3>     INFO: 1075328 events read in total (39632ms).
[13:53:39.664] <TB3>     INFO: 1364480 events read in total (50505ms).
[13:53:39.679] <TB3>     INFO: Test took 51663ms.
[13:53:39.712] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:39.793] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:40.785] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:41.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:42.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:43.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:44.792] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:45.793] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:46.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:47.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:48.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:49.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:50.815] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:51.813] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:52.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:53.826] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:54.842] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:55.851] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290967552
[13:53:55.888] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C0.dat
[13:53:55.888] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C1.dat
[13:53:55.888] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C2.dat
[13:53:55.889] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C3.dat
[13:53:55.889] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C4.dat
[13:53:55.889] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C5.dat
[13:53:55.889] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C6.dat
[13:53:55.890] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C7.dat
[13:53:55.890] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C8.dat
[13:53:55.891] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C9.dat
[13:53:55.891] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C10.dat
[13:53:55.891] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C11.dat
[13:53:55.891] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C12.dat
[13:53:55.891] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C13.dat
[13:53:55.891] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C14.dat
[13:53:55.891] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C15.dat
[13:53:55.891] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C0.dat
[13:53:55.898] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C1.dat
[13:53:55.905] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C2.dat
[13:53:55.912] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C3.dat
[13:53:55.919] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C4.dat
[13:53:55.926] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C5.dat
[13:53:55.933] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C6.dat
[13:53:55.940] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C7.dat
[13:53:55.947] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C8.dat
[13:53:55.954] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C9.dat
[13:53:55.961] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C10.dat
[13:53:55.968] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C11.dat
[13:53:55.975] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C12.dat
[13:53:55.982] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C13.dat
[13:53:55.988] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C14.dat
[13:53:55.995] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//trimParameters35_C15.dat
[13:53:55.002] <TB3>     INFO: PixTestTrim::trimTest() done
[13:53:55.002] <TB3>     INFO: vtrim:      99 100  86 103  91 115 109 114 108  92  94  98 120 102 107 106 
[13:53:55.002] <TB3>     INFO: vthrcomp:   99 103  94  94  97  97 107  90  88  84  87 105  84  87 100  87 
[13:53:55.002] <TB3>     INFO: vcal mean:  34.98  34.92  35.01  34.95  34.91  34.95  35.03  34.99  34.98  34.97  34.94  34.97  35.00  34.98  34.99  34.96 
[13:53:55.002] <TB3>     INFO: vcal RMS:    0.89   0.76   0.83   0.84   0.89   0.85   0.76   0.83   0.78   0.80   0.80   0.77   0.83   0.81   0.78   0.77 
[13:53:55.002] <TB3>     INFO: bits mean:  10.30   9.52   9.07   9.60   9.87   9.91   8.91   9.20   9.55   9.91   9.89   8.97   9.73  10.12   9.74  10.45 
[13:53:55.002] <TB3>     INFO: bits RMS:    2.50   2.75   2.81   2.65   2.68   2.65   2.52   2.66   2.52   2.48   2.65   2.66   2.64   2.43   2.69   2.32 
[13:53:56.013] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:56.013] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:53:56.013] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:56.017] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:53:56.017] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:53:56.028] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:53:56.028] <TB3>     INFO:     run 1 of 1
[13:53:56.028] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:56.380] <TB3>     INFO: Expecting 4160000 events.
[13:54:41.781] <TB3>     INFO: 1104955 events read in total (44687ms).
[13:55:26.899] <TB3>     INFO: 2199410 events read in total (89805ms).
[13:56:10.132] <TB3>     INFO: 3280555 events read in total (133038ms).
[13:56:45.647] <TB3>     INFO: 4160000 events read in total (168553ms).
[13:56:45.721] <TB3>     INFO: Test took 169693ms.
[13:56:45.858] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:46.130] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:48.013] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:49.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:51.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:53.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:55.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:57.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:59.145] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:00.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:02.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:04.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:06.604] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:08.500] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:10.379] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:12.268] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:14.148] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:16.033] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 352157696
[13:57:16.034] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:57:16.107] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:57:16.107] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:57:16.117] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:57:16.117] <TB3>     INFO:     run 1 of 1
[13:57:16.117] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:16.460] <TB3>     INFO: Expecting 3348800 events.
[13:58:02.902] <TB3>     INFO: 1179685 events read in total (45727ms).
[13:58:47.216] <TB3>     INFO: 2338395 events read in total (90041ms).
[13:59:27.071] <TB3>     INFO: 3348800 events read in total (129896ms).
[13:59:27.114] <TB3>     INFO: Test took 130997ms.
[13:59:27.205] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:27.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:29.083] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:30.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:32.510] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:34.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:35.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:37.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:39.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:41.063] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:42.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:44.557] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:46.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:47.980] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:49.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:51.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:53.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:54.940] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290975744
[13:59:54.941] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:59:55.015] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:59:55.015] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[13:59:55.025] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:59:55.025] <TB3>     INFO:     run 1 of 1
[13:59:55.025] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:55.367] <TB3>     INFO: Expecting 3161600 events.
[14:00:43.064] <TB3>     INFO: 1218260 events read in total (46982ms).
[14:01:30.262] <TB3>     INFO: 2411015 events read in total (94180ms).
[14:02:00.014] <TB3>     INFO: 3161600 events read in total (123933ms).
[14:02:00.050] <TB3>     INFO: Test took 125025ms.
[14:02:00.125] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:00.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:01.840] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:03.396] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:04.988] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:06.576] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:08.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:09.695] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:11.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:12.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:14.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:16.072] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:17.681] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:19.231] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:20.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:22.481] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:24.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:25.679] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341630976
[14:02:25.680] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:02:25.755] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:02:25.755] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[14:02:25.765] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:02:25.765] <TB3>     INFO:     run 1 of 1
[14:02:25.765] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:26.114] <TB3>     INFO: Expecting 3161600 events.
[14:03:13.737] <TB3>     INFO: 1217505 events read in total (46908ms).
[14:04:00.362] <TB3>     INFO: 2409440 events read in total (93533ms).
[14:04:30.125] <TB3>     INFO: 3161600 events read in total (123296ms).
[14:04:30.159] <TB3>     INFO: Test took 124394ms.
[14:04:30.235] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:30.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:31.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:33.514] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:35.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:36.706] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:38.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:39.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:41.365] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:42.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:44.590] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:46.209] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:47.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:49.379] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:51.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:52.644] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:54.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:55.872] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 292966400
[14:04:55.873] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:04:55.946] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:04:55.946] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[14:04:55.956] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:04:55.956] <TB3>     INFO:     run 1 of 1
[14:04:55.956] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:56.303] <TB3>     INFO: Expecting 3161600 events.
[14:05:44.404] <TB3>     INFO: 1217395 events read in total (47385ms).
[14:06:31.416] <TB3>     INFO: 2408855 events read in total (94397ms).
[14:07:01.339] <TB3>     INFO: 3161600 events read in total (124320ms).
[14:07:01.372] <TB3>     INFO: Test took 125416ms.
[14:07:01.448] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:01.597] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:03.139] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:04.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:06.327] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:07.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:09.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:11.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:12.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:14.402] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:16.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:17.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:19.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:21.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:22.786] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:24.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:26.094] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:27.829] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 355835904
[14:07:27.830] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.22746, thr difference RMS: 1.7786
[14:07:27.834] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.8915, thr difference RMS: 1.78724
[14:07:27.834] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.42263, thr difference RMS: 1.54004
[14:07:27.834] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.15787, thr difference RMS: 1.72044
[14:07:27.834] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.45053, thr difference RMS: 1.88599
[14:07:27.834] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.17646, thr difference RMS: 1.66224
[14:07:27.835] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.29353, thr difference RMS: 1.54428
[14:07:27.835] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.34961, thr difference RMS: 1.65627
[14:07:27.835] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.59821, thr difference RMS: 1.24622
[14:07:27.835] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.29343, thr difference RMS: 1.31235
[14:07:27.835] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.71851, thr difference RMS: 1.30725
[14:07:27.836] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.94245, thr difference RMS: 1.73976
[14:07:27.836] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.29128, thr difference RMS: 1.19659
[14:07:27.836] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.71925, thr difference RMS: 1.14439
[14:07:27.836] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.15766, thr difference RMS: 1.62774
[14:07:27.836] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.88994, thr difference RMS: 1.19033
[14:07:27.836] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.26446, thr difference RMS: 1.7731
[14:07:27.837] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.88113, thr difference RMS: 1.76923
[14:07:27.837] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.51, thr difference RMS: 1.54135
[14:07:27.837] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.17333, thr difference RMS: 1.69304
[14:07:27.837] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.58906, thr difference RMS: 1.91668
[14:07:27.837] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.08484, thr difference RMS: 1.65372
[14:07:27.838] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.34634, thr difference RMS: 1.56259
[14:07:27.838] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.25783, thr difference RMS: 1.6547
[14:07:27.838] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.56849, thr difference RMS: 1.24846
[14:07:27.838] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.43344, thr difference RMS: 1.30203
[14:07:27.838] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.81666, thr difference RMS: 1.29726
[14:07:27.839] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.96548, thr difference RMS: 1.74675
[14:07:27.839] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.30365, thr difference RMS: 1.19381
[14:07:27.839] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.74336, thr difference RMS: 1.13743
[14:07:27.839] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.22767, thr difference RMS: 1.62994
[14:07:27.839] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.81389, thr difference RMS: 1.16894
[14:07:27.840] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.2851, thr difference RMS: 1.77957
[14:07:27.840] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.99358, thr difference RMS: 1.77218
[14:07:27.840] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.63976, thr difference RMS: 1.52107
[14:07:27.840] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.21693, thr difference RMS: 1.70506
[14:07:27.840] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.84646, thr difference RMS: 1.89267
[14:07:27.841] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.08234, thr difference RMS: 1.63328
[14:07:27.841] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.38078, thr difference RMS: 1.55999
[14:07:27.841] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.29842, thr difference RMS: 1.66247
[14:07:27.841] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.56112, thr difference RMS: 1.24476
[14:07:27.841] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.59761, thr difference RMS: 1.30099
[14:07:27.842] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.99439, thr difference RMS: 1.27572
[14:07:27.842] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.06006, thr difference RMS: 1.73624
[14:07:27.842] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.33908, thr difference RMS: 1.19343
[14:07:27.842] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.83766, thr difference RMS: 1.13054
[14:07:27.842] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.40324, thr difference RMS: 1.58966
[14:07:27.843] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.92342, thr difference RMS: 1.18194
[14:07:27.843] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.32747, thr difference RMS: 1.76566
[14:07:27.843] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.04498, thr difference RMS: 1.77824
[14:07:27.843] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.72332, thr difference RMS: 1.51692
[14:07:27.843] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.24697, thr difference RMS: 1.68754
[14:07:27.844] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.0635, thr difference RMS: 1.86502
[14:07:27.844] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 7.06042, thr difference RMS: 1.64603
[14:07:27.844] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.48317, thr difference RMS: 1.5818
[14:07:27.844] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.3138, thr difference RMS: 1.65396
[14:07:27.844] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.58047, thr difference RMS: 1.22706
[14:07:27.845] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.6363, thr difference RMS: 1.29772
[14:07:27.845] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.0917, thr difference RMS: 1.27159
[14:07:27.845] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.11726, thr difference RMS: 1.73627
[14:07:27.845] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.44776, thr difference RMS: 1.19028
[14:07:27.845] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.87985, thr difference RMS: 1.12581
[14:07:27.846] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.50445, thr difference RMS: 1.60454
[14:07:27.846] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.93784, thr difference RMS: 1.17715
[14:07:27.971] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:07:27.975] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1933 seconds
[14:07:27.975] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:07:28.739] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:07:28.739] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:07:28.743] <TB3>     INFO: ######################################################################
[14:07:28.743] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:07:28.743] <TB3>     INFO: ######################################################################
[14:07:28.744] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:28.744] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:07:28.745] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:28.745] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:07:28.755] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:07:28.756] <TB3>     INFO:     run 1 of 1
[14:07:28.756] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:29.101] <TB3>     INFO: Expecting 59072000 events.
[14:07:58.366] <TB3>     INFO: 1072600 events read in total (28550ms).
[14:08:26.842] <TB3>     INFO: 2141400 events read in total (57026ms).
[14:08:55.461] <TB3>     INFO: 3210400 events read in total (85645ms).
[14:09:23.972] <TB3>     INFO: 4281800 events read in total (114156ms).
[14:09:52.707] <TB3>     INFO: 5349800 events read in total (142891ms).
[14:10:21.257] <TB3>     INFO: 6418400 events read in total (171441ms).
[14:10:50.084] <TB3>     INFO: 7490800 events read in total (200268ms).
[14:11:18.622] <TB3>     INFO: 8559200 events read in total (228806ms).
[14:11:47.230] <TB3>     INFO: 9627200 events read in total (257414ms).
[14:12:15.858] <TB3>     INFO: 10699400 events read in total (286042ms).
[14:12:44.562] <TB3>     INFO: 11768200 events read in total (314746ms).
[14:13:13.100] <TB3>     INFO: 12836600 events read in total (343284ms).
[14:13:41.805] <TB3>     INFO: 13909200 events read in total (371989ms).
[14:14:10.311] <TB3>     INFO: 14977400 events read in total (400495ms).
[14:14:38.899] <TB3>     INFO: 16045800 events read in total (429083ms).
[14:15:07.468] <TB3>     INFO: 17118200 events read in total (457652ms).
[14:15:36.157] <TB3>     INFO: 18186800 events read in total (486341ms).
[14:16:04.792] <TB3>     INFO: 19255200 events read in total (514976ms).
[14:16:33.401] <TB3>     INFO: 20327400 events read in total (543585ms).
[14:17:01.956] <TB3>     INFO: 21395800 events read in total (572140ms).
[14:17:30.525] <TB3>     INFO: 22463800 events read in total (600709ms).
[14:17:59.118] <TB3>     INFO: 23535200 events read in total (629302ms).
[14:18:27.675] <TB3>     INFO: 24604000 events read in total (657859ms).
[14:18:56.278] <TB3>     INFO: 25671800 events read in total (686462ms).
[14:19:24.917] <TB3>     INFO: 26741800 events read in total (715101ms).
[14:19:53.536] <TB3>     INFO: 27811800 events read in total (743720ms).
[14:20:22.218] <TB3>     INFO: 28879600 events read in total (772402ms).
[14:20:50.787] <TB3>     INFO: 29947600 events read in total (800971ms).
[14:21:19.456] <TB3>     INFO: 31018800 events read in total (829640ms).
[14:21:48.113] <TB3>     INFO: 32087600 events read in total (858297ms).
[14:22:16.625] <TB3>     INFO: 33155600 events read in total (886809ms).
[14:22:45.092] <TB3>     INFO: 34225200 events read in total (915276ms).
[14:23:13.606] <TB3>     INFO: 35295600 events read in total (943791ms).
[14:23:42.288] <TB3>     INFO: 36363200 events read in total (972472ms).
[14:24:10.935] <TB3>     INFO: 37430800 events read in total (1001119ms).
[14:24:39.536] <TB3>     INFO: 38501200 events read in total (1029720ms).
[14:25:08.131] <TB3>     INFO: 39570200 events read in total (1058315ms).
[14:25:36.646] <TB3>     INFO: 40638000 events read in total (1086830ms).
[14:26:05.175] <TB3>     INFO: 41706000 events read in total (1115359ms).
[14:26:33.924] <TB3>     INFO: 42776800 events read in total (1144108ms).
[14:27:02.443] <TB3>     INFO: 43844800 events read in total (1172627ms).
[14:27:31.065] <TB3>     INFO: 44912800 events read in total (1201249ms).
[14:27:59.765] <TB3>     INFO: 45980200 events read in total (1229949ms).
[14:28:28.416] <TB3>     INFO: 47051200 events read in total (1258600ms).
[14:28:56.979] <TB3>     INFO: 48119200 events read in total (1287163ms).
[14:29:26.017] <TB3>     INFO: 49187200 events read in total (1316201ms).
[14:29:56.435] <TB3>     INFO: 50254800 events read in total (1346619ms).
[14:30:26.374] <TB3>     INFO: 51325400 events read in total (1376558ms).
[14:30:54.944] <TB3>     INFO: 52393200 events read in total (1405128ms).
[14:31:24.848] <TB3>     INFO: 53460800 events read in total (1435032ms).
[14:31:55.243] <TB3>     INFO: 54528800 events read in total (1465427ms).
[14:32:23.733] <TB3>     INFO: 55599400 events read in total (1493917ms).
[14:32:52.273] <TB3>     INFO: 56667600 events read in total (1522457ms).
[14:33:20.650] <TB3>     INFO: 57734800 events read in total (1550834ms).
[14:33:49.117] <TB3>     INFO: 58803200 events read in total (1579301ms).
[14:33:56.560] <TB3>     INFO: 59072000 events read in total (1586744ms).
[14:33:56.581] <TB3>     INFO: Test took 1587825ms.
[14:33:56.639] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:56.799] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:56.799] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:58.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:58.071] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:33:59.306] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:59.306] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:00.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:00.559] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:01.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:01.798] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:03.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:03.014] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:04.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:04.171] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:05.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:05.328] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:06.468] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:06.468] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:07.642] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:07.642] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:08.799] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:08.799] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:09.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:09.999] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:11.170] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:11.170] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:12.339] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:12.339] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:13.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:13.516] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:14.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:14.670] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:34:15.830] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496517120
[14:34:15.860] <TB3>     INFO: PixTestScurves::scurves() done 
[14:34:15.860] <TB3>     INFO: Vcal mean:  35.17  34.98  35.08  35.04  35.03  35.04  35.11  35.09  35.07  35.04  34.97  35.05  35.06  35.02  34.96  35.06 
[14:34:15.860] <TB3>     INFO: Vcal RMS:    0.76   0.63   0.70   0.72   0.77   0.73   0.62   0.69   0.64   0.66   0.67   0.63   0.71   0.67   0.66   0.62 
[14:34:15.860] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:34:15.936] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:34:15.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:34:15.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:34:15.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:34:15.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:34:15.936] <TB3>     INFO: ######################################################################
[14:34:15.936] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:34:15.936] <TB3>     INFO: ######################################################################
[14:34:15.942] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:34:16.285] <TB3>     INFO: Expecting 41600 events.
[14:34:20.397] <TB3>     INFO: 41600 events read in total (3390ms).
[14:34:20.398] <TB3>     INFO: Test took 4456ms.
[14:34:20.407] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:20.407] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:34:20.407] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:34:20.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:34:20.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:34:20.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:34:20.417] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:34:20.754] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:34:21.103] <TB3>     INFO: Expecting 41600 events.
[14:34:25.270] <TB3>     INFO: 41600 events read in total (3453ms).
[14:34:25.271] <TB3>     INFO: Test took 4517ms.
[14:34:25.279] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:25.279] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:34:25.279] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:34:25.284] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.273
[14:34:25.284] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 171
[14:34:25.284] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.62
[14:34:25.284] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:34:25.284] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.212
[14:34:25.284] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 160
[14:34:25.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.274
[14:34:25.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[14:34:25.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.057
[14:34:25.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 182
[14:34:25.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.093
[14:34:25.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 170
[14:34:25.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.207
[14:34:25.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[14:34:25.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.634
[14:34:25.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[14:34:25.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.598
[14:34:25.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 196
[14:34:25.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.605
[14:34:25.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 194
[14:34:25.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.653
[14:34:25.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 193
[14:34:25.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.814
[14:34:25.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 187
[14:34:25.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.195
[14:34:25.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 191
[14:34:25.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.932
[14:34:25.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 173
[14:34:25.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.9
[14:34:25.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 184
[14:34:25.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.507
[14:34:25.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 189
[14:34:25.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:34:25.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:34:25.287] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:34:25.368] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:34:25.712] <TB3>     INFO: Expecting 41600 events.
[14:34:29.871] <TB3>     INFO: 41600 events read in total (3444ms).
[14:34:29.872] <TB3>     INFO: Test took 4503ms.
[14:34:29.880] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:29.880] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:34:29.880] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:34:29.883] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:34:29.884] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 44minph_roc = 2
[14:34:29.884] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.1253
[14:34:29.884] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 73
[14:34:29.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8438
[14:34:29.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 76
[14:34:29.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 46.9776
[14:34:29.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 47
[14:34:29.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.1724
[14:34:29.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 90
[14:34:29.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.2058
[14:34:29.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 79
[14:34:29.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.943
[14:34:29.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 65
[14:34:29.885] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.1306
[14:34:29.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 70
[14:34:29.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.16
[14:34:29.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 76
[14:34:29.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.0337
[14:34:29.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 86
[14:34:29.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.8147
[14:34:29.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 81
[14:34:29.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8385
[14:34:29.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 84
[14:34:29.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.5938
[14:34:29.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,26] phvalue 70
[14:34:29.886] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.8035
[14:34:29.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 81
[14:34:29.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.2389
[14:34:29.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 64
[14:34:29.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.6558
[14:34:29.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 75
[14:34:29.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.1105
[14:34:29.887] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 83
[14:34:29.889] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 0 0
[14:34:30.288] <TB3>     INFO: Expecting 2560 events.
[14:34:31.250] <TB3>     INFO: 2560 events read in total (245ms).
[14:34:31.250] <TB3>     INFO: Test took 1362ms.
[14:34:31.251] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:31.251] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 1 1
[14:34:31.758] <TB3>     INFO: Expecting 2560 events.
[14:34:32.716] <TB3>     INFO: 2560 events read in total (243ms).
[14:34:32.716] <TB3>     INFO: Test took 1465ms.
[14:34:32.716] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:32.717] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 2 2
[14:34:33.227] <TB3>     INFO: Expecting 2560 events.
[14:34:34.186] <TB3>     INFO: 2560 events read in total (245ms).
[14:34:34.186] <TB3>     INFO: Test took 1469ms.
[14:34:34.186] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:34.186] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 3 3
[14:34:34.694] <TB3>     INFO: Expecting 2560 events.
[14:34:35.653] <TB3>     INFO: 2560 events read in total (244ms).
[14:34:35.654] <TB3>     INFO: Test took 1468ms.
[14:34:35.654] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:35.655] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 4 4
[14:34:36.165] <TB3>     INFO: Expecting 2560 events.
[14:34:37.121] <TB3>     INFO: 2560 events read in total (241ms).
[14:34:37.122] <TB3>     INFO: Test took 1467ms.
[14:34:37.122] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:37.122] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 5 5
[14:34:37.629] <TB3>     INFO: Expecting 2560 events.
[14:34:38.588] <TB3>     INFO: 2560 events read in total (244ms).
[14:34:38.588] <TB3>     INFO: Test took 1466ms.
[14:34:38.588] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:38.588] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[14:34:39.096] <TB3>     INFO: Expecting 2560 events.
[14:34:40.054] <TB3>     INFO: 2560 events read in total (243ms).
[14:34:40.054] <TB3>     INFO: Test took 1466ms.
[14:34:40.054] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:40.054] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 7 7
[14:34:40.562] <TB3>     INFO: Expecting 2560 events.
[14:34:41.520] <TB3>     INFO: 2560 events read in total (243ms).
[14:34:41.520] <TB3>     INFO: Test took 1466ms.
[14:34:41.520] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:41.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 8 8
[14:34:42.028] <TB3>     INFO: Expecting 2560 events.
[14:34:42.991] <TB3>     INFO: 2560 events read in total (248ms).
[14:34:42.992] <TB3>     INFO: Test took 1471ms.
[14:34:42.992] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:42.992] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 9 9
[14:34:43.499] <TB3>     INFO: Expecting 2560 events.
[14:34:44.456] <TB3>     INFO: 2560 events read in total (242ms).
[14:34:44.456] <TB3>     INFO: Test took 1464ms.
[14:34:44.457] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:44.457] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 10 10
[14:34:44.964] <TB3>     INFO: Expecting 2560 events.
[14:34:45.921] <TB3>     INFO: 2560 events read in total (242ms).
[14:34:45.922] <TB3>     INFO: Test took 1465ms.
[14:34:45.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:45.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 26, 11 11
[14:34:46.432] <TB3>     INFO: Expecting 2560 events.
[14:34:47.391] <TB3>     INFO: 2560 events read in total (244ms).
[14:34:47.391] <TB3>     INFO: Test took 1469ms.
[14:34:47.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:47.391] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 12 12
[14:34:47.901] <TB3>     INFO: Expecting 2560 events.
[14:34:48.861] <TB3>     INFO: 2560 events read in total (246ms).
[14:34:48.862] <TB3>     INFO: Test took 1471ms.
[14:34:48.862] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:48.862] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 13 13
[14:34:49.366] <TB3>     INFO: Expecting 2560 events.
[14:34:50.322] <TB3>     INFO: 2560 events read in total (241ms).
[14:34:50.322] <TB3>     INFO: Test took 1460ms.
[14:34:50.324] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:50.324] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[14:34:50.830] <TB3>     INFO: Expecting 2560 events.
[14:34:51.789] <TB3>     INFO: 2560 events read in total (244ms).
[14:34:51.789] <TB3>     INFO: Test took 1465ms.
[14:34:51.789] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:51.790] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[14:34:52.298] <TB3>     INFO: Expecting 2560 events.
[14:34:53.254] <TB3>     INFO: 2560 events read in total (242ms).
[14:34:53.255] <TB3>     INFO: Test took 1465ms.
[14:34:53.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:34:53.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC0
[14:34:53.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:34:53.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:34:53.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:34:53.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:34:53.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[14:34:53.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[14:34:53.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:34:53.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC8
[14:34:53.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:34:53.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[14:34:53.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:34:53.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:34:53.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[14:34:53.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:34:53.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[14:34:53.259] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:53.764] <TB3>     INFO: Expecting 655360 events.
[14:35:05.535] <TB3>     INFO: 655360 events read in total (11056ms).
[14:35:05.549] <TB3>     INFO: Expecting 655360 events.
[14:35:17.373] <TB3>     INFO: 655360 events read in total (11276ms).
[14:35:17.389] <TB3>     INFO: Expecting 655360 events.
[14:35:29.046] <TB3>     INFO: 655360 events read in total (11091ms).
[14:35:29.065] <TB3>     INFO: Expecting 655360 events.
[14:35:40.671] <TB3>     INFO: 655360 events read in total (11053ms).
[14:35:40.696] <TB3>     INFO: Expecting 655360 events.
[14:35:52.224] <TB3>     INFO: 655360 events read in total (10981ms).
[14:35:52.252] <TB3>     INFO: Expecting 655360 events.
[14:36:03.758] <TB3>     INFO: 655360 events read in total (10961ms).
[14:36:03.790] <TB3>     INFO: Expecting 655360 events.
[14:36:15.683] <TB3>     INFO: 655360 events read in total (11353ms).
[14:36:15.722] <TB3>     INFO: Expecting 655360 events.
[14:36:27.270] <TB3>     INFO: 655360 events read in total (11020ms).
[14:36:27.317] <TB3>     INFO: Expecting 655360 events.
[14:36:38.969] <TB3>     INFO: 655360 events read in total (11125ms).
[14:36:39.016] <TB3>     INFO: Expecting 655360 events.
[14:36:50.593] <TB3>     INFO: 655360 events read in total (11051ms).
[14:36:50.642] <TB3>     INFO: Expecting 655360 events.
[14:37:02.281] <TB3>     INFO: 655360 events read in total (11113ms).
[14:37:02.336] <TB3>     INFO: Expecting 655360 events.
[14:37:13.973] <TB3>     INFO: 655360 events read in total (11111ms).
[14:37:14.030] <TB3>     INFO: Expecting 655360 events.
[14:37:25.676] <TB3>     INFO: 655360 events read in total (11119ms).
[14:37:25.743] <TB3>     INFO: Expecting 655360 events.
[14:37:37.742] <TB3>     INFO: 655360 events read in total (11468ms).
[14:37:37.810] <TB3>     INFO: Expecting 655360 events.
[14:37:49.472] <TB3>     INFO: 655360 events read in total (11136ms).
[14:37:49.544] <TB3>     INFO: Expecting 655360 events.
[14:38:01.190] <TB3>     INFO: 655360 events read in total (11119ms).
[14:38:01.268] <TB3>     INFO: Test took 188009ms.
[14:38:01.364] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:38:01.670] <TB3>     INFO: Expecting 655360 events.
[14:38:13.481] <TB3>     INFO: 655360 events read in total (11096ms).
[14:38:13.493] <TB3>     INFO: Expecting 655360 events.
[14:38:25.335] <TB3>     INFO: 655360 events read in total (11278ms).
[14:38:25.350] <TB3>     INFO: Expecting 655360 events.
[14:38:37.025] <TB3>     INFO: 655360 events read in total (11115ms).
[14:38:37.044] <TB3>     INFO: Expecting 655360 events.
[14:38:48.628] <TB3>     INFO: 655360 events read in total (11031ms).
[14:38:48.651] <TB3>     INFO: Expecting 655360 events.
[14:39:00.252] <TB3>     INFO: 655360 events read in total (11051ms).
[14:39:00.280] <TB3>     INFO: Expecting 655360 events.
[14:39:11.878] <TB3>     INFO: 655360 events read in total (11053ms).
[14:39:11.910] <TB3>     INFO: Expecting 655360 events.
[14:39:23.649] <TB3>     INFO: 655360 events read in total (11201ms).
[14:39:23.686] <TB3>     INFO: Expecting 655360 events.
[14:39:35.319] <TB3>     INFO: 655360 events read in total (11098ms).
[14:39:35.360] <TB3>     INFO: Expecting 655360 events.
[14:39:46.942] <TB3>     INFO: 655360 events read in total (11048ms).
[14:39:46.992] <TB3>     INFO: Expecting 655360 events.
[14:39:58.603] <TB3>     INFO: 655360 events read in total (11082ms).
[14:39:58.652] <TB3>     INFO: Expecting 655360 events.
[14:40:10.277] <TB3>     INFO: 655360 events read in total (11098ms).
[14:40:10.332] <TB3>     INFO: Expecting 655360 events.
[14:40:21.968] <TB3>     INFO: 655360 events read in total (11109ms).
[14:40:22.026] <TB3>     INFO: Expecting 655360 events.
[14:40:33.677] <TB3>     INFO: 655360 events read in total (11124ms).
[14:40:33.739] <TB3>     INFO: Expecting 655360 events.
[14:40:45.416] <TB3>     INFO: 655360 events read in total (11150ms).
[14:40:45.497] <TB3>     INFO: Expecting 655360 events.
[14:40:57.143] <TB3>     INFO: 655360 events read in total (11120ms).
[14:40:57.214] <TB3>     INFO: Expecting 655360 events.
[14:41:08.927] <TB3>     INFO: 655360 events read in total (11186ms).
[14:41:09.007] <TB3>     INFO: Test took 187643ms.
[14:41:09.186] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.187] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:41:09.187] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.187] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:41:09.187] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:41:09.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:41:09.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:41:09.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:41:09.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.190] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:41:09.190] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.190] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:41:09.190] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.191] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:41:09.191] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.191] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:41:09.191] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.192] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:41:09.192] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.192] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:41:09.192] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.193] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:41:09.193] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.193] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:41:09.193] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.193] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:41:09.194] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:41:09.194] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:41:09.194] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.203] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.211] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.219] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.227] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.235] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.242] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:41:09.249] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:41:09.256] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:41:09.263] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.270] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:41:09.277] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:41:09.284] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:41:09.291] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:41:09.299] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:41:09.307] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:41:09.315] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.322] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.330] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.337] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.344] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.352] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.359] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.367] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.374] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:41:09.382] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:41:09.416] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C0.dat
[14:41:09.416] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C1.dat
[14:41:09.417] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C2.dat
[14:41:09.417] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C3.dat
[14:41:09.417] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C4.dat
[14:41:09.417] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C5.dat
[14:41:09.418] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C6.dat
[14:41:09.418] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C7.dat
[14:41:09.418] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C8.dat
[14:41:09.418] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C9.dat
[14:41:09.418] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C10.dat
[14:41:09.419] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C11.dat
[14:41:09.419] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C12.dat
[14:41:09.419] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C13.dat
[14:41:09.419] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C14.dat
[14:41:09.420] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//dacParameters35_C15.dat
[14:41:09.771] <TB3>     INFO: Expecting 41600 events.
[14:41:13.631] <TB3>     INFO: 41600 events read in total (3145ms).
[14:41:13.632] <TB3>     INFO: Test took 4206ms.
[14:41:14.284] <TB3>     INFO: Expecting 41600 events.
[14:41:18.118] <TB3>     INFO: 41600 events read in total (3119ms).
[14:41:18.118] <TB3>     INFO: Test took 4180ms.
[14:41:18.768] <TB3>     INFO: Expecting 41600 events.
[14:41:22.616] <TB3>     INFO: 41600 events read in total (3133ms).
[14:41:22.616] <TB3>     INFO: Test took 4195ms.
[14:41:22.917] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:23.049] <TB3>     INFO: Expecting 2560 events.
[14:41:24.009] <TB3>     INFO: 2560 events read in total (245ms).
[14:41:24.009] <TB3>     INFO: Test took 1092ms.
[14:41:24.013] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:24.517] <TB3>     INFO: Expecting 2560 events.
[14:41:25.475] <TB3>     INFO: 2560 events read in total (243ms).
[14:41:25.475] <TB3>     INFO: Test took 1462ms.
[14:41:25.477] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:25.984] <TB3>     INFO: Expecting 2560 events.
[14:41:26.944] <TB3>     INFO: 2560 events read in total (245ms).
[14:41:26.944] <TB3>     INFO: Test took 1467ms.
[14:41:26.946] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:27.453] <TB3>     INFO: Expecting 2560 events.
[14:41:28.412] <TB3>     INFO: 2560 events read in total (244ms).
[14:41:28.412] <TB3>     INFO: Test took 1466ms.
[14:41:28.414] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:28.922] <TB3>     INFO: Expecting 2560 events.
[14:41:29.881] <TB3>     INFO: 2560 events read in total (244ms).
[14:41:29.881] <TB3>     INFO: Test took 1467ms.
[14:41:29.883] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:30.393] <TB3>     INFO: Expecting 2560 events.
[14:41:31.352] <TB3>     INFO: 2560 events read in total (244ms).
[14:41:31.352] <TB3>     INFO: Test took 1469ms.
[14:41:31.354] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:31.861] <TB3>     INFO: Expecting 2560 events.
[14:41:32.821] <TB3>     INFO: 2560 events read in total (245ms).
[14:41:32.821] <TB3>     INFO: Test took 1467ms.
[14:41:32.824] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:33.329] <TB3>     INFO: Expecting 2560 events.
[14:41:34.288] <TB3>     INFO: 2560 events read in total (244ms).
[14:41:34.288] <TB3>     INFO: Test took 1465ms.
[14:41:34.293] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:34.797] <TB3>     INFO: Expecting 2560 events.
[14:41:35.757] <TB3>     INFO: 2560 events read in total (245ms).
[14:41:35.757] <TB3>     INFO: Test took 1465ms.
[14:41:35.759] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:36.266] <TB3>     INFO: Expecting 2560 events.
[14:41:37.223] <TB3>     INFO: 2560 events read in total (241ms).
[14:41:37.223] <TB3>     INFO: Test took 1465ms.
[14:41:37.225] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:37.741] <TB3>     INFO: Expecting 2560 events.
[14:41:38.701] <TB3>     INFO: 2560 events read in total (245ms).
[14:41:38.701] <TB3>     INFO: Test took 1476ms.
[14:41:38.704] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:39.210] <TB3>     INFO: Expecting 2560 events.
[14:41:40.169] <TB3>     INFO: 2560 events read in total (244ms).
[14:41:40.170] <TB3>     INFO: Test took 1466ms.
[14:41:40.172] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:40.679] <TB3>     INFO: Expecting 2560 events.
[14:41:41.638] <TB3>     INFO: 2560 events read in total (244ms).
[14:41:41.638] <TB3>     INFO: Test took 1466ms.
[14:41:41.640] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:42.146] <TB3>     INFO: Expecting 2560 events.
[14:41:43.105] <TB3>     INFO: 2560 events read in total (244ms).
[14:41:43.106] <TB3>     INFO: Test took 1466ms.
[14:41:43.108] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:43.614] <TB3>     INFO: Expecting 2560 events.
[14:41:44.576] <TB3>     INFO: 2560 events read in total (245ms).
[14:41:44.576] <TB3>     INFO: Test took 1468ms.
[14:41:44.579] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:45.084] <TB3>     INFO: Expecting 2560 events.
[14:41:46.044] <TB3>     INFO: 2560 events read in total (245ms).
[14:41:46.044] <TB3>     INFO: Test took 1466ms.
[14:41:46.046] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:46.553] <TB3>     INFO: Expecting 2560 events.
[14:41:47.513] <TB3>     INFO: 2560 events read in total (245ms).
[14:41:47.513] <TB3>     INFO: Test took 1467ms.
[14:41:47.515] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:48.022] <TB3>     INFO: Expecting 2560 events.
[14:41:48.979] <TB3>     INFO: 2560 events read in total (242ms).
[14:41:48.979] <TB3>     INFO: Test took 1464ms.
[14:41:48.981] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:49.488] <TB3>     INFO: Expecting 2560 events.
[14:41:50.448] <TB3>     INFO: 2560 events read in total (245ms).
[14:41:50.449] <TB3>     INFO: Test took 1468ms.
[14:41:50.453] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:50.958] <TB3>     INFO: Expecting 2560 events.
[14:41:51.917] <TB3>     INFO: 2560 events read in total (244ms).
[14:41:51.917] <TB3>     INFO: Test took 1464ms.
[14:41:51.920] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:52.429] <TB3>     INFO: Expecting 2560 events.
[14:41:53.390] <TB3>     INFO: 2560 events read in total (245ms).
[14:41:53.391] <TB3>     INFO: Test took 1472ms.
[14:41:53.393] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:53.899] <TB3>     INFO: Expecting 2560 events.
[14:41:54.859] <TB3>     INFO: 2560 events read in total (244ms).
[14:41:54.860] <TB3>     INFO: Test took 1467ms.
[14:41:54.862] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:55.369] <TB3>     INFO: Expecting 2560 events.
[14:41:56.329] <TB3>     INFO: 2560 events read in total (245ms).
[14:41:56.329] <TB3>     INFO: Test took 1468ms.
[14:41:56.332] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:56.838] <TB3>     INFO: Expecting 2560 events.
[14:41:57.796] <TB3>     INFO: 2560 events read in total (243ms).
[14:41:57.797] <TB3>     INFO: Test took 1466ms.
[14:41:57.798] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:58.310] <TB3>     INFO: Expecting 2560 events.
[14:41:59.270] <TB3>     INFO: 2560 events read in total (245ms).
[14:41:59.271] <TB3>     INFO: Test took 1473ms.
[14:41:59.274] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:41:59.779] <TB3>     INFO: Expecting 2560 events.
[14:42:00.739] <TB3>     INFO: 2560 events read in total (245ms).
[14:42:00.739] <TB3>     INFO: Test took 1465ms.
[14:42:00.742] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:01.248] <TB3>     INFO: Expecting 2560 events.
[14:42:02.206] <TB3>     INFO: 2560 events read in total (243ms).
[14:42:02.207] <TB3>     INFO: Test took 1465ms.
[14:42:02.210] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:02.715] <TB3>     INFO: Expecting 2560 events.
[14:42:03.675] <TB3>     INFO: 2560 events read in total (245ms).
[14:42:03.676] <TB3>     INFO: Test took 1467ms.
[14:42:03.678] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:04.184] <TB3>     INFO: Expecting 2560 events.
[14:42:05.142] <TB3>     INFO: 2560 events read in total (243ms).
[14:42:05.142] <TB3>     INFO: Test took 1464ms.
[14:42:05.145] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:05.651] <TB3>     INFO: Expecting 2560 events.
[14:42:06.613] <TB3>     INFO: 2560 events read in total (247ms).
[14:42:06.613] <TB3>     INFO: Test took 1469ms.
[14:42:06.615] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:07.122] <TB3>     INFO: Expecting 2560 events.
[14:42:08.079] <TB3>     INFO: 2560 events read in total (242ms).
[14:42:08.080] <TB3>     INFO: Test took 1465ms.
[14:42:08.082] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:42:08.588] <TB3>     INFO: Expecting 2560 events.
[14:42:09.549] <TB3>     INFO: 2560 events read in total (246ms).
[14:42:09.549] <TB3>     INFO: Test took 1467ms.
[14:42:10.582] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:42:10.582] <TB3>     INFO: PH scale (per ROC):    70  83  80  74  79  80  80  78  91  91  82  85  88  84  87  85
[14:42:10.582] <TB3>     INFO: PH offset (per ROC):  177 170 195 161 171 181 176 173 160 163 164 174 162 176 167 164
[14:42:10.754] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:42:10.757] <TB3>     INFO: ######################################################################
[14:42:10.757] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:42:10.757] <TB3>     INFO: ######################################################################
[14:42:10.758] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:42:10.774] <TB3>     INFO: scanning low vcal = 10
[14:42:11.124] <TB3>     INFO: Expecting 41600 events.
[14:42:14.862] <TB3>     INFO: 41600 events read in total (3023ms).
[14:42:14.863] <TB3>     INFO: Test took 4089ms.
[14:42:14.865] <TB3>     INFO: scanning low vcal = 20
[14:42:15.371] <TB3>     INFO: Expecting 41600 events.
[14:42:19.105] <TB3>     INFO: 41600 events read in total (3019ms).
[14:42:19.105] <TB3>     INFO: Test took 4240ms.
[14:42:19.107] <TB3>     INFO: scanning low vcal = 30
[14:42:19.613] <TB3>     INFO: Expecting 41600 events.
[14:42:23.341] <TB3>     INFO: 41600 events read in total (3013ms).
[14:42:23.341] <TB3>     INFO: Test took 4235ms.
[14:42:23.343] <TB3>     INFO: scanning low vcal = 40
[14:42:23.848] <TB3>     INFO: Expecting 41600 events.
[14:42:28.123] <TB3>     INFO: 41600 events read in total (3560ms).
[14:42:28.124] <TB3>     INFO: Test took 4781ms.
[14:42:28.127] <TB3>     INFO: scanning low vcal = 50
[14:42:28.542] <TB3>     INFO: Expecting 41600 events.
[14:42:32.821] <TB3>     INFO: 41600 events read in total (3564ms).
[14:42:32.821] <TB3>     INFO: Test took 4694ms.
[14:42:32.825] <TB3>     INFO: scanning low vcal = 60
[14:42:33.242] <TB3>     INFO: Expecting 41600 events.
[14:42:37.525] <TB3>     INFO: 41600 events read in total (3568ms).
[14:42:37.525] <TB3>     INFO: Test took 4700ms.
[14:42:37.528] <TB3>     INFO: scanning low vcal = 70
[14:42:37.943] <TB3>     INFO: Expecting 41600 events.
[14:42:42.227] <TB3>     INFO: 41600 events read in total (3569ms).
[14:42:42.228] <TB3>     INFO: Test took 4699ms.
[14:42:42.231] <TB3>     INFO: scanning low vcal = 80
[14:42:42.644] <TB3>     INFO: Expecting 41600 events.
[14:42:46.932] <TB3>     INFO: 41600 events read in total (3573ms).
[14:42:46.933] <TB3>     INFO: Test took 4702ms.
[14:42:46.936] <TB3>     INFO: scanning low vcal = 90
[14:42:47.353] <TB3>     INFO: Expecting 41600 events.
[14:42:51.646] <TB3>     INFO: 41600 events read in total (3578ms).
[14:42:51.647] <TB3>     INFO: Test took 4711ms.
[14:42:51.651] <TB3>     INFO: scanning low vcal = 100
[14:42:52.067] <TB3>     INFO: Expecting 41600 events.
[14:42:56.482] <TB3>     INFO: 41600 events read in total (3700ms).
[14:42:56.482] <TB3>     INFO: Test took 4831ms.
[14:42:56.485] <TB3>     INFO: scanning low vcal = 110
[14:42:56.903] <TB3>     INFO: Expecting 41600 events.
[14:43:01.182] <TB3>     INFO: 41600 events read in total (3565ms).
[14:43:01.182] <TB3>     INFO: Test took 4697ms.
[14:43:01.186] <TB3>     INFO: scanning low vcal = 120
[14:43:01.601] <TB3>     INFO: Expecting 41600 events.
[14:43:05.874] <TB3>     INFO: 41600 events read in total (3559ms).
[14:43:05.875] <TB3>     INFO: Test took 4689ms.
[14:43:05.879] <TB3>     INFO: scanning low vcal = 130
[14:43:06.295] <TB3>     INFO: Expecting 41600 events.
[14:43:10.569] <TB3>     INFO: 41600 events read in total (3560ms).
[14:43:10.570] <TB3>     INFO: Test took 4691ms.
[14:43:10.573] <TB3>     INFO: scanning low vcal = 140
[14:43:10.989] <TB3>     INFO: Expecting 41600 events.
[14:43:15.285] <TB3>     INFO: 41600 events read in total (3581ms).
[14:43:15.285] <TB3>     INFO: Test took 4712ms.
[14:43:15.289] <TB3>     INFO: scanning low vcal = 150
[14:43:15.705] <TB3>     INFO: Expecting 41600 events.
[14:43:19.958] <TB3>     INFO: 41600 events read in total (3538ms).
[14:43:19.959] <TB3>     INFO: Test took 4670ms.
[14:43:19.962] <TB3>     INFO: scanning low vcal = 160
[14:43:20.379] <TB3>     INFO: Expecting 41600 events.
[14:43:24.617] <TB3>     INFO: 41600 events read in total (3522ms).
[14:43:24.618] <TB3>     INFO: Test took 4656ms.
[14:43:24.621] <TB3>     INFO: scanning low vcal = 170
[14:43:25.039] <TB3>     INFO: Expecting 41600 events.
[14:43:29.289] <TB3>     INFO: 41600 events read in total (3535ms).
[14:43:29.290] <TB3>     INFO: Test took 4669ms.
[14:43:29.297] <TB3>     INFO: scanning low vcal = 180
[14:43:29.713] <TB3>     INFO: Expecting 41600 events.
[14:43:33.963] <TB3>     INFO: 41600 events read in total (3534ms).
[14:43:33.964] <TB3>     INFO: Test took 4667ms.
[14:43:33.970] <TB3>     INFO: scanning low vcal = 190
[14:43:34.384] <TB3>     INFO: Expecting 41600 events.
[14:43:38.624] <TB3>     INFO: 41600 events read in total (3525ms).
[14:43:38.624] <TB3>     INFO: Test took 4652ms.
[14:43:38.627] <TB3>     INFO: scanning low vcal = 200
[14:43:39.047] <TB3>     INFO: Expecting 41600 events.
[14:43:43.291] <TB3>     INFO: 41600 events read in total (3529ms).
[14:43:43.292] <TB3>     INFO: Test took 4665ms.
[14:43:43.295] <TB3>     INFO: scanning low vcal = 210
[14:43:43.714] <TB3>     INFO: Expecting 41600 events.
[14:43:47.953] <TB3>     INFO: 41600 events read in total (3524ms).
[14:43:47.953] <TB3>     INFO: Test took 4658ms.
[14:43:47.956] <TB3>     INFO: scanning low vcal = 220
[14:43:48.377] <TB3>     INFO: Expecting 41600 events.
[14:43:52.619] <TB3>     INFO: 41600 events read in total (3527ms).
[14:43:52.620] <TB3>     INFO: Test took 4664ms.
[14:43:52.623] <TB3>     INFO: scanning low vcal = 230
[14:43:53.043] <TB3>     INFO: Expecting 41600 events.
[14:43:57.287] <TB3>     INFO: 41600 events read in total (3529ms).
[14:43:57.288] <TB3>     INFO: Test took 4665ms.
[14:43:57.293] <TB3>     INFO: scanning low vcal = 240
[14:43:57.710] <TB3>     INFO: Expecting 41600 events.
[14:44:01.977] <TB3>     INFO: 41600 events read in total (3552ms).
[14:44:01.978] <TB3>     INFO: Test took 4684ms.
[14:44:01.981] <TB3>     INFO: scanning low vcal = 250
[14:44:02.397] <TB3>     INFO: Expecting 41600 events.
[14:44:06.674] <TB3>     INFO: 41600 events read in total (3563ms).
[14:44:06.674] <TB3>     INFO: Test took 4693ms.
[14:44:06.678] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:44:07.092] <TB3>     INFO: Expecting 41600 events.
[14:44:11.378] <TB3>     INFO: 41600 events read in total (3569ms).
[14:44:11.379] <TB3>     INFO: Test took 4700ms.
[14:44:11.382] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:44:11.794] <TB3>     INFO: Expecting 41600 events.
[14:44:16.069] <TB3>     INFO: 41600 events read in total (3560ms).
[14:44:16.070] <TB3>     INFO: Test took 4688ms.
[14:44:16.073] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:44:16.489] <TB3>     INFO: Expecting 41600 events.
[14:44:20.774] <TB3>     INFO: 41600 events read in total (3570ms).
[14:44:20.775] <TB3>     INFO: Test took 4702ms.
[14:44:20.779] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:44:21.191] <TB3>     INFO: Expecting 41600 events.
[14:44:25.464] <TB3>     INFO: 41600 events read in total (3558ms).
[14:44:25.466] <TB3>     INFO: Test took 4687ms.
[14:44:25.469] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:44:25.886] <TB3>     INFO: Expecting 41600 events.
[14:44:30.147] <TB3>     INFO: 41600 events read in total (3546ms).
[14:44:30.147] <TB3>     INFO: Test took 4678ms.
[14:44:30.731] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:44:30.735] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:44:30.735] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:44:30.735] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:44:30.735] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:44:30.736] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:44:30.736] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:44:30.736] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:44:30.736] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:44:30.736] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:44:30.737] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:44:30.737] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:44:30.737] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:44:30.737] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:44:30.737] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:44:30.737] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:44:30.737] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:45:08.844] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:45:08.844] <TB3>     INFO: non-linearity mean:  0.958 0.954 0.963 0.958 0.962 0.962 0.963 0.962 0.950 0.957 0.958 0.953 0.960 0.956 0.951 0.953
[14:45:08.844] <TB3>     INFO: non-linearity RMS:   0.006 0.005 0.005 0.005 0.005 0.005 0.005 0.005 0.006 0.005 0.006 0.007 0.005 0.006 0.005 0.006
[14:45:08.844] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:45:08.869] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:45:08.891] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:45:08.915] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:45:08.937] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:45:08.960] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:45:08.983] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:45:09.005] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:45:09.028] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:45:09.050] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:45:09.073] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:45:09.095] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:45:09.118] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:45:09.141] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:45:09.163] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:45:09.186] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-O-NG_FPIXTest-17C-Nebraska-160622-1321_2016-06-22_13h21m_1466619699//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:45:09.208] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:45:09.209] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:45:09.216] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:45:09.216] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:45:09.219] <TB3>     INFO: ######################################################################
[14:45:09.219] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:45:09.219] <TB3>     INFO: ######################################################################
[14:45:09.222] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:45:09.236] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:45:09.236] <TB3>     INFO:     run 1 of 1
[14:45:09.237] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:09.605] <TB3>     INFO: Expecting 3120000 events.
[14:45:58.459] <TB3>     INFO: 1248240 events read in total (48139ms).
[14:46:47.318] <TB3>     INFO: 2494225 events read in total (96998ms).
[14:47:11.925] <TB3>     INFO: 3120000 events read in total (121606ms).
[14:47:11.982] <TB3>     INFO: Test took 122746ms.
[14:47:12.070] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:12.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:47:13.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:47:15.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:47:16.696] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:47:18.146] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:47:19.603] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:47:21.082] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:47:22.601] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:47:24.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:47:25.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:47:26.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:47:28.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:47:29.761] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:31.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:47:32.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:34.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:35.685] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356462592
[14:47:35.720] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:47:35.720] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.1571, RMS = 1.89838
[14:47:35.720] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:47:35.720] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:47:35.720] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.9979, RMS = 2.13678
[14:47:35.720] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:47:35.722] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:47:35.722] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 93.9093, RMS = 1.32225
[14:47:35.722] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[14:47:35.722] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:47:35.722] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 93.6983, RMS = 1.53081
[14:47:35.722] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[14:47:35.723] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:47:35.723] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3584, RMS = 1.08123
[14:47:35.723] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:47:35.723] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:47:35.723] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5833, RMS = 1.2752
[14:47:35.723] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:47:35.724] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:47:35.724] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6018, RMS = 1.37308
[14:47:35.724] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:47:35.724] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:47:35.724] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4365, RMS = 1.28225
[14:47:35.724] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:47:35.726] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:47:35.726] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7664, RMS = 1.51912
[14:47:35.726] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:47:35.726] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:47:35.726] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9382, RMS = 1.27952
[14:47:35.726] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:47:35.727] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:47:35.727] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.9611, RMS = 1.92725
[14:47:35.727] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:47:35.727] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:47:35.727] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.8183, RMS = 2.04895
[14:47:35.727] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[14:47:35.728] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:47:35.728] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 95.2016, RMS = 1.14915
[14:47:35.728] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[14:47:35.728] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:47:35.728] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 94.1377, RMS = 1.20659
[14:47:35.728] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[14:47:35.729] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:47:35.729] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.341, RMS = 0.877774
[14:47:35.729] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:47:35.729] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:47:35.730] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3127, RMS = 0.982789
[14:47:35.730] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:47:35.731] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:47:35.731] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.8118, RMS = 1.62339
[14:47:35.731] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:47:35.731] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:47:35.731] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.7814, RMS = 1.83251
[14:47:35.731] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:47:35.732] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:47:35.732] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.5447, RMS = 1.65585
[14:47:35.732] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:47:35.732] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:47:35.732] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.0421, RMS = 1.78005
[14:47:35.732] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[14:47:35.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:47:35.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9062, RMS = 1.80825
[14:47:35.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:47:35.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:47:35.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.2542, RMS = 2.13459
[14:47:35.733] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:47:35.735] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:47:35.735] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2417, RMS = 1.97862
[14:47:35.735] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:47:35.735] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:47:35.735] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5489, RMS = 1.61796
[14:47:35.735] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:47:35.736] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:47:35.736] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 66.3871, RMS = 2.47488
[14:47:35.736] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[14:47:35.736] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:47:35.736] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.9498, RMS = 2.24894
[14:47:35.736] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[14:47:35.737] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:47:35.737] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.4035, RMS = 2.23693
[14:47:35.737] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:47:35.737] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:47:35.737] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.0526, RMS = 2.40335
[14:47:35.737] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:47:35.738] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:47:35.738] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.7918, RMS = 2.12773
[14:47:35.738] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:47:35.738] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:47:35.739] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0409, RMS = 1.78171
[14:47:35.739] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:47:35.740] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:47:35.740] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3703, RMS = 1.67849
[14:47:35.740] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:47:35.740] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:47:35.740] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.8461, RMS = 1.78225
[14:47:35.740] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:47:35.744] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[14:47:35.744] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:47:35.744] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:47:35.840] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:47:35.840] <TB3>     INFO: enter test to run
[14:47:35.840] <TB3>     INFO:   test:  no parameter change
[14:47:35.841] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 392.3mA
[14:47:35.841] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[14:47:35.841] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[14:47:35.841] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:47:36.667] <TB3>    QUIET: Connection to board 24 closed.
[14:47:36.668] <TB3>     INFO: pXar: this is the end, my friend
[14:47:36.668] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
