
SAME70.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000bf0  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20400000  00400bf0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000b8  20400434  00401024  00020434  2**2
                  ALLOC
  3 .stack        00002004  204004ec  004010dc  00020434  2**0
                  ALLOC
  4 .heap         00000200  204024f0  004030e0  00020434  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020462  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000ad45  00000000  00000000  000204bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000016f0  00000000  00000000  0002b200  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000242d  00000000  00000000  0002c8f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000568  00000000  00000000  0002ed1d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000608  00000000  00000000  0002f285  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001b94d  00000000  00000000  0002f88d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005fb8  00000000  00000000  0004b1da  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00088f94  00000000  00000000  00051192  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000ccc  00000000  00000000  000da128  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f0 24 40 20 81 06 40 00 7d 06 40 00 7d 06 40 00     .$@ ..@.}.@.}.@.
  400010:	7d 06 40 00 7d 06 40 00 7d 06 40 00 00 00 00 00     }.@.}.@.}.@.....
	...
  40002c:	7d 06 40 00 7d 06 40 00 00 00 00 00 7d 06 40 00     }.@.}.@.....}.@.
  40003c:	7d 06 40 00 7d 06 40 00 7d 06 40 00 7d 06 40 00     }.@.}.@.}.@.}.@.
  40004c:	7d 06 40 00 7d 06 40 00 7d 06 40 00 7d 06 40 00     }.@.}.@.}.@.}.@.
  40005c:	7d 06 40 00 7d 06 40 00 00 00 00 00 a5 04 40 00     }.@.}.@.......@.
  40006c:	b9 04 40 00 cd 04 40 00 7d 06 40 00 7d 06 40 00     ..@...@.}.@.}.@.
  40007c:	7d 06 40 00 e1 04 40 00 f5 04 40 00 7d 06 40 00     }.@...@...@.}.@.
  40008c:	7d 06 40 00 7d 06 40 00 7d 06 40 00 7d 06 40 00     }.@.}.@.}.@.}.@.
  40009c:	7d 06 40 00 7d 06 40 00 7d 06 40 00 7d 06 40 00     }.@.}.@.}.@.}.@.
  4000ac:	7d 06 40 00 7d 06 40 00 7d 06 40 00 7d 06 40 00     }.@.}.@.}.@.}.@.
  4000bc:	7d 06 40 00 7d 06 40 00 7d 06 40 00 7d 06 40 00     }.@.}.@.}.@.}.@.
  4000cc:	7d 06 40 00 00 00 00 00 7d 06 40 00 00 00 00 00     }.@.....}.@.....
  4000dc:	7d 06 40 00 7d 06 40 00 7d 06 40 00 7d 06 40 00     }.@.}.@.}.@.}.@.
  4000ec:	7d 06 40 00 7d 06 40 00 7d 06 40 00 7d 06 40 00     }.@.}.@.}.@.}.@.
  4000fc:	7d 06 40 00 7d 06 40 00 7d 06 40 00 7d 06 40 00     }.@.}.@.}.@.}.@.
  40010c:	7d 06 40 00 7d 06 40 00 00 00 00 00 00 00 00 00     }.@.}.@.........
  40011c:	00 00 00 00 7d 06 40 00 7d 06 40 00 7d 06 40 00     ....}.@.}.@.}.@.
  40012c:	7d 06 40 00 7d 06 40 00 00 00 00 00 7d 06 40 00     }.@.}.@.....}.@.
  40013c:	7d 06 40 00                                         }.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400434 	.word	0x20400434
  40015c:	00000000 	.word	0x00000000
  400160:	00400bf0 	.word	0x00400bf0

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00400bf0 	.word	0x00400bf0
  4001a0:	20400438 	.word	0x20400438
  4001a4:	00400bf0 	.word	0x00400bf0
  4001a8:	00000000 	.word	0x00000000

004001ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001ac:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4001ae:	4810      	ldr	r0, [pc, #64]	; (4001f0 <sysclk_init+0x44>)
  4001b0:	4b10      	ldr	r3, [pc, #64]	; (4001f4 <sysclk_init+0x48>)
  4001b2:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001b4:	213e      	movs	r1, #62	; 0x3e
  4001b6:	2000      	movs	r0, #0
  4001b8:	4b0f      	ldr	r3, [pc, #60]	; (4001f8 <sysclk_init+0x4c>)
  4001ba:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001bc:	4c0f      	ldr	r4, [pc, #60]	; (4001fc <sysclk_init+0x50>)
  4001be:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001c0:	2800      	cmp	r0, #0
  4001c2:	d0fc      	beq.n	4001be <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001c4:	4b0e      	ldr	r3, [pc, #56]	; (400200 <sysclk_init+0x54>)
  4001c6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001c8:	4a0e      	ldr	r2, [pc, #56]	; (400204 <sysclk_init+0x58>)
  4001ca:	4b0f      	ldr	r3, [pc, #60]	; (400208 <sysclk_init+0x5c>)
  4001cc:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001ce:	4c0f      	ldr	r4, [pc, #60]	; (40020c <sysclk_init+0x60>)
  4001d0:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001d2:	2800      	cmp	r0, #0
  4001d4:	d0fc      	beq.n	4001d0 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001d6:	2002      	movs	r0, #2
  4001d8:	4b0d      	ldr	r3, [pc, #52]	; (400210 <sysclk_init+0x64>)
  4001da:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4001dc:	2000      	movs	r0, #0
  4001de:	4b0d      	ldr	r3, [pc, #52]	; (400214 <sysclk_init+0x68>)
  4001e0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4001e2:	4b0d      	ldr	r3, [pc, #52]	; (400218 <sysclk_init+0x6c>)
  4001e4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4001e6:	4802      	ldr	r0, [pc, #8]	; (4001f0 <sysclk_init+0x44>)
  4001e8:	4b02      	ldr	r3, [pc, #8]	; (4001f4 <sysclk_init+0x48>)
  4001ea:	4798      	blx	r3
  4001ec:	bd10      	pop	{r4, pc}
  4001ee:	bf00      	nop
  4001f0:	11e1a300 	.word	0x11e1a300
  4001f4:	00400855 	.word	0x00400855
  4001f8:	004005a5 	.word	0x004005a5
  4001fc:	004005f9 	.word	0x004005f9
  400200:	00400609 	.word	0x00400609
  400204:	20183f01 	.word	0x20183f01
  400208:	400e0600 	.word	0x400e0600
  40020c:	00400619 	.word	0x00400619
  400210:	00400509 	.word	0x00400509
  400214:	00400541 	.word	0x00400541
  400218:	00400749 	.word	0x00400749

0040021c <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  40021c:	6301      	str	r1, [r0, #48]	; 0x30
  40021e:	4770      	bx	lr

00400220 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400220:	6341      	str	r1, [r0, #52]	; 0x34
  400222:	4770      	bx	lr

00400224 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400224:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400226:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40022a:	d03a      	beq.n	4002a2 <pio_set_peripheral+0x7e>
  40022c:	d813      	bhi.n	400256 <pio_set_peripheral+0x32>
  40022e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400232:	d025      	beq.n	400280 <pio_set_peripheral+0x5c>
  400234:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400238:	d10a      	bne.n	400250 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40023a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40023c:	4313      	orrs	r3, r2
  40023e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400240:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400242:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400244:	400b      	ands	r3, r1
  400246:	ea23 0302 	bic.w	r3, r3, r2
  40024a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40024c:	6042      	str	r2, [r0, #4]
  40024e:	4770      	bx	lr
	switch (ul_type) {
  400250:	2900      	cmp	r1, #0
  400252:	d1fb      	bne.n	40024c <pio_set_peripheral+0x28>
  400254:	4770      	bx	lr
  400256:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40025a:	d021      	beq.n	4002a0 <pio_set_peripheral+0x7c>
  40025c:	d809      	bhi.n	400272 <pio_set_peripheral+0x4e>
  40025e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400262:	d1f3      	bne.n	40024c <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400264:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400266:	4313      	orrs	r3, r2
  400268:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40026a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40026c:	4313      	orrs	r3, r2
  40026e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400270:	e7ec      	b.n	40024c <pio_set_peripheral+0x28>
	switch (ul_type) {
  400272:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400276:	d013      	beq.n	4002a0 <pio_set_peripheral+0x7c>
  400278:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40027c:	d010      	beq.n	4002a0 <pio_set_peripheral+0x7c>
  40027e:	e7e5      	b.n	40024c <pio_set_peripheral+0x28>
{
  400280:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400282:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400284:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400286:	43d3      	mvns	r3, r2
  400288:	4021      	ands	r1, r4
  40028a:	461c      	mov	r4, r3
  40028c:	4019      	ands	r1, r3
  40028e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400290:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400292:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400294:	400b      	ands	r3, r1
  400296:	4023      	ands	r3, r4
  400298:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  40029a:	6042      	str	r2, [r0, #4]
}
  40029c:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002a0:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002a2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4002a4:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4002a6:	400b      	ands	r3, r1
  4002a8:	ea23 0302 	bic.w	r3, r3, r2
  4002ac:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4002ae:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4002b0:	4313      	orrs	r3, r2
  4002b2:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002b4:	e7ca      	b.n	40024c <pio_set_peripheral+0x28>

004002b6 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4002b6:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4002b8:	f012 0f01 	tst.w	r2, #1
  4002bc:	d10d      	bne.n	4002da <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  4002be:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4002c0:	f012 0f0a 	tst.w	r2, #10
  4002c4:	d00b      	beq.n	4002de <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  4002c6:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  4002c8:	f012 0f02 	tst.w	r2, #2
  4002cc:	d109      	bne.n	4002e2 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  4002ce:	f012 0f08 	tst.w	r2, #8
  4002d2:	d008      	beq.n	4002e6 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  4002d4:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  4002d8:	e005      	b.n	4002e6 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  4002da:	6641      	str	r1, [r0, #100]	; 0x64
  4002dc:	e7f0      	b.n	4002c0 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  4002de:	6241      	str	r1, [r0, #36]	; 0x24
  4002e0:	e7f2      	b.n	4002c8 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  4002e2:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  4002e6:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4002e8:	6001      	str	r1, [r0, #0]
  4002ea:	4770      	bx	lr

004002ec <pio_set_output>:
{
  4002ec:	b410      	push	{r4}
  4002ee:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4002f0:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4002f2:	b94c      	cbnz	r4, 400308 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  4002f4:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4002f6:	b14b      	cbz	r3, 40030c <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  4002f8:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4002fa:	b94a      	cbnz	r2, 400310 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  4002fc:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4002fe:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400300:	6001      	str	r1, [r0, #0]
}
  400302:	f85d 4b04 	ldr.w	r4, [sp], #4
  400306:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400308:	6641      	str	r1, [r0, #100]	; 0x64
  40030a:	e7f4      	b.n	4002f6 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40030c:	6541      	str	r1, [r0, #84]	; 0x54
  40030e:	e7f4      	b.n	4002fa <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400310:	6301      	str	r1, [r0, #48]	; 0x30
  400312:	e7f4      	b.n	4002fe <pio_set_output+0x12>

00400314 <pio_configure>:
{
  400314:	b570      	push	{r4, r5, r6, lr}
  400316:	b082      	sub	sp, #8
  400318:	4605      	mov	r5, r0
  40031a:	4616      	mov	r6, r2
  40031c:	461c      	mov	r4, r3
	switch (ul_type) {
  40031e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400322:	d014      	beq.n	40034e <pio_configure+0x3a>
  400324:	d90a      	bls.n	40033c <pio_configure+0x28>
  400326:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40032a:	d024      	beq.n	400376 <pio_configure+0x62>
  40032c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400330:	d021      	beq.n	400376 <pio_configure+0x62>
  400332:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400336:	d017      	beq.n	400368 <pio_configure+0x54>
		return 0;
  400338:	2000      	movs	r0, #0
  40033a:	e01a      	b.n	400372 <pio_configure+0x5e>
	switch (ul_type) {
  40033c:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400340:	d005      	beq.n	40034e <pio_configure+0x3a>
  400342:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400346:	d002      	beq.n	40034e <pio_configure+0x3a>
  400348:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40034c:	d1f4      	bne.n	400338 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  40034e:	4632      	mov	r2, r6
  400350:	4628      	mov	r0, r5
  400352:	4b11      	ldr	r3, [pc, #68]	; (400398 <pio_configure+0x84>)
  400354:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400356:	f014 0f01 	tst.w	r4, #1
  40035a:	d102      	bne.n	400362 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  40035c:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  40035e:	2001      	movs	r0, #1
  400360:	e007      	b.n	400372 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400362:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400364:	2001      	movs	r0, #1
  400366:	e004      	b.n	400372 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400368:	461a      	mov	r2, r3
  40036a:	4631      	mov	r1, r6
  40036c:	4b0b      	ldr	r3, [pc, #44]	; (40039c <pio_configure+0x88>)
  40036e:	4798      	blx	r3
	return 1;
  400370:	2001      	movs	r0, #1
}
  400372:	b002      	add	sp, #8
  400374:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400376:	f004 0301 	and.w	r3, r4, #1
  40037a:	9300      	str	r3, [sp, #0]
  40037c:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400380:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400384:	bf14      	ite	ne
  400386:	2200      	movne	r2, #0
  400388:	2201      	moveq	r2, #1
  40038a:	4631      	mov	r1, r6
  40038c:	4628      	mov	r0, r5
  40038e:	4c04      	ldr	r4, [pc, #16]	; (4003a0 <pio_configure+0x8c>)
  400390:	47a0      	blx	r4
	return 1;
  400392:	2001      	movs	r0, #1
		break;
  400394:	e7ed      	b.n	400372 <pio_configure+0x5e>
  400396:	bf00      	nop
  400398:	00400225 	.word	0x00400225
  40039c:	004002b7 	.word	0x004002b7
  4003a0:	004002ed 	.word	0x004002ed

004003a4 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  4003a4:	f012 0f10 	tst.w	r2, #16
  4003a8:	d012      	beq.n	4003d0 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  4003aa:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4003ae:	f012 0f20 	tst.w	r2, #32
  4003b2:	d007      	beq.n	4003c4 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  4003b4:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  4003b8:	f012 0f40 	tst.w	r2, #64	; 0x40
  4003bc:	d005      	beq.n	4003ca <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  4003be:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  4003c2:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  4003c4:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  4003c8:	e7f6      	b.n	4003b8 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  4003ca:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  4003ce:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  4003d0:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  4003d4:	4770      	bx	lr

004003d6 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  4003d6:	6401      	str	r1, [r0, #64]	; 0x40
  4003d8:	4770      	bx	lr

004003da <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4003da:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4003dc:	4770      	bx	lr

004003de <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4003de:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4003e0:	4770      	bx	lr
	...

004003e4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4003e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4003e8:	4604      	mov	r4, r0
  4003ea:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4003ec:	4b0e      	ldr	r3, [pc, #56]	; (400428 <pio_handler_process+0x44>)
  4003ee:	4798      	blx	r3
  4003f0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4003f2:	4620      	mov	r0, r4
  4003f4:	4b0d      	ldr	r3, [pc, #52]	; (40042c <pio_handler_process+0x48>)
  4003f6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4003f8:	4005      	ands	r5, r0
  4003fa:	d013      	beq.n	400424 <pio_handler_process+0x40>
  4003fc:	4c0c      	ldr	r4, [pc, #48]	; (400430 <pio_handler_process+0x4c>)
  4003fe:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400402:	e003      	b.n	40040c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400404:	42b4      	cmp	r4, r6
  400406:	d00d      	beq.n	400424 <pio_handler_process+0x40>
  400408:	3410      	adds	r4, #16
		while (status != 0) {
  40040a:	b15d      	cbz	r5, 400424 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  40040c:	6820      	ldr	r0, [r4, #0]
  40040e:	4540      	cmp	r0, r8
  400410:	d1f8      	bne.n	400404 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400412:	6861      	ldr	r1, [r4, #4]
  400414:	4229      	tst	r1, r5
  400416:	d0f5      	beq.n	400404 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400418:	68e3      	ldr	r3, [r4, #12]
  40041a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40041c:	6863      	ldr	r3, [r4, #4]
  40041e:	ea25 0503 	bic.w	r5, r5, r3
  400422:	e7ef      	b.n	400404 <pio_handler_process+0x20>
  400424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400428:	004003db 	.word	0x004003db
  40042c:	004003df 	.word	0x004003df
  400430:	20400450 	.word	0x20400450

00400434 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400436:	4c18      	ldr	r4, [pc, #96]	; (400498 <pio_handler_set+0x64>)
  400438:	6826      	ldr	r6, [r4, #0]
  40043a:	2e06      	cmp	r6, #6
  40043c:	d82a      	bhi.n	400494 <pio_handler_set+0x60>
  40043e:	f04f 0c00 	mov.w	ip, #0
  400442:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400444:	4f15      	ldr	r7, [pc, #84]	; (40049c <pio_handler_set+0x68>)
  400446:	e004      	b.n	400452 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400448:	3401      	adds	r4, #1
  40044a:	b2e4      	uxtb	r4, r4
  40044c:	46a4      	mov	ip, r4
  40044e:	42a6      	cmp	r6, r4
  400450:	d309      	bcc.n	400466 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400452:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400454:	0125      	lsls	r5, r4, #4
  400456:	597d      	ldr	r5, [r7, r5]
  400458:	428d      	cmp	r5, r1
  40045a:	d1f5      	bne.n	400448 <pio_handler_set+0x14>
  40045c:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400460:	686d      	ldr	r5, [r5, #4]
  400462:	4295      	cmp	r5, r2
  400464:	d1f0      	bne.n	400448 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400466:	4d0d      	ldr	r5, [pc, #52]	; (40049c <pio_handler_set+0x68>)
  400468:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  40046c:	eb05 040e 	add.w	r4, r5, lr
  400470:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400474:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400476:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400478:	9906      	ldr	r1, [sp, #24]
  40047a:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  40047c:	3601      	adds	r6, #1
  40047e:	4566      	cmp	r6, ip
  400480:	d005      	beq.n	40048e <pio_handler_set+0x5a>
  400482:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400484:	461a      	mov	r2, r3
  400486:	4b06      	ldr	r3, [pc, #24]	; (4004a0 <pio_handler_set+0x6c>)
  400488:	4798      	blx	r3

	return 0;
  40048a:	2000      	movs	r0, #0
  40048c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  40048e:	4902      	ldr	r1, [pc, #8]	; (400498 <pio_handler_set+0x64>)
  400490:	600e      	str	r6, [r1, #0]
  400492:	e7f6      	b.n	400482 <pio_handler_set+0x4e>
		return 1;
  400494:	2001      	movs	r0, #1
}
  400496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400498:	204004c0 	.word	0x204004c0
  40049c:	20400450 	.word	0x20400450
  4004a0:	004003a5 	.word	0x004003a5

004004a4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4004a4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4004a6:	210a      	movs	r1, #10
  4004a8:	4801      	ldr	r0, [pc, #4]	; (4004b0 <PIOA_Handler+0xc>)
  4004aa:	4b02      	ldr	r3, [pc, #8]	; (4004b4 <PIOA_Handler+0x10>)
  4004ac:	4798      	blx	r3
  4004ae:	bd08      	pop	{r3, pc}
  4004b0:	400e0e00 	.word	0x400e0e00
  4004b4:	004003e5 	.word	0x004003e5

004004b8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4004b8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4004ba:	210b      	movs	r1, #11
  4004bc:	4801      	ldr	r0, [pc, #4]	; (4004c4 <PIOB_Handler+0xc>)
  4004be:	4b02      	ldr	r3, [pc, #8]	; (4004c8 <PIOB_Handler+0x10>)
  4004c0:	4798      	blx	r3
  4004c2:	bd08      	pop	{r3, pc}
  4004c4:	400e1000 	.word	0x400e1000
  4004c8:	004003e5 	.word	0x004003e5

004004cc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4004cc:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4004ce:	210c      	movs	r1, #12
  4004d0:	4801      	ldr	r0, [pc, #4]	; (4004d8 <PIOC_Handler+0xc>)
  4004d2:	4b02      	ldr	r3, [pc, #8]	; (4004dc <PIOC_Handler+0x10>)
  4004d4:	4798      	blx	r3
  4004d6:	bd08      	pop	{r3, pc}
  4004d8:	400e1200 	.word	0x400e1200
  4004dc:	004003e5 	.word	0x004003e5

004004e0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4004e0:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4004e2:	2110      	movs	r1, #16
  4004e4:	4801      	ldr	r0, [pc, #4]	; (4004ec <PIOD_Handler+0xc>)
  4004e6:	4b02      	ldr	r3, [pc, #8]	; (4004f0 <PIOD_Handler+0x10>)
  4004e8:	4798      	blx	r3
  4004ea:	bd08      	pop	{r3, pc}
  4004ec:	400e1400 	.word	0x400e1400
  4004f0:	004003e5 	.word	0x004003e5

004004f4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4004f4:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4004f6:	2111      	movs	r1, #17
  4004f8:	4801      	ldr	r0, [pc, #4]	; (400500 <PIOE_Handler+0xc>)
  4004fa:	4b02      	ldr	r3, [pc, #8]	; (400504 <PIOE_Handler+0x10>)
  4004fc:	4798      	blx	r3
  4004fe:	bd08      	pop	{r3, pc}
  400500:	400e1600 	.word	0x400e1600
  400504:	004003e5 	.word	0x004003e5

00400508 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400508:	2803      	cmp	r0, #3
  40050a:	d011      	beq.n	400530 <pmc_mck_set_division+0x28>
  40050c:	2804      	cmp	r0, #4
  40050e:	d012      	beq.n	400536 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400510:	2802      	cmp	r0, #2
  400512:	bf0c      	ite	eq
  400514:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400518:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40051a:	4a08      	ldr	r2, [pc, #32]	; (40053c <pmc_mck_set_division+0x34>)
  40051c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40051e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400522:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400524:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400526:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400528:	f013 0f08 	tst.w	r3, #8
  40052c:	d0fb      	beq.n	400526 <pmc_mck_set_division+0x1e>
}
  40052e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400530:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400534:	e7f1      	b.n	40051a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400536:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  40053a:	e7ee      	b.n	40051a <pmc_mck_set_division+0x12>
  40053c:	400e0600 	.word	0x400e0600

00400540 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400540:	4a17      	ldr	r2, [pc, #92]	; (4005a0 <pmc_switch_mck_to_pllack+0x60>)
  400542:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400544:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400548:	4318      	orrs	r0, r3
  40054a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40054c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40054e:	f013 0f08 	tst.w	r3, #8
  400552:	d10a      	bne.n	40056a <pmc_switch_mck_to_pllack+0x2a>
  400554:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400558:	4911      	ldr	r1, [pc, #68]	; (4005a0 <pmc_switch_mck_to_pllack+0x60>)
  40055a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40055c:	f012 0f08 	tst.w	r2, #8
  400560:	d103      	bne.n	40056a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400562:	3b01      	subs	r3, #1
  400564:	d1f9      	bne.n	40055a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400566:	2001      	movs	r0, #1
  400568:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40056a:	4a0d      	ldr	r2, [pc, #52]	; (4005a0 <pmc_switch_mck_to_pllack+0x60>)
  40056c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40056e:	f023 0303 	bic.w	r3, r3, #3
  400572:	f043 0302 	orr.w	r3, r3, #2
  400576:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400578:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40057a:	f013 0f08 	tst.w	r3, #8
  40057e:	d10a      	bne.n	400596 <pmc_switch_mck_to_pllack+0x56>
  400580:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400584:	4906      	ldr	r1, [pc, #24]	; (4005a0 <pmc_switch_mck_to_pllack+0x60>)
  400586:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400588:	f012 0f08 	tst.w	r2, #8
  40058c:	d105      	bne.n	40059a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40058e:	3b01      	subs	r3, #1
  400590:	d1f9      	bne.n	400586 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400592:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400594:	4770      	bx	lr
	return 0;
  400596:	2000      	movs	r0, #0
  400598:	4770      	bx	lr
  40059a:	2000      	movs	r0, #0
  40059c:	4770      	bx	lr
  40059e:	bf00      	nop
  4005a0:	400e0600 	.word	0x400e0600

004005a4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4005a4:	b9a0      	cbnz	r0, 4005d0 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4005a6:	480e      	ldr	r0, [pc, #56]	; (4005e0 <pmc_switch_mainck_to_xtal+0x3c>)
  4005a8:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4005aa:	0209      	lsls	r1, r1, #8
  4005ac:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4005ae:	4a0d      	ldr	r2, [pc, #52]	; (4005e4 <pmc_switch_mainck_to_xtal+0x40>)
  4005b0:	401a      	ands	r2, r3
  4005b2:	4b0d      	ldr	r3, [pc, #52]	; (4005e8 <pmc_switch_mainck_to_xtal+0x44>)
  4005b4:	4313      	orrs	r3, r2
  4005b6:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4005b8:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4005ba:	4602      	mov	r2, r0
  4005bc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4005be:	f013 0f01 	tst.w	r3, #1
  4005c2:	d0fb      	beq.n	4005bc <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4005c4:	4a06      	ldr	r2, [pc, #24]	; (4005e0 <pmc_switch_mainck_to_xtal+0x3c>)
  4005c6:	6a11      	ldr	r1, [r2, #32]
  4005c8:	4b08      	ldr	r3, [pc, #32]	; (4005ec <pmc_switch_mainck_to_xtal+0x48>)
  4005ca:	430b      	orrs	r3, r1
  4005cc:	6213      	str	r3, [r2, #32]
  4005ce:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4005d0:	4903      	ldr	r1, [pc, #12]	; (4005e0 <pmc_switch_mainck_to_xtal+0x3c>)
  4005d2:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4005d4:	4a06      	ldr	r2, [pc, #24]	; (4005f0 <pmc_switch_mainck_to_xtal+0x4c>)
  4005d6:	401a      	ands	r2, r3
  4005d8:	4b06      	ldr	r3, [pc, #24]	; (4005f4 <pmc_switch_mainck_to_xtal+0x50>)
  4005da:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4005dc:	620b      	str	r3, [r1, #32]
  4005de:	4770      	bx	lr
  4005e0:	400e0600 	.word	0x400e0600
  4005e4:	ffc8fffc 	.word	0xffc8fffc
  4005e8:	00370001 	.word	0x00370001
  4005ec:	01370000 	.word	0x01370000
  4005f0:	fec8fffc 	.word	0xfec8fffc
  4005f4:	01370002 	.word	0x01370002

004005f8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4005f8:	4b02      	ldr	r3, [pc, #8]	; (400604 <pmc_osc_is_ready_mainck+0xc>)
  4005fa:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4005fc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400600:	4770      	bx	lr
  400602:	bf00      	nop
  400604:	400e0600 	.word	0x400e0600

00400608 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400608:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40060c:	4b01      	ldr	r3, [pc, #4]	; (400614 <pmc_disable_pllack+0xc>)
  40060e:	629a      	str	r2, [r3, #40]	; 0x28
  400610:	4770      	bx	lr
  400612:	bf00      	nop
  400614:	400e0600 	.word	0x400e0600

00400618 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400618:	4b02      	ldr	r3, [pc, #8]	; (400624 <pmc_is_locked_pllack+0xc>)
  40061a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40061c:	f000 0002 	and.w	r0, r0, #2
  400620:	4770      	bx	lr
  400622:	bf00      	nop
  400624:	400e0600 	.word	0x400e0600

00400628 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400628:	283f      	cmp	r0, #63	; 0x3f
  40062a:	d81e      	bhi.n	40066a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  40062c:	281f      	cmp	r0, #31
  40062e:	d80c      	bhi.n	40064a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400630:	4b11      	ldr	r3, [pc, #68]	; (400678 <pmc_enable_periph_clk+0x50>)
  400632:	699a      	ldr	r2, [r3, #24]
  400634:	2301      	movs	r3, #1
  400636:	4083      	lsls	r3, r0
  400638:	4393      	bics	r3, r2
  40063a:	d018      	beq.n	40066e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40063c:	2301      	movs	r3, #1
  40063e:	fa03 f000 	lsl.w	r0, r3, r0
  400642:	4b0d      	ldr	r3, [pc, #52]	; (400678 <pmc_enable_periph_clk+0x50>)
  400644:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400646:	2000      	movs	r0, #0
  400648:	4770      	bx	lr
		ul_id -= 32;
  40064a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40064c:	4b0a      	ldr	r3, [pc, #40]	; (400678 <pmc_enable_periph_clk+0x50>)
  40064e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400652:	2301      	movs	r3, #1
  400654:	4083      	lsls	r3, r0
  400656:	4393      	bics	r3, r2
  400658:	d00b      	beq.n	400672 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40065a:	2301      	movs	r3, #1
  40065c:	fa03 f000 	lsl.w	r0, r3, r0
  400660:	4b05      	ldr	r3, [pc, #20]	; (400678 <pmc_enable_periph_clk+0x50>)
  400662:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400666:	2000      	movs	r0, #0
  400668:	4770      	bx	lr
		return 1;
  40066a:	2001      	movs	r0, #1
  40066c:	4770      	bx	lr
	return 0;
  40066e:	2000      	movs	r0, #0
  400670:	4770      	bx	lr
  400672:	2000      	movs	r0, #0
}
  400674:	4770      	bx	lr
  400676:	bf00      	nop
  400678:	400e0600 	.word	0x400e0600

0040067c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40067c:	e7fe      	b.n	40067c <Dummy_Handler>
	...

00400680 <Reset_Handler>:
{
  400680:	b500      	push	{lr}
  400682:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400684:	4b25      	ldr	r3, [pc, #148]	; (40071c <Reset_Handler+0x9c>)
  400686:	4a26      	ldr	r2, [pc, #152]	; (400720 <Reset_Handler+0xa0>)
  400688:	429a      	cmp	r2, r3
  40068a:	d010      	beq.n	4006ae <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  40068c:	4b25      	ldr	r3, [pc, #148]	; (400724 <Reset_Handler+0xa4>)
  40068e:	4a23      	ldr	r2, [pc, #140]	; (40071c <Reset_Handler+0x9c>)
  400690:	429a      	cmp	r2, r3
  400692:	d20c      	bcs.n	4006ae <Reset_Handler+0x2e>
  400694:	3b01      	subs	r3, #1
  400696:	1a9b      	subs	r3, r3, r2
  400698:	f023 0303 	bic.w	r3, r3, #3
  40069c:	3304      	adds	r3, #4
  40069e:	4413      	add	r3, r2
  4006a0:	491f      	ldr	r1, [pc, #124]	; (400720 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4006a2:	f851 0b04 	ldr.w	r0, [r1], #4
  4006a6:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4006aa:	429a      	cmp	r2, r3
  4006ac:	d1f9      	bne.n	4006a2 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4006ae:	4b1e      	ldr	r3, [pc, #120]	; (400728 <Reset_Handler+0xa8>)
  4006b0:	4a1e      	ldr	r2, [pc, #120]	; (40072c <Reset_Handler+0xac>)
  4006b2:	429a      	cmp	r2, r3
  4006b4:	d20a      	bcs.n	4006cc <Reset_Handler+0x4c>
  4006b6:	3b01      	subs	r3, #1
  4006b8:	1a9b      	subs	r3, r3, r2
  4006ba:	f023 0303 	bic.w	r3, r3, #3
  4006be:	3304      	adds	r3, #4
  4006c0:	4413      	add	r3, r2
                *pDest++ = 0;
  4006c2:	2100      	movs	r1, #0
  4006c4:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4006c8:	4293      	cmp	r3, r2
  4006ca:	d1fb      	bne.n	4006c4 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4006cc:	4a18      	ldr	r2, [pc, #96]	; (400730 <Reset_Handler+0xb0>)
  4006ce:	4b19      	ldr	r3, [pc, #100]	; (400734 <Reset_Handler+0xb4>)
  4006d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4006d4:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4006d6:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4006da:	fab3 f383 	clz	r3, r3
  4006de:	095b      	lsrs	r3, r3, #5
  4006e0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4006e2:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4006e4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4006e8:	2200      	movs	r2, #0
  4006ea:	4b13      	ldr	r3, [pc, #76]	; (400738 <Reset_Handler+0xb8>)
  4006ec:	701a      	strb	r2, [r3, #0]
	return flags;
  4006ee:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4006f0:	4a12      	ldr	r2, [pc, #72]	; (40073c <Reset_Handler+0xbc>)
  4006f2:	6813      	ldr	r3, [r2, #0]
  4006f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4006f8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4006fa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4006fe:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400702:	b129      	cbz	r1, 400710 <Reset_Handler+0x90>
		cpu_irq_enable();
  400704:	2201      	movs	r2, #1
  400706:	4b0c      	ldr	r3, [pc, #48]	; (400738 <Reset_Handler+0xb8>)
  400708:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40070a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40070e:	b662      	cpsie	i
        __libc_init_array();
  400710:	4b0b      	ldr	r3, [pc, #44]	; (400740 <Reset_Handler+0xc0>)
  400712:	4798      	blx	r3
        main();
  400714:	4b0b      	ldr	r3, [pc, #44]	; (400744 <Reset_Handler+0xc4>)
  400716:	4798      	blx	r3
  400718:	e7fe      	b.n	400718 <Reset_Handler+0x98>
  40071a:	bf00      	nop
  40071c:	20400000 	.word	0x20400000
  400720:	00400bf0 	.word	0x00400bf0
  400724:	20400434 	.word	0x20400434
  400728:	204004ec 	.word	0x204004ec
  40072c:	20400434 	.word	0x20400434
  400730:	e000ed00 	.word	0xe000ed00
  400734:	00400000 	.word	0x00400000
  400738:	20400000 	.word	0x20400000
  40073c:	e000ed88 	.word	0xe000ed88
  400740:	00400a59 	.word	0x00400a59
  400744:	00400949 	.word	0x00400949

00400748 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400748:	4b3b      	ldr	r3, [pc, #236]	; (400838 <SystemCoreClockUpdate+0xf0>)
  40074a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40074c:	f003 0303 	and.w	r3, r3, #3
  400750:	2b01      	cmp	r3, #1
  400752:	d01d      	beq.n	400790 <SystemCoreClockUpdate+0x48>
  400754:	b183      	cbz	r3, 400778 <SystemCoreClockUpdate+0x30>
  400756:	2b02      	cmp	r3, #2
  400758:	d036      	beq.n	4007c8 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40075a:	4b37      	ldr	r3, [pc, #220]	; (400838 <SystemCoreClockUpdate+0xf0>)
  40075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40075e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400762:	2b70      	cmp	r3, #112	; 0x70
  400764:	d05f      	beq.n	400826 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400766:	4b34      	ldr	r3, [pc, #208]	; (400838 <SystemCoreClockUpdate+0xf0>)
  400768:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40076a:	4934      	ldr	r1, [pc, #208]	; (40083c <SystemCoreClockUpdate+0xf4>)
  40076c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400770:	680b      	ldr	r3, [r1, #0]
  400772:	40d3      	lsrs	r3, r2
  400774:	600b      	str	r3, [r1, #0]
  400776:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400778:	4b31      	ldr	r3, [pc, #196]	; (400840 <SystemCoreClockUpdate+0xf8>)
  40077a:	695b      	ldr	r3, [r3, #20]
  40077c:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400780:	bf14      	ite	ne
  400782:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400786:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40078a:	4b2c      	ldr	r3, [pc, #176]	; (40083c <SystemCoreClockUpdate+0xf4>)
  40078c:	601a      	str	r2, [r3, #0]
  40078e:	e7e4      	b.n	40075a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400790:	4b29      	ldr	r3, [pc, #164]	; (400838 <SystemCoreClockUpdate+0xf0>)
  400792:	6a1b      	ldr	r3, [r3, #32]
  400794:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400798:	d003      	beq.n	4007a2 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40079a:	4a2a      	ldr	r2, [pc, #168]	; (400844 <SystemCoreClockUpdate+0xfc>)
  40079c:	4b27      	ldr	r3, [pc, #156]	; (40083c <SystemCoreClockUpdate+0xf4>)
  40079e:	601a      	str	r2, [r3, #0]
  4007a0:	e7db      	b.n	40075a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4007a2:	4a29      	ldr	r2, [pc, #164]	; (400848 <SystemCoreClockUpdate+0x100>)
  4007a4:	4b25      	ldr	r3, [pc, #148]	; (40083c <SystemCoreClockUpdate+0xf4>)
  4007a6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4007a8:	4b23      	ldr	r3, [pc, #140]	; (400838 <SystemCoreClockUpdate+0xf0>)
  4007aa:	6a1b      	ldr	r3, [r3, #32]
  4007ac:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4007b0:	2b10      	cmp	r3, #16
  4007b2:	d005      	beq.n	4007c0 <SystemCoreClockUpdate+0x78>
  4007b4:	2b20      	cmp	r3, #32
  4007b6:	d1d0      	bne.n	40075a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4007b8:	4a22      	ldr	r2, [pc, #136]	; (400844 <SystemCoreClockUpdate+0xfc>)
  4007ba:	4b20      	ldr	r3, [pc, #128]	; (40083c <SystemCoreClockUpdate+0xf4>)
  4007bc:	601a      	str	r2, [r3, #0]
          break;
  4007be:	e7cc      	b.n	40075a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4007c0:	4a22      	ldr	r2, [pc, #136]	; (40084c <SystemCoreClockUpdate+0x104>)
  4007c2:	4b1e      	ldr	r3, [pc, #120]	; (40083c <SystemCoreClockUpdate+0xf4>)
  4007c4:	601a      	str	r2, [r3, #0]
          break;
  4007c6:	e7c8      	b.n	40075a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4007c8:	4b1b      	ldr	r3, [pc, #108]	; (400838 <SystemCoreClockUpdate+0xf0>)
  4007ca:	6a1b      	ldr	r3, [r3, #32]
  4007cc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4007d0:	d016      	beq.n	400800 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4007d2:	4a1c      	ldr	r2, [pc, #112]	; (400844 <SystemCoreClockUpdate+0xfc>)
  4007d4:	4b19      	ldr	r3, [pc, #100]	; (40083c <SystemCoreClockUpdate+0xf4>)
  4007d6:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4007d8:	4b17      	ldr	r3, [pc, #92]	; (400838 <SystemCoreClockUpdate+0xf0>)
  4007da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4007dc:	f003 0303 	and.w	r3, r3, #3
  4007e0:	2b02      	cmp	r3, #2
  4007e2:	d1ba      	bne.n	40075a <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4007e4:	4a14      	ldr	r2, [pc, #80]	; (400838 <SystemCoreClockUpdate+0xf0>)
  4007e6:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4007e8:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4007ea:	4814      	ldr	r0, [pc, #80]	; (40083c <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4007ec:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4007f0:	6803      	ldr	r3, [r0, #0]
  4007f2:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4007f6:	b2d2      	uxtb	r2, r2
  4007f8:	fbb3 f3f2 	udiv	r3, r3, r2
  4007fc:	6003      	str	r3, [r0, #0]
  4007fe:	e7ac      	b.n	40075a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400800:	4a11      	ldr	r2, [pc, #68]	; (400848 <SystemCoreClockUpdate+0x100>)
  400802:	4b0e      	ldr	r3, [pc, #56]	; (40083c <SystemCoreClockUpdate+0xf4>)
  400804:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400806:	4b0c      	ldr	r3, [pc, #48]	; (400838 <SystemCoreClockUpdate+0xf0>)
  400808:	6a1b      	ldr	r3, [r3, #32]
  40080a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40080e:	2b10      	cmp	r3, #16
  400810:	d005      	beq.n	40081e <SystemCoreClockUpdate+0xd6>
  400812:	2b20      	cmp	r3, #32
  400814:	d1e0      	bne.n	4007d8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400816:	4a0b      	ldr	r2, [pc, #44]	; (400844 <SystemCoreClockUpdate+0xfc>)
  400818:	4b08      	ldr	r3, [pc, #32]	; (40083c <SystemCoreClockUpdate+0xf4>)
  40081a:	601a      	str	r2, [r3, #0]
          break;
  40081c:	e7dc      	b.n	4007d8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40081e:	4a0b      	ldr	r2, [pc, #44]	; (40084c <SystemCoreClockUpdate+0x104>)
  400820:	4b06      	ldr	r3, [pc, #24]	; (40083c <SystemCoreClockUpdate+0xf4>)
  400822:	601a      	str	r2, [r3, #0]
          break;
  400824:	e7d8      	b.n	4007d8 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400826:	4a05      	ldr	r2, [pc, #20]	; (40083c <SystemCoreClockUpdate+0xf4>)
  400828:	6813      	ldr	r3, [r2, #0]
  40082a:	4909      	ldr	r1, [pc, #36]	; (400850 <SystemCoreClockUpdate+0x108>)
  40082c:	fba1 1303 	umull	r1, r3, r1, r3
  400830:	085b      	lsrs	r3, r3, #1
  400832:	6013      	str	r3, [r2, #0]
  400834:	4770      	bx	lr
  400836:	bf00      	nop
  400838:	400e0600 	.word	0x400e0600
  40083c:	20400004 	.word	0x20400004
  400840:	400e1810 	.word	0x400e1810
  400844:	00b71b00 	.word	0x00b71b00
  400848:	003d0900 	.word	0x003d0900
  40084c:	007a1200 	.word	0x007a1200
  400850:	aaaaaaab 	.word	0xaaaaaaab

00400854 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400854:	4b12      	ldr	r3, [pc, #72]	; (4008a0 <system_init_flash+0x4c>)
  400856:	4298      	cmp	r0, r3
  400858:	d911      	bls.n	40087e <system_init_flash+0x2a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40085a:	4b12      	ldr	r3, [pc, #72]	; (4008a4 <system_init_flash+0x50>)
  40085c:	4298      	cmp	r0, r3
  40085e:	d913      	bls.n	400888 <system_init_flash+0x34>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400860:	4b11      	ldr	r3, [pc, #68]	; (4008a8 <system_init_flash+0x54>)
  400862:	4298      	cmp	r0, r3
  400864:	d914      	bls.n	400890 <system_init_flash+0x3c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400866:	4b11      	ldr	r3, [pc, #68]	; (4008ac <system_init_flash+0x58>)
  400868:	4298      	cmp	r0, r3
  40086a:	d915      	bls.n	400898 <system_init_flash+0x44>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40086c:	4b10      	ldr	r3, [pc, #64]	; (4008b0 <system_init_flash+0x5c>)
  40086e:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400870:	bf94      	ite	ls
  400872:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400876:	4a0f      	ldrhi	r2, [pc, #60]	; (4008b4 <system_init_flash+0x60>)
  400878:	4b0f      	ldr	r3, [pc, #60]	; (4008b8 <system_init_flash+0x64>)
  40087a:	601a      	str	r2, [r3, #0]
  40087c:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40087e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400882:	4b0d      	ldr	r3, [pc, #52]	; (4008b8 <system_init_flash+0x64>)
  400884:	601a      	str	r2, [r3, #0]
  400886:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400888:	4a0c      	ldr	r2, [pc, #48]	; (4008bc <system_init_flash+0x68>)
  40088a:	4b0b      	ldr	r3, [pc, #44]	; (4008b8 <system_init_flash+0x64>)
  40088c:	601a      	str	r2, [r3, #0]
  40088e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400890:	4a0b      	ldr	r2, [pc, #44]	; (4008c0 <system_init_flash+0x6c>)
  400892:	4b09      	ldr	r3, [pc, #36]	; (4008b8 <system_init_flash+0x64>)
  400894:	601a      	str	r2, [r3, #0]
  400896:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400898:	4a0a      	ldr	r2, [pc, #40]	; (4008c4 <system_init_flash+0x70>)
  40089a:	4b07      	ldr	r3, [pc, #28]	; (4008b8 <system_init_flash+0x64>)
  40089c:	601a      	str	r2, [r3, #0]
  40089e:	4770      	bx	lr
  4008a0:	01312cff 	.word	0x01312cff
  4008a4:	026259ff 	.word	0x026259ff
  4008a8:	039386ff 	.word	0x039386ff
  4008ac:	04c4b3ff 	.word	0x04c4b3ff
  4008b0:	05f5e0ff 	.word	0x05f5e0ff
  4008b4:	04000500 	.word	0x04000500
  4008b8:	400e0c00 	.word	0x400e0c00
  4008bc:	04000100 	.word	0x04000100
  4008c0:	04000200 	.word	0x04000200
  4008c4:	04000300 	.word	0x04000300

004008c8 <touch_callBack>:
	pio_clear(FAN_PIO, FAN_PIO_PIN_MASK);
}

// Funo de Callback para o boto touch
void touch_callBack(void) {
	fan_flag = !fan_flag;
  4008c8:	4a02      	ldr	r2, [pc, #8]	; (4008d4 <touch_callBack+0xc>)
  4008ca:	7813      	ldrb	r3, [r2, #0]
  4008cc:	f083 0301 	eor.w	r3, r3, #1
  4008d0:	7013      	strb	r3, [r2, #0]
  4008d2:	4770      	bx	lr
  4008d4:	204004c4 	.word	0x204004c4

004008d8 <presence_callBack>:
}

void presence_callBack(void) {
	led_flag = !led_flag;
  4008d8:	4a02      	ldr	r2, [pc, #8]	; (4008e4 <presence_callBack+0xc>)
  4008da:	7813      	ldrb	r3, [r2, #0]
  4008dc:	f083 0301 	eor.w	r3, r3, #1
  4008e0:	7013      	strb	r3, [r2, #0]
  4008e2:	4770      	bx	lr
  4008e4:	204004c5 	.word	0x204004c5

004008e8 <led_on>:
void led_on(){
  4008e8:	b508      	push	{r3, lr}
	pio_set(LED_PIO, LED_PIO_PIN_MASK);
  4008ea:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4008ee:	4802      	ldr	r0, [pc, #8]	; (4008f8 <led_on+0x10>)
  4008f0:	4b02      	ldr	r3, [pc, #8]	; (4008fc <led_on+0x14>)
  4008f2:	4798      	blx	r3
  4008f4:	bd08      	pop	{r3, pc}
  4008f6:	bf00      	nop
  4008f8:	400e1200 	.word	0x400e1200
  4008fc:	0040021d 	.word	0x0040021d

00400900 <led_off>:
void led_off(){
  400900:	b508      	push	{r3, lr}
	pio_clear(LED_PIO, LED_PIO_PIN_MASK);
  400902:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  400906:	4802      	ldr	r0, [pc, #8]	; (400910 <led_off+0x10>)
  400908:	4b02      	ldr	r3, [pc, #8]	; (400914 <led_off+0x14>)
  40090a:	4798      	blx	r3
  40090c:	bd08      	pop	{r3, pc}
  40090e:	bf00      	nop
  400910:	400e1200 	.word	0x400e1200
  400914:	00400221 	.word	0x00400221

00400918 <fan_on>:
void fan_on(void) {
  400918:	b508      	push	{r3, lr}
	pio_set(FAN_PIO, FAN_PIO_PIN_MASK);
  40091a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  40091e:	4802      	ldr	r0, [pc, #8]	; (400928 <fan_on+0x10>)
  400920:	4b02      	ldr	r3, [pc, #8]	; (40092c <fan_on+0x14>)
  400922:	4798      	blx	r3
  400924:	bd08      	pop	{r3, pc}
  400926:	bf00      	nop
  400928:	400e1200 	.word	0x400e1200
  40092c:	0040021d 	.word	0x0040021d

00400930 <fan_off>:
void fan_off(void) {
  400930:	b508      	push	{r3, lr}
	pio_clear(FAN_PIO, FAN_PIO_PIN_MASK);
  400932:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  400936:	4802      	ldr	r0, [pc, #8]	; (400940 <fan_off+0x10>)
  400938:	4b02      	ldr	r3, [pc, #8]	; (400944 <fan_off+0x14>)
  40093a:	4798      	blx	r3
  40093c:	bd08      	pop	{r3, pc}
  40093e:	bf00      	nop
  400940:	400e1200 	.word	0x400e1200
  400944:	00400221 	.word	0x00400221

00400948 <main>:
}

int main(void){
  400948:	b500      	push	{lr}
  40094a:	b083      	sub	sp, #12
	
	// Inicializa a placa
	sysclk_init();
  40094c:	4b33      	ldr	r3, [pc, #204]	; (400a1c <main+0xd4>)
  40094e:	4798      	blx	r3
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400950:	200a      	movs	r0, #10
  400952:	4c33      	ldr	r4, [pc, #204]	; (400a20 <main+0xd8>)
  400954:	47a0      	blx	r4
  400956:	200b      	movs	r0, #11
  400958:	47a0      	blx	r4
  40095a:	200c      	movs	r0, #12
  40095c:	47a0      	blx	r4
  40095e:	2010      	movs	r0, #16
  400960:	47a0      	blx	r4
  400962:	2011      	movs	r0, #17
  400964:	47a0      	blx	r4
	ioport_init();
	
	delay_init();
	
	// Iniciando os perifericos
	pmc_enable_periph_clk(TOUCH_PIO_ID);
  400966:	200c      	movs	r0, #12
  400968:	47a0      	blx	r4
	pmc_enable_periph_clk(PRESENCE_PIO_ID);
  40096a:	200c      	movs	r0, #12
  40096c:	47a0      	blx	r4
	pmc_enable_periph_clk(LED_PIO_ID);
  40096e:	200c      	movs	r0, #12
  400970:	47a0      	blx	r4
	pmc_enable_periph_clk(FAN_PIO_ID);
  400972:	200c      	movs	r0, #12
  400974:	47a0      	blx	r4
	
	// Configurando cada periferico
	pio_configure(TOUCH_PIO,PIO_INPUT, TOUCH_PIO_PIN_MASK, PIO_DEFAULT);
  400976:	4c2b      	ldr	r4, [pc, #172]	; (400a24 <main+0xdc>)
  400978:	2300      	movs	r3, #0
  40097a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40097e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400982:	4620      	mov	r0, r4
  400984:	4d28      	ldr	r5, [pc, #160]	; (400a28 <main+0xe0>)
  400986:	47a8      	blx	r5
	pio_configure(PRESENCE_PIO,PIO_INPUT, PRESENCE_PIO_PIN_MASK, PIO_DEFAULT);
  400988:	2300      	movs	r3, #0
  40098a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  40098e:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400992:	4620      	mov	r0, r4
  400994:	47a8      	blx	r5
	pio_configure(LED_PIO,PIO_OUTPUT_0, LED_PIO_PIN_MASK, PIO_DEFAULT);
  400996:	2300      	movs	r3, #0
  400998:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40099c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4009a0:	4620      	mov	r0, r4
  4009a2:	47a8      	blx	r5
	pio_configure(FAN_PIO,PIO_OUTPUT_0, FAN_PIO_PIN_MASK, PIO_DEFAULT);
  4009a4:	2300      	movs	r3, #0
  4009a6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4009aa:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4009ae:	4620      	mov	r0, r4
  4009b0:	47a8      	blx	r5
	
	// Configura o interruptor
	pio_enable_interrupt(TOUCH_PIO, TOUCH_PIO_PIN_MASK);
  4009b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4009b6:	4620      	mov	r0, r4
  4009b8:	4e1c      	ldr	r6, [pc, #112]	; (400a2c <main+0xe4>)
  4009ba:	47b0      	blx	r6
	pio_handler_set(TOUCH_PIO, ID_PIOC, TOUCH_PIO_PIN_MASK, PIO_IT_FALL_EDGE, &touch_callBack);
  4009bc:	4b1c      	ldr	r3, [pc, #112]	; (400a30 <main+0xe8>)
  4009be:	9300      	str	r3, [sp, #0]
  4009c0:	2350      	movs	r3, #80	; 0x50
  4009c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4009c6:	210c      	movs	r1, #12
  4009c8:	4620      	mov	r0, r4
  4009ca:	4d1a      	ldr	r5, [pc, #104]	; (400a34 <main+0xec>)
  4009cc:	47a8      	blx	r5
	pio_enable_interrupt(PRESENCE_PIO, PRESENCE_PIO_PIN_MASK);
  4009ce:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4009d2:	4620      	mov	r0, r4
  4009d4:	47b0      	blx	r6
	pio_handler_set(PRESENCE_PIO, ID_PIOC, PRESENCE_PIO_PIN_MASK, PIO_IT_HIGH_LEVEL, &presence_callBack);
  4009d6:	4b18      	ldr	r3, [pc, #96]	; (400a38 <main+0xf0>)
  4009d8:	9300      	str	r3, [sp, #0]
  4009da:	2330      	movs	r3, #48	; 0x30
  4009dc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4009e0:	210c      	movs	r1, #12
  4009e2:	4620      	mov	r0, r4
  4009e4:	47a8      	blx	r5
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4009e6:	4b15      	ldr	r3, [pc, #84]	; (400a3c <main+0xf4>)
  4009e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4009ec:	601a      	str	r2, [r3, #0]
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4009ee:	2200      	movs	r2, #0
  4009f0:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
	
	
	while (1) {
		
		// Luz
		if(led_flag){
  4009f4:	4c12      	ldr	r4, [pc, #72]	; (400a40 <main+0xf8>)
			led_on();
		}
		else {
			led_off();	
  4009f6:	4e13      	ldr	r6, [pc, #76]	; (400a44 <main+0xfc>)
			led_on();
  4009f8:	4d13      	ldr	r5, [pc, #76]	; (400a48 <main+0x100>)
  4009fa:	e003      	b.n	400a04 <main+0xbc>
			led_off();	
  4009fc:	47b0      	blx	r6
  4009fe:	e005      	b.n	400a0c <main+0xc4>
		if (fan_flag) {
			fan_on();
		} 
		
		else {
			fan_off();
  400a00:	4b12      	ldr	r3, [pc, #72]	; (400a4c <main+0x104>)
  400a02:	4798      	blx	r3
		if(led_flag){
  400a04:	7823      	ldrb	r3, [r4, #0]
  400a06:	2b00      	cmp	r3, #0
  400a08:	d0f8      	beq.n	4009fc <main+0xb4>
			led_on();
  400a0a:	47a8      	blx	r5
		if (fan_flag) {
  400a0c:	4b10      	ldr	r3, [pc, #64]	; (400a50 <main+0x108>)
  400a0e:	781b      	ldrb	r3, [r3, #0]
  400a10:	2b00      	cmp	r3, #0
  400a12:	d0f5      	beq.n	400a00 <main+0xb8>
			fan_on();
  400a14:	4b0f      	ldr	r3, [pc, #60]	; (400a54 <main+0x10c>)
  400a16:	4798      	blx	r3
  400a18:	e7f4      	b.n	400a04 <main+0xbc>
  400a1a:	bf00      	nop
  400a1c:	004001ad 	.word	0x004001ad
  400a20:	00400629 	.word	0x00400629
  400a24:	400e1200 	.word	0x400e1200
  400a28:	00400315 	.word	0x00400315
  400a2c:	004003d7 	.word	0x004003d7
  400a30:	004008c9 	.word	0x004008c9
  400a34:	00400435 	.word	0x00400435
  400a38:	004008d9 	.word	0x004008d9
  400a3c:	e000e100 	.word	0xe000e100
  400a40:	204004c5 	.word	0x204004c5
  400a44:	00400901 	.word	0x00400901
  400a48:	004008e9 	.word	0x004008e9
  400a4c:	00400931 	.word	0x00400931
  400a50:	204004c4 	.word	0x204004c4
  400a54:	00400919 	.word	0x00400919

00400a58 <__libc_init_array>:
  400a58:	b570      	push	{r4, r5, r6, lr}
  400a5a:	4e0f      	ldr	r6, [pc, #60]	; (400a98 <__libc_init_array+0x40>)
  400a5c:	4d0f      	ldr	r5, [pc, #60]	; (400a9c <__libc_init_array+0x44>)
  400a5e:	1b76      	subs	r6, r6, r5
  400a60:	10b6      	asrs	r6, r6, #2
  400a62:	bf18      	it	ne
  400a64:	2400      	movne	r4, #0
  400a66:	d005      	beq.n	400a74 <__libc_init_array+0x1c>
  400a68:	3401      	adds	r4, #1
  400a6a:	f855 3b04 	ldr.w	r3, [r5], #4
  400a6e:	4798      	blx	r3
  400a70:	42a6      	cmp	r6, r4
  400a72:	d1f9      	bne.n	400a68 <__libc_init_array+0x10>
  400a74:	4e0a      	ldr	r6, [pc, #40]	; (400aa0 <__libc_init_array+0x48>)
  400a76:	4d0b      	ldr	r5, [pc, #44]	; (400aa4 <__libc_init_array+0x4c>)
  400a78:	1b76      	subs	r6, r6, r5
  400a7a:	f000 f8a7 	bl	400bcc <_init>
  400a7e:	10b6      	asrs	r6, r6, #2
  400a80:	bf18      	it	ne
  400a82:	2400      	movne	r4, #0
  400a84:	d006      	beq.n	400a94 <__libc_init_array+0x3c>
  400a86:	3401      	adds	r4, #1
  400a88:	f855 3b04 	ldr.w	r3, [r5], #4
  400a8c:	4798      	blx	r3
  400a8e:	42a6      	cmp	r6, r4
  400a90:	d1f9      	bne.n	400a86 <__libc_init_array+0x2e>
  400a92:	bd70      	pop	{r4, r5, r6, pc}
  400a94:	bd70      	pop	{r4, r5, r6, pc}
  400a96:	bf00      	nop
  400a98:	00400bd8 	.word	0x00400bd8
  400a9c:	00400bd8 	.word	0x00400bd8
  400aa0:	00400be0 	.word	0x00400be0
  400aa4:	00400bd8 	.word	0x00400bd8

00400aa8 <register_fini>:
  400aa8:	4b02      	ldr	r3, [pc, #8]	; (400ab4 <register_fini+0xc>)
  400aaa:	b113      	cbz	r3, 400ab2 <register_fini+0xa>
  400aac:	4802      	ldr	r0, [pc, #8]	; (400ab8 <register_fini+0x10>)
  400aae:	f000 b805 	b.w	400abc <atexit>
  400ab2:	4770      	bx	lr
  400ab4:	00000000 	.word	0x00000000
  400ab8:	00400ac9 	.word	0x00400ac9

00400abc <atexit>:
  400abc:	2300      	movs	r3, #0
  400abe:	4601      	mov	r1, r0
  400ac0:	461a      	mov	r2, r3
  400ac2:	4618      	mov	r0, r3
  400ac4:	f000 b81e 	b.w	400b04 <__register_exitproc>

00400ac8 <__libc_fini_array>:
  400ac8:	b538      	push	{r3, r4, r5, lr}
  400aca:	4c0a      	ldr	r4, [pc, #40]	; (400af4 <__libc_fini_array+0x2c>)
  400acc:	4d0a      	ldr	r5, [pc, #40]	; (400af8 <__libc_fini_array+0x30>)
  400ace:	1b64      	subs	r4, r4, r5
  400ad0:	10a4      	asrs	r4, r4, #2
  400ad2:	d00a      	beq.n	400aea <__libc_fini_array+0x22>
  400ad4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  400ad8:	3b01      	subs	r3, #1
  400ada:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  400ade:	3c01      	subs	r4, #1
  400ae0:	f855 3904 	ldr.w	r3, [r5], #-4
  400ae4:	4798      	blx	r3
  400ae6:	2c00      	cmp	r4, #0
  400ae8:	d1f9      	bne.n	400ade <__libc_fini_array+0x16>
  400aea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  400aee:	f000 b877 	b.w	400be0 <_fini>
  400af2:	bf00      	nop
  400af4:	00400bf0 	.word	0x00400bf0
  400af8:	00400bec 	.word	0x00400bec

00400afc <__retarget_lock_acquire_recursive>:
  400afc:	4770      	bx	lr
  400afe:	bf00      	nop

00400b00 <__retarget_lock_release_recursive>:
  400b00:	4770      	bx	lr
  400b02:	bf00      	nop

00400b04 <__register_exitproc>:
  400b04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400b08:	4d2c      	ldr	r5, [pc, #176]	; (400bbc <__register_exitproc+0xb8>)
  400b0a:	4606      	mov	r6, r0
  400b0c:	6828      	ldr	r0, [r5, #0]
  400b0e:	4698      	mov	r8, r3
  400b10:	460f      	mov	r7, r1
  400b12:	4691      	mov	r9, r2
  400b14:	f7ff fff2 	bl	400afc <__retarget_lock_acquire_recursive>
  400b18:	4b29      	ldr	r3, [pc, #164]	; (400bc0 <__register_exitproc+0xbc>)
  400b1a:	681c      	ldr	r4, [r3, #0]
  400b1c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  400b20:	2b00      	cmp	r3, #0
  400b22:	d03e      	beq.n	400ba2 <__register_exitproc+0x9e>
  400b24:	685a      	ldr	r2, [r3, #4]
  400b26:	2a1f      	cmp	r2, #31
  400b28:	dc1c      	bgt.n	400b64 <__register_exitproc+0x60>
  400b2a:	f102 0e01 	add.w	lr, r2, #1
  400b2e:	b176      	cbz	r6, 400b4e <__register_exitproc+0x4a>
  400b30:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  400b34:	2401      	movs	r4, #1
  400b36:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  400b3a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  400b3e:	4094      	lsls	r4, r2
  400b40:	4320      	orrs	r0, r4
  400b42:	2e02      	cmp	r6, #2
  400b44:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  400b48:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  400b4c:	d023      	beq.n	400b96 <__register_exitproc+0x92>
  400b4e:	3202      	adds	r2, #2
  400b50:	f8c3 e004 	str.w	lr, [r3, #4]
  400b54:	6828      	ldr	r0, [r5, #0]
  400b56:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  400b5a:	f7ff ffd1 	bl	400b00 <__retarget_lock_release_recursive>
  400b5e:	2000      	movs	r0, #0
  400b60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400b64:	4b17      	ldr	r3, [pc, #92]	; (400bc4 <__register_exitproc+0xc0>)
  400b66:	b30b      	cbz	r3, 400bac <__register_exitproc+0xa8>
  400b68:	f44f 70c8 	mov.w	r0, #400	; 0x190
  400b6c:	f3af 8000 	nop.w
  400b70:	4603      	mov	r3, r0
  400b72:	b1d8      	cbz	r0, 400bac <__register_exitproc+0xa8>
  400b74:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  400b78:	6002      	str	r2, [r0, #0]
  400b7a:	2100      	movs	r1, #0
  400b7c:	6041      	str	r1, [r0, #4]
  400b7e:	460a      	mov	r2, r1
  400b80:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  400b84:	f04f 0e01 	mov.w	lr, #1
  400b88:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  400b8c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  400b90:	2e00      	cmp	r6, #0
  400b92:	d0dc      	beq.n	400b4e <__register_exitproc+0x4a>
  400b94:	e7cc      	b.n	400b30 <__register_exitproc+0x2c>
  400b96:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  400b9a:	430c      	orrs	r4, r1
  400b9c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  400ba0:	e7d5      	b.n	400b4e <__register_exitproc+0x4a>
  400ba2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  400ba6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  400baa:	e7bb      	b.n	400b24 <__register_exitproc+0x20>
  400bac:	6828      	ldr	r0, [r5, #0]
  400bae:	f7ff ffa7 	bl	400b00 <__retarget_lock_release_recursive>
  400bb2:	f04f 30ff 	mov.w	r0, #4294967295
  400bb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400bba:	bf00      	nop
  400bbc:	20400430 	.word	0x20400430
  400bc0:	00400bc8 	.word	0x00400bc8
  400bc4:	00000000 	.word	0x00000000

00400bc8 <_global_impure_ptr>:
  400bc8:	20400008                                ..@ 

00400bcc <_init>:
  400bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400bce:	bf00      	nop
  400bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  400bd2:	bc08      	pop	{r3}
  400bd4:	469e      	mov	lr, r3
  400bd6:	4770      	bx	lr

00400bd8 <__init_array_start>:
  400bd8:	00400aa9 	.word	0x00400aa9

00400bdc <__frame_dummy_init_array_entry>:
  400bdc:	00400165                                e.@.

00400be0 <_fini>:
  400be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400be2:	bf00      	nop
  400be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  400be6:	bc08      	pop	{r3}
  400be8:	469e      	mov	lr, r3
  400bea:	4770      	bx	lr

00400bec <__fini_array_start>:
  400bec:	00400141 	.word	0x00400141
