 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : benes_simple_seq
Version: J-2014.09-SP3
Date   : Sat Jun 19 03:59:10 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p8v25c   Library: tcbn28hpcplusbwp30p140tt0p8v25c
Wire Load Model Mode: segmented

  Startpoint: cmd_pipeline_stage_1__pipeline_i_cmd_reg_reg_0__2__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: first_half_stages_1__group_first_half_1__switch_first_half_0__second_stage/o_data_bus_inner_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_19
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_18
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_17
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_16
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_15
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_14
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_13
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_12
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_11
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_10
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_9
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_8
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_7
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_6
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_5
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_4
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_3
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_2
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_1
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  benes_simple_seq   ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c
  distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_0
                     ZeroWireload          tcbn28hpcplusbwp30p140tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cmd_pipeline_stage_1__pipeline_i_cmd_reg_reg_0__2__0_/CP (DFQD1BWP30P140)
                                                          0.00 #     0.00 r
  cmd_pipeline_stage_1__pipeline_i_cmd_reg_reg_0__2__0_/Q (DFQD1BWP30P140)
                                                          0.06       0.06 f
  first_half_stages_1__group_first_half_1__switch_first_half_0__second_stage/i_cmd[0] (distribute_2x2_simple_seq_DATA_WIDTH32_COMMAND_WIDTH2_10)
                                                          0.00       0.06 f
  first_half_stages_1__group_first_half_1__switch_first_half_0__second_stage/U124/ZN (MUX2NUD1BWP30P140)
                                                          0.01       0.07 r
  first_half_stages_1__group_first_half_1__switch_first_half_0__second_stage/U125/ZN (ND2OPTIBD1BWP30P140)
                                                          0.01       0.09 f
  first_half_stages_1__group_first_half_1__switch_first_half_0__second_stage/U126/ZN (INVD2BWP30P140)
                                                          0.01       0.10 r
  first_half_stages_1__group_first_half_1__switch_first_half_0__second_stage/U9/ZN (INVD1BWP30P140)
                                                          0.02       0.11 f
  first_half_stages_1__group_first_half_1__switch_first_half_0__second_stage/U130/ZN (MOAI22D1BWP30P140)
                                                          0.02       0.13 r
  first_half_stages_1__group_first_half_1__switch_first_half_0__second_stage/o_data_bus_inner_reg_32_/D (DFQD1BWP30P140)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock clk (rise edge)                                   0.30       0.30
  clock network delay (ideal)                             0.00       0.30
  clock uncertainty                                      -0.15       0.15
  first_half_stages_1__group_first_half_1__switch_first_half_0__second_stage/o_data_bus_inner_reg_32_/CP (DFQD1BWP30P140)
                                                          0.00       0.15 r
  library setup time                                     -0.02       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
