<dec f='linux-4.14.y/arch/x86/events/intel/pt.h' l='25'/>
<use f='linux-4.14.y/arch/x86/events/intel/pt.c' l='481' u='c'/>
<use f='linux-4.14.y/arch/x86/events/intel/pt.c' l='516' u='c'/>
<use f='linux-4.14.y/arch/x86/events/intel/pt.c' l='519' u='c'/>
<use f='linux-4.14.y/arch/x86/events/intel/pt.c' l='1487' u='c'/>
<doc f='linux-4.14.y/arch/x86/events/intel/pt.h' l='22'>/*
 * PT MSR bit definitions
 */</doc>
<dec f='linux-4.14.y/arch/x86/events/intel/pt.h' l='25'/>
<use f='linux-4.14.y/arch/x86/events/intel/pt.c' l='481' u='c'/>
<use f='linux-4.14.y/arch/x86/events/intel/pt.c' l='516' u='c'/>
<use f='linux-4.14.y/arch/x86/events/intel/pt.c' l='519' u='c'/>
<use f='linux-4.14.y/arch/x86/events/intel/pt.c' l='1487' u='c'/>
<doc f='linux-4.14.y/arch/x86/events/intel/pt.h' l='22'>/*
 * PT MSR bit definitions
 */</doc>
