IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.54        Core1: 13.53        
Core2: 20.07        Core3: 31.67        
Core4: 14.52        Core5: 13.63        
Core6: 33.55        Core7: 14.39        
Core8: 13.41        Core9: 34.77        
Core10: 37.77        Core11: 14.09        
Core12: 13.86        Core13: 25.65        
Core14: 46.68        Core15: 26.11        
Core16: 26.70        Core17: 35.50        
Core18: 44.32        Core19: 23.99        
Core20: 34.63        Core21: 33.24        
Core22: 37.64        Core23: 28.88        
Core24: 22.91        Core25: 26.14        
Core26: 39.04        Core27: 24.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.73
Socket1: 21.29
DDR read Latency(ns)
Socket0: 3453.75
Socket1: 576.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.55        Core1: 12.69        
Core2: 19.84        Core3: 32.45        
Core4: 14.54        Core5: 13.78        
Core6: 32.68        Core7: 14.21        
Core8: 13.41        Core9: 25.58        
Core10: 35.08        Core11: 14.01        
Core12: 14.02        Core13: 24.56        
Core14: 46.60        Core15: 25.32        
Core16: 26.79        Core17: 35.20        
Core18: 33.64        Core19: 22.76        
Core20: 35.07        Core21: 30.06        
Core22: 40.99        Core23: 28.62        
Core24: 22.77        Core25: 29.50        
Core26: 38.95        Core27: 25.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.67
Socket1: 20.93
DDR read Latency(ns)
Socket0: 3407.24
Socket1: 584.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.49        Core1: 12.50        
Core2: 19.70        Core3: 30.07        
Core4: 14.56        Core5: 13.36        
Core6: 29.56        Core7: 14.27        
Core8: 13.36        Core9: 24.60        
Core10: 31.44        Core11: 13.97        
Core12: 14.05        Core13: 23.88        
Core14: 46.43        Core15: 24.61        
Core16: 29.51        Core17: 34.21        
Core18: 31.75        Core19: 21.21        
Core20: 34.97        Core21: 27.53        
Core22: 44.53        Core23: 28.74        
Core24: 22.21        Core25: 25.79        
Core26: 38.97        Core27: 25.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.68
Socket1: 19.67
DDR read Latency(ns)
Socket0: 3507.02
Socket1: 601.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.40        Core1: 12.46        
Core2: 19.04        Core3: 18.48        
Core4: 14.63        Core5: 13.14        
Core6: 23.61        Core7: 14.17        
Core8: 13.69        Core9: 15.10        
Core10: 24.68        Core11: 13.92        
Core12: 14.09        Core13: 18.11        
Core14: 45.95        Core15: 26.01        
Core16: 24.26        Core17: 20.24        
Core18: 31.68        Core19: 21.09        
Core20: 31.91        Core21: 21.93        
Core22: 44.14        Core23: 16.50        
Core24: 19.69        Core25: 12.16        
Core26: 38.04        Core27: 18.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.36
Socket1: 16.81
DDR read Latency(ns)
Socket0: 3134.02
Socket1: 640.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.50        Core1: 12.25        
Core2: 20.11        Core3: 16.98        
Core4: 14.66        Core5: 13.87        
Core6: 21.36        Core7: 14.30        
Core8: 13.60        Core9: 10.80        
Core10: 22.81        Core11: 13.97        
Core12: 13.96        Core13: 18.55        
Core14: 46.59        Core15: 26.00        
Core16: 25.48        Core17: 16.89        
Core18: 31.82        Core19: 22.71        
Core20: 29.98        Core21: 13.52        
Core22: 44.80        Core23: 14.37        
Core24: 21.76        Core25: 26.11        
Core26: 40.28        Core27: 21.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.75
Socket1: 17.13
DDR read Latency(ns)
Socket0: 3227.62
Socket1: 632.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.74        Core1: 12.64        
Core2: 19.54        Core3: 30.02        
Core4: 14.62        Core5: 14.01        
Core6: 30.93        Core7: 14.22        
Core8: 13.70        Core9: 24.87        
Core10: 35.56        Core11: 14.23        
Core12: 13.99        Core13: 22.81        
Core14: 46.78        Core15: 25.69        
Core16: 17.05        Core17: 31.86        
Core18: 31.93        Core19: 23.15        
Core20: 34.72        Core21: 27.31        
Core22: 44.64        Core23: 29.42        
Core24: 22.91        Core25: 31.94        
Core26: 39.34        Core27: 25.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.99
Socket1: 21.13
DDR read Latency(ns)
Socket0: 3317.88
Socket1: 576.18
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.81        Core1: 14.47        
Core2: 26.67        Core3: 36.04        
Core4: 14.19        Core5: 14.21        
Core6: 21.83        Core7: 14.45        
Core8: 13.57        Core9: 25.18        
Core10: 20.98        Core11: 14.11        
Core12: 13.21        Core13: 35.15        
Core14: 44.57        Core15: 23.82        
Core16: 35.93        Core17: 24.99        
Core18: 42.22        Core19: 31.34        
Core20: 33.99        Core21: 34.95        
Core22: 39.51        Core23: 26.49        
Core24: 31.55        Core25: 27.29        
Core26: 43.10        Core27: 26.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.73
Socket1: 23.07
DDR read Latency(ns)
Socket0: 3915.40
Socket1: 554.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.83        Core1: 14.38        
Core2: 26.54        Core3: 36.16        
Core4: 14.09        Core5: 14.13        
Core6: 22.03        Core7: 14.40        
Core8: 13.55        Core9: 24.50        
Core10: 21.02        Core11: 14.07        
Core12: 13.09        Core13: 34.96        
Core14: 44.62        Core15: 24.05        
Core16: 42.38        Core17: 25.34        
Core18: 43.08        Core19: 31.73        
Core20: 36.44        Core21: 35.00        
Core22: 39.65        Core23: 30.84        
Core24: 31.20        Core25: 27.29        
Core26: 43.05        Core27: 30.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.78
Socket1: 23.13
DDR read Latency(ns)
Socket0: 3902.72
Socket1: 554.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.71        Core1: 14.48        
Core2: 25.98        Core3: 35.77        
Core4: 14.20        Core5: 14.30        
Core6: 22.04        Core7: 14.36        
Core8: 13.44        Core9: 24.63        
Core10: 20.61        Core11: 14.09        
Core12: 13.23        Core13: 35.11        
Core14: 44.50        Core15: 23.67        
Core16: 23.70        Core17: 25.64        
Core18: 42.85        Core19: 31.39        
Core20: 28.72        Core21: 34.96        
Core22: 39.40        Core23: 30.93        
Core24: 30.21        Core25: 27.45        
Core26: 42.98        Core27: 30.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.67
Socket1: 23.09
DDR read Latency(ns)
Socket0: 3844.05
Socket1: 556.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.90        Core1: 14.36        
Core2: 26.56        Core3: 36.13        
Core4: 14.18        Core5: 14.15        
Core6: 22.10        Core7: 14.39        
Core8: 13.50        Core9: 25.42        
Core10: 20.98        Core11: 14.04        
Core12: 13.09        Core13: 35.07        
Core14: 44.39        Core15: 23.76        
Core16: 37.74        Core17: 25.10        
Core18: 43.07        Core19: 30.64        
Core20: 37.43        Core21: 34.89        
Core22: 39.57        Core23: 31.01        
Core24: 30.38        Core25: 27.32        
Core26: 43.19        Core27: 30.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.78
Socket1: 22.89
DDR read Latency(ns)
Socket0: 3950.27
Socket1: 559.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.79        Core1: 14.37        
Core2: 26.47        Core3: 36.38        
Core4: 14.17        Core5: 14.14        
Core6: 21.80        Core7: 14.43        
Core8: 13.43        Core9: 24.77        
Core10: 21.14        Core11: 13.92        
Core12: 13.17        Core13: 35.06        
Core14: 44.48        Core15: 23.40        
Core16: 37.34        Core17: 25.09        
Core18: 42.77        Core19: 30.98        
Core20: 27.01        Core21: 34.97        
Core22: 39.47        Core23: 30.78        
Core24: 30.79        Core25: 27.21        
Core26: 43.19        Core27: 30.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.73
Socket1: 22.88
DDR read Latency(ns)
Socket0: 3935.81
Socket1: 558.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.90        Core1: 14.36        
Core2: 26.39        Core3: 36.17        
Core4: 14.01        Core5: 14.09        
Core6: 21.95        Core7: 14.45        
Core8: 13.41        Core9: 25.04        
Core10: 21.20        Core11: 14.04        
Core12: 13.12        Core13: 35.03        
Core14: 44.35        Core15: 23.44        
Core16: 39.65        Core17: 25.11        
Core18: 42.27        Core19: 30.82        
Core20: 44.39        Core21: 34.89        
Core22: 39.43        Core23: 31.08        
Core24: 30.70        Core25: 27.03        
Core26: 42.89        Core27: 30.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.61
Socket1: 22.85
DDR read Latency(ns)
Socket0: 3990.08
Socket1: 559.32
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.57        Core1: 14.53        
Core2: 23.71        Core3: 31.04        
Core4: 14.36        Core5: 13.45        
Core6: 38.57        Core7: 14.75        
Core8: 13.66        Core9: 42.68        
Core10: 36.89        Core11: 15.21        
Core12: 13.45        Core13: 23.11        
Core14: 43.97        Core15: 21.62        
Core16: 31.81        Core17: 25.11        
Core18: 42.21        Core19: 34.25        
Core20: 34.15        Core21: 25.57        
Core22: 43.89        Core23: 31.88        
Core24: 22.63        Core25: 15.56        
Core26: 38.93        Core27: 21.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.73
Socket1: 19.32
DDR read Latency(ns)
Socket0: 4457.84
Socket1: 609.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.57        Core1: 14.16        
Core2: 23.54        Core3: 30.31        
Core4: 14.36        Core5: 12.88        
Core6: 41.53        Core7: 14.50        
Core8: 13.69        Core9: 41.05        
Core10: 37.59        Core11: 14.86        
Core12: 13.35        Core13: 23.16        
Core14: 44.08        Core15: 22.40        
Core16: 31.53        Core17: 25.38        
Core18: 32.03        Core19: 34.39        
Core20: 32.90        Core21: 24.86        
Core22: 43.86        Core23: 31.59        
Core24: 22.52        Core25: 9.95        
Core26: 38.60        Core27: 19.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.41
Socket1: 17.99
DDR read Latency(ns)
Socket0: 4311.97
Socket1: 643.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.07        Core1: 14.79        
Core2: 23.66        Core3: 32.53        
Core4: 14.05        Core5: 14.41        
Core6: 32.23        Core7: 15.08        
Core8: 14.03        Core9: 42.97        
Core10: 34.20        Core11: 15.38        
Core12: 13.50        Core13: 24.16        
Core14: 43.97        Core15: 21.27        
Core16: 32.30        Core17: 25.48        
Core18: 41.86        Core19: 34.79        
Core20: 27.62        Core21: 26.40        
Core22: 44.18        Core23: 32.15        
Core24: 22.78        Core25: 26.04        
Core26: 39.64        Core27: 25.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.08
Socket1: 21.59
DDR read Latency(ns)
Socket0: 4065.67
Socket1: 572.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.54        Core1: 14.33        
Core2: 23.52        Core3: 31.13        
Core4: 13.37        Core5: 12.91        
Core6: 36.76        Core7: 14.53        
Core8: 13.86        Core9: 36.40        
Core10: 34.90        Core11: 14.95        
Core12: 13.34        Core13: 22.80        
Core14: 43.79        Core15: 21.68        
Core16: 31.33        Core17: 24.84        
Core18: 37.04        Core19: 33.84        
Core20: 23.00        Core21: 25.45        
Core22: 43.82        Core23: 31.62        
Core24: 22.29        Core25: 10.04        
Core26: 39.11        Core27: 20.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.90
Socket1: 17.93
DDR read Latency(ns)
Socket0: 3953.08
Socket1: 645.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.85        Core1: 14.44        
Core2: 23.74        Core3: 31.55        
Core4: 14.23        Core5: 13.01        
Core6: 40.11        Core7: 14.66        
Core8: 13.90        Core9: 41.65        
Core10: 36.77        Core11: 15.04        
Core12: 13.35        Core13: 23.20        
Core14: 43.87        Core15: 19.65        
Core16: 31.57        Core17: 25.31        
Core18: 30.90        Core19: 31.84        
Core20: 27.09        Core21: 25.57        
Core22: 43.73        Core23: 31.89        
Core24: 22.44        Core25: 13.43        
Core26: 38.93        Core27: 21.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.57
Socket1: 18.16
DDR read Latency(ns)
Socket0: 3942.19
Socket1: 635.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.06        Core1: 14.46        
Core2: 24.02        Core3: 33.21        
Core4: 14.49        Core5: 15.04        
Core6: 41.12        Core7: 15.36        
Core8: 13.73        Core9: 44.44        
Core10: 36.39        Core11: 15.51        
Core12: 13.50        Core13: 23.33        
Core14: 44.34        Core15: 22.54        
Core16: 32.23        Core17: 26.10        
Core18: 43.48        Core19: 35.22        
Core20: 30.36        Core21: 26.44        
Core22: 44.49        Core23: 32.80        
Core24: 22.62        Core25: 34.17        
Core26: 39.87        Core27: 31.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.41
Socket1: 23.33
DDR read Latency(ns)
Socket0: 4235.75
Socket1: 547.20
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.54        Core1: 12.87        
Core2: 24.44        Core3: 35.61        
Core4: 15.08        Core5: 14.53        
Core6: 25.51        Core7: 15.56        
Core8: 14.00        Core9: 47.50        
Core10: 37.80        Core11: 15.82        
Core12: 14.20        Core13: 38.52        
Core14: 49.34        Core15: 22.23        
Core16: 20.15        Core17: 40.04        
Core18: 48.08        Core19: 12.39        
Core20: 33.43        Core21: 17.63        
Core22: 45.44        Core23: 27.61        
Core24: 36.00        Core25: 13.68        
Core26: 33.20        Core27: 23.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.73
Socket1: 15.89
DDR read Latency(ns)
Socket0: 4076.64
Socket1: 657.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.53        Core1: 13.05        
Core2: 24.15        Core3: 35.56        
Core4: 15.16        Core5: 14.54        
Core6: 25.48        Core7: 15.58        
Core8: 13.73        Core9: 35.23        
Core10: 39.75        Core11: 15.83        
Core12: 14.13        Core13: 38.39        
Core14: 49.31        Core15: 22.34        
Core16: 20.02        Core17: 39.79        
Core18: 47.85        Core19: 12.27        
Core20: 33.33        Core21: 17.59        
Core22: 45.33        Core23: 27.62        
Core24: 34.90        Core25: 13.63        
Core26: 33.09        Core27: 23.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.55
Socket1: 15.88
DDR read Latency(ns)
Socket0: 4010.04
Socket1: 660.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.60        Core1: 13.85        
Core2: 23.45        Core3: 36.28        
Core4: 15.16        Core5: 14.74        
Core6: 26.06        Core7: 16.00        
Core8: 13.99        Core9: 32.53        
Core10: 40.92        Core11: 15.92        
Core12: 14.07        Core13: 30.99        
Core14: 48.97        Core15: 22.05        
Core16: 19.54        Core17: 39.60        
Core18: 48.61        Core19: 26.81        
Core20: 33.83        Core21: 17.77        
Core22: 46.05        Core23: 27.89        
Core24: 32.00        Core25: 13.93        
Core26: 33.64        Core27: 31.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.02
Socket1: 17.93
DDR read Latency(ns)
Socket0: 4049.26
Socket1: 615.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.49        Core1: 14.20        
Core2: 24.04        Core3: 37.06        
Core4: 15.12        Core5: 14.88        
Core6: 25.31        Core7: 16.11        
Core8: 13.96        Core9: 34.04        
Core10: 41.81        Core11: 16.16        
Core12: 14.13        Core13: 44.71        
Core14: 49.26        Core15: 22.59        
Core16: 19.60        Core17: 40.60        
Core18: 49.10        Core19: 32.78        
Core20: 33.80        Core21: 17.82        
Core22: 46.14        Core23: 27.87        
Core24: 33.33        Core25: 14.05        
Core26: 33.43        Core27: 34.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.07
Socket1: 18.73
DDR read Latency(ns)
Socket0: 4164.98
Socket1: 600.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.39        Core1: 14.15        
Core2: 23.20        Core3: 36.77        
Core4: 15.13        Core5: 14.82        
Core6: 25.73        Core7: 15.77        
Core8: 14.00        Core9: 32.41        
Core10: 36.62        Core11: 16.19        
Core12: 14.14        Core13: 46.10        
Core14: 49.31        Core15: 22.51        
Core16: 20.24        Core17: 39.10        
Core18: 48.99        Core19: 31.52        
Core20: 33.73        Core21: 17.82        
Core22: 46.10        Core23: 27.73        
Core24: 34.30        Core25: 14.01        
Core26: 33.37        Core27: 33.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.07
Socket1: 18.53
DDR read Latency(ns)
Socket0: 4196.03
Socket1: 603.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.16        Core1: 13.14        
Core2: 23.14        Core3: 36.02        
Core4: 15.06        Core5: 14.56        
Core6: 25.38        Core7: 15.86        
Core8: 13.89        Core9: 38.27        
Core10: 37.27        Core11: 15.90        
Core12: 14.12        Core13: 40.37        
Core14: 48.66        Core15: 22.09        
Core16: 20.06        Core17: 38.62        
Core18: 48.17        Core19: 12.69        
Core20: 33.53        Core21: 17.88        
Core22: 45.61        Core23: 27.20        
Core24: 32.66        Core25: 13.91        
Core26: 33.49        Core27: 24.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.66
Socket1: 16.11
DDR read Latency(ns)
Socket0: 4198.84
Socket1: 654.88
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.96        Core1: 12.26        
Core2: 24.70        Core3: 38.03        
Core4: 15.66        Core5: 12.39        
Core6: 31.66        Core7: 14.89        
Core8: 13.48        Core9: 22.67        
Core10: 20.69        Core11: 14.66        
Core12: 13.42        Core13: 25.36        
Core14: 46.84        Core15: 23.38        
Core16: 33.70        Core17: 38.80        
Core18: 40.18        Core19: 20.38        
Core20: 34.98        Core21: 32.94        
Core22: 45.03        Core23: 25.93        
Core24: 33.53        Core25: 20.72        
Core26: 41.73        Core27: 28.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.25
Socket1: 19.69
DDR read Latency(ns)
Socket0: 3423.12
Socket1: 566.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.29        Core1: 11.86        
Core2: 23.94        Core3: 38.26        
Core4: 15.93        Core5: 12.75        
Core6: 29.84        Core7: 15.04        
Core8: 13.00        Core9: 22.44        
Core10: 20.51        Core11: 14.81        
Core12: 13.47        Core13: 25.20        
Core14: 46.55        Core15: 27.29        
Core16: 32.76        Core17: 41.40        
Core18: 42.51        Core19: 20.20        
Core20: 30.86        Core21: 33.44        
Core22: 45.16        Core23: 27.44        
Core24: 33.64        Core25: 21.09        
Core26: 41.78        Core27: 29.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.50
Socket1: 20.31
DDR read Latency(ns)
Socket0: 3481.57
Socket1: 555.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.27        Core1: 11.87        
Core2: 23.66        Core3: 36.95        
Core4: 15.74        Core5: 12.65        
Core6: 29.89        Core7: 15.04        
Core8: 13.46        Core9: 22.98        
Core10: 20.68        Core11: 14.67        
Core12: 13.18        Core13: 29.24        
Core14: 47.08        Core15: 31.63        
Core16: 33.10        Core17: 37.90        
Core18: 46.18        Core19: 13.54        
Core20: 31.34        Core21: 31.97        
Core22: 45.07        Core23: 28.00        
Core24: 32.46        Core25: 21.09        
Core26: 41.55        Core27: 23.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.78
Socket1: 19.54
DDR read Latency(ns)
Socket0: 3481.81
Socket1: 562.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.21        Core1: 12.39        
Core2: 23.37        Core3: 38.56        
Core4: 15.76        Core5: 12.24        
Core6: 31.86        Core7: 14.95        
Core8: 13.21        Core9: 22.57        
Core10: 20.90        Core11: 14.78        
Core12: 13.46        Core13: 26.55        
Core14: 47.19        Core15: 35.80        
Core16: 32.00        Core17: 39.80        
Core18: 44.45        Core19: 15.98        
Core20: 32.68        Core21: 32.71        
Core22: 45.27        Core23: 31.59        
Core24: 33.88        Core25: 21.96        
Core26: 42.02        Core27: 26.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.82
Socket1: 20.68
DDR read Latency(ns)
Socket0: 3476.90
Socket1: 546.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.15        Core1: 12.44        
Core2: 23.23        Core3: 38.16        
Core4: 15.68        Core5: 12.45        
Core6: 32.20        Core7: 15.07        
Core8: 13.23        Core9: 22.68        
Core10: 20.68        Core11: 14.81        
Core12: 13.54        Core13: 29.17        
Core14: 47.33        Core15: 36.08        
Core16: 32.96        Core17: 38.70        
Core18: 46.67        Core19: 14.99        
Core20: 31.29        Core21: 32.47        
Core22: 45.25        Core23: 29.93        
Core24: 28.70        Core25: 21.94        
Core26: 41.99        Core27: 24.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.91
Socket1: 20.61
DDR read Latency(ns)
Socket0: 3473.01
Socket1: 552.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.84        Core1: 12.25        
Core2: 23.35        Core3: 38.41        
Core4: 15.49        Core5: 12.85        
Core6: 31.30        Core7: 14.96        
Core8: 13.33        Core9: 22.60        
Core10: 20.72        Core11: 14.76        
Core12: 13.59        Core13: 25.59        
Core14: 47.19        Core15: 33.63        
Core16: 33.56        Core17: 39.96        
Core18: 43.46        Core19: 18.32        
Core20: 33.54        Core21: 33.24        
Core22: 45.26        Core23: 29.59        
Core24: 32.63        Core25: 21.81        
Core26: 42.02        Core27: 27.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.55
Socket1: 21.04
DDR read Latency(ns)
Socket0: 3488.79
Socket1: 552.44
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.98        Core1: 14.51        
Core2: 24.64        Core3: 29.51        
Core4: 13.53        Core5: 13.94        
Core6: 20.65        Core7: 14.63        
Core8: 12.83        Core9: 39.68        
Core10: 25.69        Core11: 15.26        
Core12: 13.20        Core13: 34.71        
Core14: 48.38        Core15: 35.29        
Core16: 35.88        Core17: 45.86        
Core18: 49.03        Core19: 38.59        
Core20: 34.55        Core21: 20.34        
Core22: 45.22        Core23: 25.95        
Core24: 37.13        Core25: 26.32        
Core26: 40.95        Core27: 40.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.81
Socket1: 23.22
DDR read Latency(ns)
Socket0: 3865.40
Socket1: 542.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.77        Core1: 14.70        
Core2: 24.73        Core3: 30.43        
Core4: 13.67        Core5: 14.39        
Core6: 21.07        Core7: 14.44        
Core8: 13.10        Core9: 48.15        
Core10: 26.95        Core11: 15.33        
Core12: 13.36        Core13: 34.27        
Core14: 46.78        Core15: 35.22        
Core16: 29.89        Core17: 47.24        
Core18: 49.74        Core19: 39.09        
Core20: 34.88        Core21: 18.62        
Core22: 45.42        Core23: 30.92        
Core24: 36.41        Core25: 34.74        
Core26: 41.57        Core27: 40.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.95
Socket1: 24.51
DDR read Latency(ns)
Socket0: 3804.91
Socket1: 534.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.36        Core1: 15.02        
Core2: 22.76        Core3: 29.38        
Core4: 13.44        Core5: 14.45        
Core6: 20.83        Core7: 14.54        
Core8: 13.38        Core9: 35.38        
Core10: 26.74        Core11: 15.27        
Core12: 13.23        Core13: 35.11        
Core14: 48.51        Core15: 34.76        
Core16: 35.02        Core17: 43.44        
Core18: 49.50        Core19: 39.19        
Core20: 34.62        Core21: 21.27        
Core22: 45.58        Core23: 31.83        
Core24: 34.99        Core25: 35.76        
Core26: 40.87        Core27: 40.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.96
Socket1: 25.09
DDR read Latency(ns)
Socket0: 3816.10
Socket1: 523.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.20        Core1: 14.52        
Core2: 24.48        Core3: 29.46        
Core4: 13.88        Core5: 14.67        
Core6: 22.36        Core7: 14.63        
Core8: 12.66        Core9: 48.47        
Core10: 26.41        Core11: 15.33        
Core12: 13.55        Core13: 36.08        
Core14: 48.50        Core15: 35.06        
Core16: 34.32        Core17: 47.06        
Core18: 50.00        Core19: 39.10        
Core20: 34.59        Core21: 20.67        
Core22: 45.55        Core23: 32.21        
Core24: 34.55        Core25: 35.51        
Core26: 40.87        Core27: 40.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.90
Socket1: 25.02
DDR read Latency(ns)
Socket0: 3782.12
Socket1: 525.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.17        Core1: 14.52        
Core2: 23.63        Core3: 28.50        
Core4: 13.97        Core5: 14.88        
Core6: 20.62        Core7: 15.14        
Core8: 12.85        Core9: 50.08        
Core10: 26.87        Core11: 15.35        
Core12: 13.50        Core13: 34.79        
Core14: 48.74        Core15: 37.23        
Core16: 32.35        Core17: 47.92        
Core18: 50.28        Core19: 39.11        
Core20: 34.94        Core21: 21.00        
Core22: 45.39        Core23: 32.14        
Core24: 33.88        Core25: 35.52        
Core26: 41.01        Core27: 40.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.04
Socket1: 25.46
DDR read Latency(ns)
Socket0: 3889.56
Socket1: 517.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.64        Core1: 14.61        
Core2: 23.16        Core3: 29.65        
Core4: 13.77        Core5: 14.58        
Core6: 21.02        Core7: 15.09        
Core8: 12.98        Core9: 42.03        
Core10: 26.20        Core11: 15.42        
Core12: 13.30        Core13: 35.20        
Core14: 48.82        Core15: 35.92        
Core16: 31.39        Core17: 50.22        
Core18: 49.67        Core19: 39.26        
Core20: 34.65        Core21: 21.17        
Core22: 45.55        Core23: 31.03        
Core24: 34.79        Core25: 35.53        
Core26: 41.23        Core27: 40.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.11
Socket1: 25.21
DDR read Latency(ns)
Socket0: 3854.69
Socket1: 519.13
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.55        Core1: 13.61        
Core2: 25.12        Core3: 28.05        
Core4: 13.08        Core5: 13.56        
Core6: 21.48        Core7: 14.24        
Core8: 13.64        Core9: 26.62        
Core10: 21.87        Core11: 14.27        
Core12: 13.85        Core13: 26.40        
Core14: 36.90        Core15: 21.40        
Core16: 36.51        Core17: 41.81        
Core18: 34.14        Core19: 28.17        
Core20: 31.92        Core21: 23.70        
Core22: 38.24        Core23: 31.78        
Core24: 30.44        Core25: 34.34        
Core26: 43.46        Core27: 29.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.48
Socket1: 21.41
DDR read Latency(ns)
Socket0: 3204.40
Socket1: 570.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.80        Core1: 13.65        
Core2: 25.52        Core3: 27.00        
Core4: 13.13        Core5: 13.29        
Core6: 21.54        Core7: 14.29        
Core8: 13.77        Core9: 27.18        
Core10: 21.98        Core11: 14.35        
Core12: 13.96        Core13: 26.84        
Core14: 35.57        Core15: 23.47        
Core16: 40.53        Core17: 40.79        
Core18: 34.53        Core19: 24.98        
Core20: 32.37        Core21: 24.12        
Core22: 40.04        Core23: 31.54        
Core24: 31.21        Core25: 34.76        
Core26: 43.64        Core27: 29.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.68
Socket1: 21.23
DDR read Latency(ns)
Socket0: 3177.96
Socket1: 574.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.81        Core1: 13.68        
Core2: 25.00        Core3: 26.57        
Core4: 13.03        Core5: 13.40        
Core6: 21.76        Core7: 14.58        
Core8: 13.83        Core9: 27.44        
Core10: 21.96        Core11: 14.43        
Core12: 13.82        Core13: 27.98        
Core14: 32.98        Core15: 30.22        
Core16: 31.29        Core17: 43.33        
Core18: 36.12        Core19: 21.49        
Core20: 32.50        Core21: 24.07        
Core22: 41.04        Core23: 33.79        
Core24: 31.40        Core25: 34.37        
Core26: 43.59        Core27: 24.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.61
Socket1: 21.73
DDR read Latency(ns)
Socket0: 3179.46
Socket1: 567.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.03        Core1: 13.03        
Core2: 25.50        Core3: 27.84        
Core4: 15.50        Core5: 12.67        
Core6: 21.12        Core7: 15.00        
Core8: 13.48        Core9: 28.35        
Core10: 21.53        Core11: 14.76        
Core12: 12.42        Core13: 27.04        
Core14: 37.17        Core15: 28.28        
Core16: 33.19        Core17: 45.11        
Core18: 36.94        Core19: 25.80        
Core20: 32.39        Core21: 23.65        
Core22: 40.66        Core23: 34.15        
Core24: 28.84        Core25: 34.46        
Core26: 43.54        Core27: 28.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.73
Socket1: 21.68
DDR read Latency(ns)
Socket0: 3211.44
Socket1: 551.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.49        Core1: 12.71        
Core2: 24.48        Core3: 27.69        
Core4: 15.15        Core5: 12.65        
Core6: 21.20        Core7: 14.64        
Core8: 13.57        Core9: 27.21        
Core10: 21.77        Core11: 14.72        
Core12: 12.52        Core13: 25.86        
Core14: 34.87        Core15: 24.29        
Core16: 36.15        Core17: 44.02        
Core18: 38.01        Core19: 27.05        
Core20: 32.46        Core21: 23.64        
Core22: 40.59        Core23: 32.13        
Core24: 28.51        Core25: 34.65        
Core26: 43.51        Core27: 29.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.43
Socket1: 21.23
DDR read Latency(ns)
Socket0: 3187.06
Socket1: 557.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.01        Core1: 13.58        
Core2: 24.60        Core3: 25.32        
Core4: 13.40        Core5: 12.94        
Core6: 21.29        Core7: 13.77        
Core8: 13.71        Core9: 30.17        
Core10: 21.89        Core11: 14.28        
Core12: 13.19        Core13: 39.00        
Core14: 31.00        Core15: 15.34        
Core16: 34.70        Core17: 36.81        
Core18: 31.86        Core19: 17.68        
Core20: 32.10        Core21: 22.75        
Core22: 40.42        Core23: 30.12        
Core24: 24.47        Core25: 33.18        
Core26: 43.03        Core27: 25.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.69
Socket1: 18.65
DDR read Latency(ns)
Socket0: 3108.15
Socket1: 610.19
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.62        Core1: 14.00        
Core2: 22.04        Core3: 37.89        
Core4: 14.15        Core5: 14.91        
Core6: 41.47        Core7: 15.54        
Core8: 14.05        Core9: 34.11        
Core10: 46.83        Core11: 15.76        
Core12: 14.07        Core13: 39.47        
Core14: 42.89        Core15: 36.38        
Core16: 19.77        Core17: 36.34        
Core18: 40.08        Core19: 36.95        
Core20: 43.31        Core21: 36.10        
Core22: 46.27        Core23: 37.62        
Core24: 31.75        Core25: 35.17        
Core26: 44.92        Core27: 35.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.77
Socket1: 27.33
DDR read Latency(ns)
Socket0: 4294.53
Socket1: 479.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.70        Core1: 13.72        
Core2: 22.22        Core3: 37.77        
Core4: 14.26        Core5: 14.82        
Core6: 43.88        Core7: 15.53        
Core8: 14.11        Core9: 33.97        
Core10: 51.90        Core11: 15.75        
Core12: 14.13        Core13: 44.39        
Core14: 42.68        Core15: 36.20        
Core16: 19.79        Core17: 36.47        
Core18: 40.14        Core19: 36.84        
Core20: 42.68        Core21: 35.84        
Core22: 46.23        Core23: 37.82        
Core24: 31.43        Core25: 35.09        
Core26: 44.86        Core27: 35.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.77
Socket1: 27.16
DDR read Latency(ns)
Socket0: 4282.45
Socket1: 482.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.74        Core1: 14.54        
Core2: 22.36        Core3: 36.82        
Core4: 14.18        Core5: 14.64        
Core6: 48.85        Core7: 15.52        
Core8: 14.05        Core9: 34.65        
Core10: 46.74        Core11: 15.74        
Core12: 13.97        Core13: 43.14        
Core14: 42.81        Core15: 35.95        
Core16: 19.83        Core17: 36.92        
Core18: 40.23        Core19: 36.66        
Core20: 21.15        Core21: 35.91        
Core22: 46.13        Core23: 37.25        
Core24: 31.26        Core25: 34.75        
Core26: 44.76        Core27: 36.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.76
Socket1: 27.17
DDR read Latency(ns)
Socket0: 4201.64
Socket1: 481.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.58        Core1: 14.10        
Core2: 22.05        Core3: 37.86        
Core4: 14.24        Core5: 14.97        
Core6: 46.38        Core7: 15.61        
Core8: 13.79        Core9: 34.08        
Core10: 39.58        Core11: 15.86        
Core12: 13.99        Core13: 40.81        
Core14: 42.89        Core15: 36.00        
Core16: 19.99        Core17: 37.11        
Core18: 39.72        Core19: 36.61        
Core20: 38.73        Core21: 35.87        
Core22: 46.15        Core23: 37.16        
Core24: 30.97        Core25: 35.16        
Core26: 44.87        Core27: 35.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.64
Socket1: 27.24
DDR read Latency(ns)
Socket0: 4209.50
Socket1: 482.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.47        Core1: 13.95        
Core2: 22.10        Core3: 37.18        
Core4: 14.34        Core5: 14.98        
Core6: 46.15        Core7: 15.56        
Core8: 14.00        Core9: 34.65        
Core10: 47.70        Core11: 15.76        
Core12: 14.05        Core13: 38.65        
Core14: 42.63        Core15: 36.27        
Core16: 19.75        Core17: 37.03        
Core18: 40.13        Core19: 36.81        
Core20: 41.09        Core21: 36.00        
Core22: 46.34        Core23: 37.70        
Core24: 29.16        Core25: 35.19        
Core26: 44.96        Core27: 35.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.76
Socket1: 27.28
DDR read Latency(ns)
Socket0: 4277.66
Socket1: 480.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.59        Core1: 14.25        
Core2: 22.26        Core3: 37.65        
Core4: 14.42        Core5: 14.83        
Core6: 43.55        Core7: 15.66        
Core8: 14.00        Core9: 34.36        
Core10: 42.41        Core11: 15.76        
Core12: 14.19        Core13: 41.23        
Core14: 43.06        Core15: 36.54        
Core16: 20.01        Core17: 36.95        
Core18: 40.19        Core19: 37.13        
Core20: 41.47        Core21: 36.07        
Core22: 46.28        Core23: 37.28        
Core24: 29.93        Core25: 35.20        
Core26: 45.01        Core27: 35.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.88
Socket1: 27.37
DDR read Latency(ns)
Socket0: 4158.82
Socket1: 479.32
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.61        Core1: 13.24        
Core2: 19.38        Core3: 34.72        
Core4: 12.49        Core5: 15.25        
Core6: 31.73        Core7: 16.08        
Core8: 12.84        Core9: 23.94        
Core10: 37.89        Core11: 15.17        
Core12: 13.27        Core13: 40.02        
Core14: 39.74        Core15: 21.52        
Core16: 29.15        Core17: 37.13        
Core18: 45.56        Core19: 20.16        
Core20: 20.15        Core21: 35.21        
Core22: 44.49        Core23: 26.16        
Core24: 26.02        Core25: 24.08        
Core26: 39.86        Core27: 30.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.57
Socket1: 21.00
DDR read Latency(ns)
Socket0: 4386.09
Socket1: 587.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.49        Core1: 13.41        
Core2: 19.01        Core3: 35.23        
Core4: 13.44        Core5: 14.28        
Core6: 31.74        Core7: 15.87        
Core8: 13.03        Core9: 24.21        
Core10: 35.57        Core11: 15.38        
Core12: 13.25        Core13: 42.96        
Core14: 38.58        Core15: 21.83        
Core16: 30.41        Core17: 36.41        
Core18: 45.93        Core19: 20.09        
Core20: 19.87        Core21: 35.11        
Core22: 44.45        Core23: 26.04        
Core24: 24.29        Core25: 24.01        
Core26: 40.08        Core27: 30.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.89
Socket1: 20.92
DDR read Latency(ns)
Socket0: 4455.36
Socket1: 584.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.78        Core1: 13.39        
Core2: 19.18        Core3: 35.34        
Core4: 13.08        Core5: 14.74        
Core6: 31.67        Core7: 15.98        
Core8: 12.99        Core9: 24.45        
Core10: 34.33        Core11: 15.25        
Core12: 13.43        Core13: 32.51        
Core14: 40.50        Core15: 22.01        
Core16: 23.77        Core17: 36.05        
Core18: 46.03        Core19: 20.83        
Core20: 19.99        Core21: 35.21        
Core22: 44.54        Core23: 26.20        
Core24: 26.91        Core25: 24.14        
Core26: 40.05        Core27: 30.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.22
Socket1: 21.12
DDR read Latency(ns)
Socket0: 4401.85
Socket1: 582.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.49        Core1: 13.32        
Core2: 19.02        Core3: 35.40        
Core4: 12.93        Core5: 14.77        
Core6: 31.65        Core7: 15.93        
Core8: 13.03        Core9: 24.10        
Core10: 48.82        Core11: 15.27        
Core12: 13.34        Core13: 45.54        
Core14: 40.34        Core15: 21.92        
Core16: 30.31        Core17: 36.18        
Core18: 45.80        Core19: 20.37        
Core20: 19.91        Core21: 35.21        
Core22: 44.44        Core23: 25.96        
Core24: 26.16        Core25: 24.03        
Core26: 40.05        Core27: 30.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.94
Socket1: 21.04
DDR read Latency(ns)
Socket0: 4539.40
Socket1: 585.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.59        Core1: 13.21        
Core2: 19.25        Core3: 35.23        
Core4: 13.01        Core5: 14.76        
Core6: 31.76        Core7: 15.89        
Core8: 13.31        Core9: 23.64        
Core10: 39.19        Core11: 15.29        
Core12: 13.37        Core13: 43.00        
Core14: 37.19        Core15: 21.85        
Core16: 31.42        Core17: 36.82        
Core18: 45.92        Core19: 20.73        
Core20: 19.96        Core21: 35.19        
Core22: 44.44        Core23: 26.47        
Core24: 26.00        Core25: 23.99        
Core26: 40.18        Core27: 30.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.83
Socket1: 21.04
DDR read Latency(ns)
Socket0: 4412.28
Socket1: 587.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.90        Core1: 13.50        
Core2: 18.89        Core3: 34.99        
Core4: 12.80        Core5: 14.87        
Core6: 31.97        Core7: 15.94        
Core8: 13.11        Core9: 23.89        
Core10: 38.48        Core11: 15.27        
Core12: 13.26        Core13: 42.61        
Core14: 40.02        Core15: 21.42        
Core16: 31.30        Core17: 36.75        
Core18: 45.64        Core19: 20.58        
Core20: 20.34        Core21: 35.14        
Core22: 44.45        Core23: 25.93        
Core24: 26.24        Core25: 24.23        
Core26: 39.99        Core27: 30.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.98
Socket1: 21.00
DDR read Latency(ns)
Socket0: 4436.22
Socket1: 588.30
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.35        Core1: 14.28        
Core2: 23.76        Core3: 36.12        
Core4: 14.31        Core5: 13.87        
Core6: 20.98        Core7: 14.26        
Core8: 13.71        Core9: 41.98        
Core10: 40.08        Core11: 14.61        
Core12: 13.02        Core13: 27.77        
Core14: 42.49        Core15: 36.37        
Core16: 35.43        Core17: 40.59        
Core18: 48.85        Core19: 37.25        
Core20: 32.32        Core21: 27.63        
Core22: 43.08        Core23: 33.15        
Core24: 30.98        Core25: 26.92        
Core26: 39.39        Core27: 29.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.64
Socket1: 23.92
DDR read Latency(ns)
Socket0: 4007.31
Socket1: 536.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.54        Core1: 14.25        
Core2: 23.96        Core3: 36.37        
Core4: 14.51        Core5: 13.68        
Core6: 21.30        Core7: 14.33        
Core8: 13.33        Core9: 39.63        
Core10: 41.02        Core11: 14.70        
Core12: 13.11        Core13: 27.85        
Core14: 40.77        Core15: 36.02        
Core16: 31.61        Core17: 48.60        
Core18: 48.73        Core19: 37.14        
Core20: 35.46        Core21: 27.83        
Core22: 43.29        Core23: 33.31        
Core24: 30.89        Core25: 27.21        
Core26: 39.40        Core27: 27.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.51
Socket1: 23.85
DDR read Latency(ns)
Socket0: 4020.09
Socket1: 536.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.76        Core1: 14.78        
Core2: 23.77        Core3: 35.96        
Core4: 14.55        Core5: 13.30        
Core6: 20.78        Core7: 14.45        
Core8: 13.18        Core9: 32.43        
Core10: 40.90        Core11: 14.80        
Core12: 12.87        Core13: 27.81        
Core14: 40.82        Core15: 36.03        
Core16: 28.59        Core17: 53.66        
Core18: 48.71        Core19: 37.26        
Core20: 33.15        Core21: 28.06        
Core22: 43.56        Core23: 32.72        
Core24: 31.00        Core25: 27.69        
Core26: 39.37        Core27: 28.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.55
Socket1: 23.98
DDR read Latency(ns)
Socket0: 4002.64
Socket1: 532.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.58        Core1: 14.35        
Core2: 24.13        Core3: 36.45        
Core4: 14.28        Core5: 13.87        
Core6: 20.95        Core7: 14.39        
Core8: 13.50        Core9: 40.68        
Core10: 40.86        Core11: 14.76        
Core12: 13.25        Core13: 27.40        
Core14: 41.62        Core15: 36.15        
Core16: 35.57        Core17: 43.35        
Core18: 48.75        Core19: 37.35        
Core20: 30.11        Core21: 27.50        
Core22: 43.33        Core23: 32.57        
Core24: 29.88        Core25: 27.49        
Core26: 39.25        Core27: 28.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.58
Socket1: 23.99
DDR read Latency(ns)
Socket0: 4061.70
Socket1: 536.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.49        Core1: 14.45        
Core2: 23.95        Core3: 36.23        
Core4: 14.31        Core5: 13.91        
Core6: 21.02        Core7: 14.34        
Core8: 13.68        Core9: 40.59        
Core10: 39.72        Core11: 14.68        
Core12: 13.23        Core13: 27.67        
Core14: 41.34        Core15: 36.40        
Core16: 34.13        Core17: 38.06        
Core18: 48.75        Core19: 37.25        
Core20: 34.34        Core21: 27.51        
Core22: 43.40        Core23: 33.44        
Core24: 29.86        Core25: 27.17        
Core26: 38.79        Core27: 28.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.52
Socket1: 23.97
DDR read Latency(ns)
Socket0: 4072.15
Socket1: 537.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.53        Core1: 14.25        
Core2: 24.03        Core3: 36.93        
Core4: 14.06        Core5: 14.02        
Core6: 20.91        Core7: 14.46        
Core8: 13.46        Core9: 40.65        
Core10: 41.32        Core11: 14.74        
Core12: 13.03        Core13: 27.54        
Core14: 43.84        Core15: 35.91        
Core16: 32.28        Core17: 44.31        
Core18: 48.38        Core19: 36.95        
Core20: 30.76        Core21: 27.99        
Core22: 43.29        Core23: 31.57        
Core24: 29.78        Core25: 27.01        
Core26: 39.15        Core27: 27.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.62
Socket1: 23.94
DDR read Latency(ns)
Socket0: 4058.27
Socket1: 536.02
