$date
	Mon Jul 26 16:27:20 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_Flow_Control_Flow $end
$var wire 1 ! Valid_o $end
$var wire 1 " Ready_o $end
$var wire 8 # Data_o [7:0] $end
$var reg 1 $ CLK $end
$var reg 8 % Data_i [7:0] $end
$var reg 1 & RESET_n $end
$var reg 1 ' Ready_i $end
$var reg 1 ( Valid_i $end
$scope module F1 $end
$var wire 1 $ CLK $end
$var wire 8 ) Data_i [7:0] $end
$var wire 1 & RESET_n $end
$var wire 1 ' Ready_i $end
$var wire 1 ( Valid_i $end
$var wire 8 * ram_out [7:0] $end
$var wire 2 + addr [1:0] $end
$var wire 1 ! Valid_o $end
$var wire 2 , SEL [1:0] $end
$var wire 1 " Ready_o $end
$var wire 1 - Q9 $end
$var wire 1 . Q8 $end
$var wire 1 / Q7 $end
$var wire 1 0 Q6 $end
$var wire 1 1 Q5 $end
$var wire 8 2 Q4 [7:0] $end
$var wire 8 3 Q3 [7:0] $end
$var wire 8 4 Q2 [7:0] $end
$var wire 1 5 Q10 $end
$var wire 8 6 Q1 [7:0] $end
$var wire 3 7 LD [2:0] $end
$var wire 8 8 Data_o [7:0] $end
$scope module D0 $end
$var wire 1 $ CLK $end
$var wire 8 9 D [7:0] $end
$var wire 1 : LD $end
$var wire 1 & RESET_n $end
$var reg 8 ; Q [7:0] $end
$upscope $end
$scope module D1 $end
$var wire 1 $ CLK $end
$var wire 8 < D [7:0] $end
$var wire 1 = LD $end
$var wire 1 & RESET_n $end
$var reg 8 > Q [7:0] $end
$upscope $end
$scope module D2 $end
$var wire 1 $ CLK $end
$var wire 8 ? D [7:0] $end
$var wire 1 @ LD $end
$var wire 1 & RESET_n $end
$var reg 8 A Q [7:0] $end
$upscope $end
$scope module D3 $end
$var wire 1 $ CLK $end
$var wire 8 B D [7:0] $end
$var wire 1 C LD $end
$var wire 1 & RESET_n $end
$var reg 8 D Q [7:0] $end
$upscope $end
$scope module Delay0 $end
$var wire 1 $ CLK $end
$var wire 8 E D [7:0] $end
$var wire 1 F LD $end
$var wire 1 & RESET_n $end
$var reg 8 G Q [7:0] $end
$upscope $end
$scope module Delay1 $end
$var wire 1 $ CLK $end
$var wire 8 H D [7:0] $end
$var wire 1 I LD $end
$var wire 1 & RESET_n $end
$var reg 8 J Q [7:0] $end
$upscope $end
$scope module Delay2 $end
$var wire 1 $ CLK $end
$var wire 8 K D [7:0] $end
$var wire 1 L LD $end
$var wire 1 & RESET_n $end
$var reg 8 M Q [7:0] $end
$upscope $end
$scope module Delay3 $end
$var wire 1 $ CLK $end
$var wire 8 N D [7:0] $end
$var wire 1 O LD $end
$var wire 1 & RESET_n $end
$var reg 8 P Q [7:0] $end
$upscope $end
$scope module Delay4 $end
$var wire 1 $ CLK $end
$var wire 8 Q D [7:0] $end
$var wire 1 R LD $end
$var wire 1 & RESET_n $end
$var reg 8 S Q [7:0] $end
$upscope $end
$scope module Delay5 $end
$var wire 1 $ CLK $end
$var wire 8 T D [7:0] $end
$var wire 1 U LD $end
$var wire 1 & RESET_n $end
$var reg 8 V Q [7:0] $end
$upscope $end
$scope module Delay6 $end
$var wire 1 $ CLK $end
$var wire 8 W D [7:0] $end
$var wire 1 X LD $end
$var wire 1 & RESET_n $end
$var reg 8 Y Q [7:0] $end
$upscope $end
$scope module Delay7 $end
$var wire 1 $ CLK $end
$var wire 8 Z D [7:0] $end
$var wire 1 [ LD $end
$var wire 1 & RESET_n $end
$var reg 8 \ Q [7:0] $end
$upscope $end
$scope module MEM $end
$var wire 1 ' WE $end
$var wire 8 ] ram_in [7:0] $end
$var wire 2 ^ ADDRESS [1:0] $end
$var reg 8 _ ram_out [7:0] $end
$upscope $end
$scope module control $end
$var wire 1 ( Valid_i $end
$var wire 3 ` LD [2:0] $end
$upscope $end
$scope module count $end
$var wire 1 $ CLK $end
$var wire 1 & Reset_n $end
$var reg 2 a addr [1:0] $end
$upscope $end
$scope module mux8_4to1 $end
$var wire 8 b D_IN0 [7:0] $end
$var wire 8 c D_IN1 [7:0] $end
$var wire 8 d D_IN2 [7:0] $end
$var wire 8 e D_IN3 [7:0] $end
$var wire 2 f SEL [1:0] $end
$var reg 8 g D_OUT [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 g
bx0 f
b0 e
bx d
bz c
bz b
b0 a
bx `
bx _
b0 ^
b0 ]
b0 \
1[
b0 Z
b0 Y
1X
b0 W
b0 V
1U
b0 T
b0 S
1R
b0x Q
b0 P
1O
b0 N
b0 M
1L
b0 K
b0 J
1I
b0 H
b0 G
1F
b0x E
b0 D
xC
b0 B
b0 A
x@
b0 ?
b0 >
x=
b0 <
b0 ;
x:
bx 9
b0 8
bx 7
b0 6
05
b0 4
b0 3
b0 2
01
00
0/
0.
0-
bx0 ,
b0 +
bx *
bx )
x(
x'
0&
bx %
0$
b0 #
0"
0!
$end
#10
bz #
bz 8
bz g
b1 +
b1 ^
b1 a
0C
0@
0=
0:
b0 7
b0 `
b0 ,
b0 f
b0 E
0'
b0 Q
0(
b100100 %
b100100 )
b100100 9
1$
1&
#20
0$
#30
b1 H
11
b10 +
b10 ^
b10 a
b1 G
bx #
bx 8
bx g
bx *
bx _
bx d
1$
b10 ,
b10 f
b1 E
1'
b10000001 %
b10000001 )
b10000001 9
#40
0$
#50
b1 T
1.
b1 K
10
b0 H
01
b1 S
b1 J
b0 G
b0 +
b0 ^
b0 a
bz #
bz 8
bz g
1C
1@
1=
1:
b111 7
b111 `
1$
b0 ,
b0 f
b0 E
0'
b1 Q
1(
b1001 %
b1001 )
b1001 9
#60
0$
#70
b1 H
11
b0 K
00
b1 N
1/
b1 W
1-
b1 +
b1 ^
b1 a
b1100011 6
b1100011 ;
b1100011 <
b1 G
b0 J
b1 M
b1 V
b0 #
b0 8
b0 g
b0 *
b0 _
b0 d
1$
b10 ,
b10 f
b1 E
1'
b1100011 %
b1100011 )
b1100011 9
#80
0$
#90
b1 Z
15
b11 ,
b11 f
1"
b0 N
0/
b1 K
10
b1 Y
b1 P
b0 M
b1 J
b1100011 4
b1100011 >
b1100011 ?
b1101 6
b1101 ;
b1101 <
b10 +
b10 ^
b10 a
1$
b1101 %
b1101 )
b1101 9
#100
0$
#110
b1 N
1/
b10 ,
b10 f
0"
1!
b0 +
b0 ^
b0 a
b10001101 6
b10001101 ;
b10001101 <
b1101 4
b1101 >
b1101 ?
b1100011 3
b1100011 A
b1100011 B
b1 M
b0 P
b1 \
1$
b10001101 %
b10001101 )
b10001101 9
#120
0$
#130
b1100011 #
b1100011 8
b1100011 g
b11 ,
b11 f
1"
b1 P
b1100011 2
b1100011 D
b1100011 ]
b1100011 e
b1101 3
b1101 A
b1101 B
b10001101 4
b10001101 >
b10001101 ?
b1100101 6
b1100101 ;
b1100101 <
b1 +
b1 ^
b1 a
1$
b1100101 %
b1100101 )
b1100101 9
#140
0$
#150
b1101 #
b1101 8
b1101 g
b10 +
b10 ^
b10 a
b10010 6
b10010 ;
b10010 <
b1100101 4
b1100101 >
b1100101 ?
b10001101 3
b10001101 A
b10001101 B
b1101 2
b1101 D
b1101 ]
b1101 e
1$
b10010 %
b10010 )
b10010 9
#160
0$
#170
b0 H
01
b0 G
b10001101 2
b10001101 D
b10001101 ]
b10001101 e
b1100101 3
b1100101 A
b1100101 B
b10010 4
b10010 >
b10010 ?
b1110110 6
b1110110 ;
b1110110 <
b0 +
b0 ^
b0 a
bz #
bz 8
bz g
1$
b1110110 %
b1110110 )
b1110110 9
b1 ,
b1 f
b0 E
0'
#180
0$
#190
b0 K
00
b1 +
b1 ^
b1 a
b10001100 6
b10001100 ;
b10001100 <
b1110110 4
b1110110 >
b1110110 ?
b10010 3
b10010 A
b10010 B
b1100101 2
b1100101 D
b1100101 ]
b1100101 e
b0 J
1$
b10001100 %
b10001100 )
b10001100 9
#200
0$
#210
b0 N
0/
b0 M
b10010 2
b10010 D
b10010 ]
b10010 e
b1110110 3
b1110110 A
b1110110 B
b10001100 4
b10001100 >
b10001100 ?
b11000101 6
b11000101 ;
b11000101 <
b10 +
b10 ^
b10 a
1$
b11000101 %
b11000101 )
b11000101 9
#220
0$
#230
b1 H
11
0"
b0 T
0.
b0 +
b0 ^
b0 a
b11000101 4
b11000101 >
b11000101 ?
b10001100 3
b10001100 A
b10001100 B
b1110110 2
b1110110 D
b1110110 ]
b1110110 e
b1 G
b0 P
b0 S
b10001101 #
b10001101 8
b10001101 g
b10001101 *
b10001101 _
b10001101 d
0C
0@
0=
0:
b0 7
b0 `
1$
b10 ,
b10 f
b1 E
1'
b0 Q
0(
#240
0$
#250
b1100101 #
b1100101 8
b1100101 g
b1100101 *
b1100101 _
b1100101 d
b0 W
0-
b1 K
10
b0 V
b1 J
b1 +
b1 ^
b1 a
1$
#260
0$
#270
b10010 #
b10010 8
b10010 g
b10010 *
b10010 _
b10010 d
b1 N
1/
b0 Z
05
b10 +
b10 ^
b10 a
b1 M
b0 Y
1$
#280
0$
#290
b1110110 #
b1110110 8
b1110110 g
b10001101 *
b10001101 _
b10001101 d
0!
b1 T
1.
b11 ,
b11 f
1"
b0 \
b1 S
b1 P
b0 +
b0 ^
b0 a
1C
1@
1=
1:
b111 7
b111 `
1$
b1 Q
1(
#300
0$
#310
b1100101 *
b1100101 _
b1100101 d
b10001100 #
b10001100 8
b10001100 g
b1 W
1-
b1 +
b1 ^
b1 a
b101101 6
b101101 ;
b101101 <
b11000101 3
b11000101 A
b11000101 B
b10001100 2
b10001100 D
b10001100 ]
b10001100 e
b1 V
1$
b101101 %
b101101 )
b101101 9
#320
0$
#330
b11000101 #
b11000101 8
b11000101 g
b10010 *
b10010 _
b10010 d
b1 Z
15
b1 Y
b11000101 2
b11000101 D
b11000101 ]
b11000101 e
b101101 4
b101101 >
b101101 ?
b1100101 6
b1100101 ;
b1100101 <
b10 +
b10 ^
b10 a
1$
b1100101 %
b1100101 )
b1100101 9
#340
0$
#350
b10001101 *
b10001101 _
b10001101 d
1!
b0 +
b0 ^
b0 a
b1100011 6
b1100011 ;
b1100011 <
b1100101 4
b1100101 >
b1100101 ?
b101101 3
b101101 A
b101101 B
b1 \
1$
b1100011 %
b1100011 )
b1100011 9
#360
0$
#370
b101101 #
b101101 8
b101101 g
b1100101 *
b1100101 _
b1100101 d
b101101 2
b101101 D
b101101 ]
b101101 e
b1100101 3
b1100101 A
b1100101 B
b1100011 4
b1100011 >
b1100011 ?
b1010 6
b1010 ;
b1010 <
b1 +
b1 ^
b1 a
1$
b1010 %
b1010 )
b1010 9
#380
0$
#390
b10010 *
b10010 _
b10010 d
b1100101 #
b1100101 8
b1100101 g
b10 +
b10 ^
b10 a
b1010 4
b1010 >
b1010 ?
b1100011 3
b1100011 A
b1100011 B
b1100101 2
b1100101 D
b1100101 ]
b1100101 e
1$
#400
0$
#410
b1100011 #
b1100011 8
b1100011 g
b10001101 *
b10001101 _
b10001101 d
b1100011 2
b1100011 D
b1100011 ]
b1100011 e
b1010 3
b1010 A
b1010 B
b0 +
b0 ^
b0 a
1$
#420
0$
#430
b1100101 *
b1100101 _
b1100101 d
b1010 #
b1010 8
b1010 g
b1 +
b1 ^
b1 a
b1010 2
b1010 D
b1010 ]
b1010 e
1$
#440
0$
#450
b10010 *
b10010 _
b10010 d
b10 +
b10 ^
b10 a
1$
#460
0$
#470
b10001101 *
b10001101 _
b10001101 d
b0 +
b0 ^
b0 a
1$
#480
0$
#490
b1100101 *
b1100101 _
b1100101 d
b1 +
b1 ^
b1 a
1$
#500
0$
#510
b10010 *
b10010 _
b10010 d
b10 +
b10 ^
b10 a
1$
#520
0$
#530
b10001101 *
b10001101 _
b10001101 d
b0 +
b0 ^
b0 a
1$
#540
0$
#550
b1100101 *
b1100101 _
b1100101 d
b1 +
b1 ^
b1 a
1$
#560
0$
#570
b10010 *
b10010 _
b10010 d
b10 +
b10 ^
b10 a
1$
#580
0$
#590
b10001101 *
b10001101 _
b10001101 d
b0 +
b0 ^
b0 a
1$
#600
0$
#610
b1100101 *
b1100101 _
b1100101 d
b1 +
b1 ^
b1 a
1$
#620
0$
#630
b10010 *
b10010 _
b10010 d
b10 +
b10 ^
b10 a
1$
#640
0$
#650
b10001101 *
b10001101 _
b10001101 d
b0 +
b0 ^
b0 a
1$
#660
0$
#670
b1100101 *
b1100101 _
b1100101 d
b1 +
b1 ^
b1 a
1$
#680
0$
#690
b10010 *
b10010 _
b10010 d
b10 +
b10 ^
b10 a
1$
#700
0$
#710
b10001101 *
b10001101 _
b10001101 d
b0 +
b0 ^
b0 a
1$
#720
0$
#730
b1100101 *
b1100101 _
b1100101 d
b1 +
b1 ^
b1 a
1$
#740
0$
#750
b10010 *
b10010 _
b10010 d
b10 +
b10 ^
b10 a
1$
#760
0$
#770
b10001101 *
b10001101 _
b10001101 d
b0 +
b0 ^
b0 a
1$
#780
0$
#790
b1100101 *
b1100101 _
b1100101 d
b1 +
b1 ^
b1 a
1$
#800
0$
#810
b10010 *
b10010 _
b10010 d
b10 +
b10 ^
b10 a
1$
#820
0$
#830
b10001101 *
b10001101 _
b10001101 d
b0 +
b0 ^
b0 a
1$
#840
0$
#850
b1100101 *
b1100101 _
b1100101 d
b1 +
b1 ^
b1 a
1$
#860
0$
#870
b10010 *
b10010 _
b10010 d
b10 +
b10 ^
b10 a
1$
#880
0$
#890
b10001101 *
b10001101 _
b10001101 d
b0 +
b0 ^
b0 a
1$
#900
0$
#910
b1100101 *
b1100101 _
b1100101 d
b1 +
b1 ^
b1 a
1$
#920
0$
#930
b10010 *
b10010 _
b10010 d
b10 +
b10 ^
b10 a
1$
#940
0$
#950
b10001101 *
b10001101 _
b10001101 d
b0 +
b0 ^
b0 a
1$
#960
0$
#970
b1100101 *
b1100101 _
b1100101 d
b1 +
b1 ^
b1 a
1$
#980
0$
#990
b10010 *
b10010 _
b10010 d
b10 +
b10 ^
b10 a
1$
#1000
