# Traffic_light_controller
ğŸš¦ Finite State Machine (FSM) based Traffic Light Controller for a two-street intersection, implemented in Verilog.

ğŸ“Œ Overview
This project demonstrates the Traffic Light Controller using a Finite State Machine (FSM) in Verilog HDL.
The system manages traffic lights for two streets (A & B) based on vehicle presence using sensors.

ğŸ¯ Features:
âœ… FSM-based Traffic Control for two streets.
âœ… Vehicle Detection using sensors.
âœ… Timed Light Changes (Green, Yellow, Red).
âœ… Flexible Green Light Extension based on vehicle presence.
âœ… Verilog Implementation & Simulation Testbench.

ğŸ”§ Traffic Light Control Logic
ğŸ›£ Streets & Sensors:
Street A (Main Street): Default green unless a car is detected on Street B.
Street B (Side Street): Green light only when activated by a car sensor.
â³ Timing Rules:
Street A must stay green for at least 60s.
Street B has a full cycle (red â†’ yellow â†’ green).
Street Bâ€™s green light extends in 10s increments if more cars are detected.
âš™ FSM State Machine Design:
13 states â†’ Requires a 4-bit state register.
Each state lasts 10s for simulation simplicity.
State transitions depend on sensor inputs.
