create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list sys/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 20 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {write_dacs/dac1/smoothmode/cnt[0]} {write_dacs/dac1/smoothmode/cnt[1]} {write_dacs/dac1/smoothmode/cnt[2]} {write_dacs/dac1/smoothmode/cnt[3]} {write_dacs/dac1/smoothmode/cnt[4]} {write_dacs/dac1/smoothmode/cnt[5]} {write_dacs/dac1/smoothmode/cnt[6]} {write_dacs/dac1/smoothmode/cnt[7]} {write_dacs/dac1/smoothmode/cnt[8]} {write_dacs/dac1/smoothmode/cnt[9]} {write_dacs/dac1/smoothmode/cnt[10]} {write_dacs/dac1/smoothmode/cnt[11]} {write_dacs/dac1/smoothmode/cnt[12]} {write_dacs/dac1/smoothmode/cnt[13]} {write_dacs/dac1/smoothmode/cnt[14]} {write_dacs/dac1/smoothmode/cnt[15]} {write_dacs/dac1/smoothmode/cnt[16]} {write_dacs/dac1/smoothmode/cnt[17]} {write_dacs/dac1/smoothmode/cnt[18]} {write_dacs/dac1/smoothmode/cnt[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 24 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {write_dacs/dac1/smoothmode/cos[0]} {write_dacs/dac1/smoothmode/cos[1]} {write_dacs/dac1/smoothmode/cos[2]} {write_dacs/dac1/smoothmode/cos[3]} {write_dacs/dac1/smoothmode/cos[4]} {write_dacs/dac1/smoothmode/cos[5]} {write_dacs/dac1/smoothmode/cos[6]} {write_dacs/dac1/smoothmode/cos[7]} {write_dacs/dac1/smoothmode/cos[8]} {write_dacs/dac1/smoothmode/cos[9]} {write_dacs/dac1/smoothmode/cos[10]} {write_dacs/dac1/smoothmode/cos[11]} {write_dacs/dac1/smoothmode/cos[12]} {write_dacs/dac1/smoothmode/cos[13]} {write_dacs/dac1/smoothmode/cos[14]} {write_dacs/dac1/smoothmode/cos[15]} {write_dacs/dac1/smoothmode/cos[16]} {write_dacs/dac1/smoothmode/cos[17]} {write_dacs/dac1/smoothmode/cos[18]} {write_dacs/dac1/smoothmode/cos[19]} {write_dacs/dac1/smoothmode/cos[20]} {write_dacs/dac1/smoothmode/cos[21]} {write_dacs/dac1/smoothmode/cos[22]} {write_dacs/dac1/smoothmode/cos[23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 20 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {write_dacs/dac1/smoothmode/cur_setpt[0]} {write_dacs/dac1/smoothmode/cur_setpt[1]} {write_dacs/dac1/smoothmode/cur_setpt[2]} {write_dacs/dac1/smoothmode/cur_setpt[3]} {write_dacs/dac1/smoothmode/cur_setpt[4]} {write_dacs/dac1/smoothmode/cur_setpt[5]} {write_dacs/dac1/smoothmode/cur_setpt[6]} {write_dacs/dac1/smoothmode/cur_setpt[7]} {write_dacs/dac1/smoothmode/cur_setpt[8]} {write_dacs/dac1/smoothmode/cur_setpt[9]} {write_dacs/dac1/smoothmode/cur_setpt[10]} {write_dacs/dac1/smoothmode/cur_setpt[11]} {write_dacs/dac1/smoothmode/cur_setpt[12]} {write_dacs/dac1/smoothmode/cur_setpt[13]} {write_dacs/dac1/smoothmode/cur_setpt[14]} {write_dacs/dac1/smoothmode/cur_setpt[15]} {write_dacs/dac1/smoothmode/cur_setpt[16]} {write_dacs/dac1/smoothmode/cur_setpt[17]} {write_dacs/dac1/smoothmode/cur_setpt[18]} {write_dacs/dac1/smoothmode/cur_setpt[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 24 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {write_dacs/dac1/smoothmode/diff_setpt[0]} {write_dacs/dac1/smoothmode/diff_setpt[1]} {write_dacs/dac1/smoothmode/diff_setpt[2]} {write_dacs/dac1/smoothmode/diff_setpt[3]} {write_dacs/dac1/smoothmode/diff_setpt[4]} {write_dacs/dac1/smoothmode/diff_setpt[5]} {write_dacs/dac1/smoothmode/diff_setpt[6]} {write_dacs/dac1/smoothmode/diff_setpt[7]} {write_dacs/dac1/smoothmode/diff_setpt[8]} {write_dacs/dac1/smoothmode/diff_setpt[9]} {write_dacs/dac1/smoothmode/diff_setpt[10]} {write_dacs/dac1/smoothmode/diff_setpt[11]} {write_dacs/dac1/smoothmode/diff_setpt[12]} {write_dacs/dac1/smoothmode/diff_setpt[13]} {write_dacs/dac1/smoothmode/diff_setpt[14]} {write_dacs/dac1/smoothmode/diff_setpt[15]} {write_dacs/dac1/smoothmode/diff_setpt[16]} {write_dacs/dac1/smoothmode/diff_setpt[17]} {write_dacs/dac1/smoothmode/diff_setpt[18]} {write_dacs/dac1/smoothmode/diff_setpt[19]} {write_dacs/dac1/smoothmode/diff_setpt[20]} {write_dacs/dac1/smoothmode/diff_setpt[21]} {write_dacs/dac1/smoothmode/diff_setpt[22]} {write_dacs/dac1/smoothmode/diff_setpt[23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 20 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {write_dacs/dac1/smoothmode/old_setpt[0]} {write_dacs/dac1/smoothmode/old_setpt[1]} {write_dacs/dac1/smoothmode/old_setpt[2]} {write_dacs/dac1/smoothmode/old_setpt[3]} {write_dacs/dac1/smoothmode/old_setpt[4]} {write_dacs/dac1/smoothmode/old_setpt[5]} {write_dacs/dac1/smoothmode/old_setpt[6]} {write_dacs/dac1/smoothmode/old_setpt[7]} {write_dacs/dac1/smoothmode/old_setpt[8]} {write_dacs/dac1/smoothmode/old_setpt[9]} {write_dacs/dac1/smoothmode/old_setpt[10]} {write_dacs/dac1/smoothmode/old_setpt[11]} {write_dacs/dac1/smoothmode/old_setpt[12]} {write_dacs/dac1/smoothmode/old_setpt[13]} {write_dacs/dac1/smoothmode/old_setpt[14]} {write_dacs/dac1/smoothmode/old_setpt[15]} {write_dacs/dac1/smoothmode/old_setpt[16]} {write_dacs/dac1/smoothmode/old_setpt[17]} {write_dacs/dac1/smoothmode/old_setpt[18]} {write_dacs/dac1/smoothmode/old_setpt[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 20 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {write_dacs/dac1/smoothmode/new_setpt[0]} {write_dacs/dac1/smoothmode/new_setpt[1]} {write_dacs/dac1/smoothmode/new_setpt[2]} {write_dacs/dac1/smoothmode/new_setpt[3]} {write_dacs/dac1/smoothmode/new_setpt[4]} {write_dacs/dac1/smoothmode/new_setpt[5]} {write_dacs/dac1/smoothmode/new_setpt[6]} {write_dacs/dac1/smoothmode/new_setpt[7]} {write_dacs/dac1/smoothmode/new_setpt[8]} {write_dacs/dac1/smoothmode/new_setpt[9]} {write_dacs/dac1/smoothmode/new_setpt[10]} {write_dacs/dac1/smoothmode/new_setpt[11]} {write_dacs/dac1/smoothmode/new_setpt[12]} {write_dacs/dac1/smoothmode/new_setpt[13]} {write_dacs/dac1/smoothmode/new_setpt[14]} {write_dacs/dac1/smoothmode/new_setpt[15]} {write_dacs/dac1/smoothmode/new_setpt[16]} {write_dacs/dac1/smoothmode/new_setpt[17]} {write_dacs/dac1/smoothmode/new_setpt[18]} {write_dacs/dac1/smoothmode/new_setpt[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 20 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {write_dacs/dac1/smoothmode/new_setpt_lat[0]} {write_dacs/dac1/smoothmode/new_setpt_lat[1]} {write_dacs/dac1/smoothmode/new_setpt_lat[2]} {write_dacs/dac1/smoothmode/new_setpt_lat[3]} {write_dacs/dac1/smoothmode/new_setpt_lat[4]} {write_dacs/dac1/smoothmode/new_setpt_lat[5]} {write_dacs/dac1/smoothmode/new_setpt_lat[6]} {write_dacs/dac1/smoothmode/new_setpt_lat[7]} {write_dacs/dac1/smoothmode/new_setpt_lat[8]} {write_dacs/dac1/smoothmode/new_setpt_lat[9]} {write_dacs/dac1/smoothmode/new_setpt_lat[10]} {write_dacs/dac1/smoothmode/new_setpt_lat[11]} {write_dacs/dac1/smoothmode/new_setpt_lat[12]} {write_dacs/dac1/smoothmode/new_setpt_lat[13]} {write_dacs/dac1/smoothmode/new_setpt_lat[14]} {write_dacs/dac1/smoothmode/new_setpt_lat[15]} {write_dacs/dac1/smoothmode/new_setpt_lat[16]} {write_dacs/dac1/smoothmode/new_setpt_lat[17]} {write_dacs/dac1/smoothmode/new_setpt_lat[18]} {write_dacs/dac1/smoothmode/new_setpt_lat[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {write_dacs/dac1/smoothmode/phase[0]} {write_dacs/dac1/smoothmode/phase[1]} {write_dacs/dac1/smoothmode/phase[2]} {write_dacs/dac1/smoothmode/phase[3]} {write_dacs/dac1/smoothmode/phase[4]} {write_dacs/dac1/smoothmode/phase[5]} {write_dacs/dac1/smoothmode/phase[6]} {write_dacs/dac1/smoothmode/phase[7]} {write_dacs/dac1/smoothmode/phase[8]} {write_dacs/dac1/smoothmode/phase[9]} {write_dacs/dac1/smoothmode/phase[10]} {write_dacs/dac1/smoothmode/phase[11]} {write_dacs/dac1/smoothmode/phase[12]} {write_dacs/dac1/smoothmode/phase[13]} {write_dacs/dac1/smoothmode/phase[14]} {write_dacs/dac1/smoothmode/phase[15]} {write_dacs/dac1/smoothmode/phase[16]} {write_dacs/dac1/smoothmode/phase[17]} {write_dacs/dac1/smoothmode/phase[18]} {write_dacs/dac1/smoothmode/phase[19]} {write_dacs/dac1/smoothmode/phase[20]} {write_dacs/dac1/smoothmode/phase[21]} {write_dacs/dac1/smoothmode/phase[22]} {write_dacs/dac1/smoothmode/phase[23]} {write_dacs/dac1/smoothmode/phase[24]} {write_dacs/dac1/smoothmode/phase[25]} {write_dacs/dac1/smoothmode/phase[26]} {write_dacs/dac1/smoothmode/phase[27]} {write_dacs/dac1/smoothmode/phase[28]} {write_dacs/dac1/smoothmode/phase[29]} {write_dacs/dac1/smoothmode/phase[30]} {write_dacs/dac1/smoothmode/phase[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {write_dacs/dac1/smoothmode/phase_inc[0]} {write_dacs/dac1/smoothmode/phase_inc[1]} {write_dacs/dac1/smoothmode/phase_inc[2]} {write_dacs/dac1/smoothmode/phase_inc[3]} {write_dacs/dac1/smoothmode/phase_inc[4]} {write_dacs/dac1/smoothmode/phase_inc[5]} {write_dacs/dac1/smoothmode/phase_inc[6]} {write_dacs/dac1/smoothmode/phase_inc[7]} {write_dacs/dac1/smoothmode/phase_inc[8]} {write_dacs/dac1/smoothmode/phase_inc[9]} {write_dacs/dac1/smoothmode/phase_inc[10]} {write_dacs/dac1/smoothmode/phase_inc[11]} {write_dacs/dac1/smoothmode/phase_inc[12]} {write_dacs/dac1/smoothmode/phase_inc[13]} {write_dacs/dac1/smoothmode/phase_inc[14]} {write_dacs/dac1/smoothmode/phase_inc[15]} {write_dacs/dac1/smoothmode/phase_inc[16]} {write_dacs/dac1/smoothmode/phase_inc[17]} {write_dacs/dac1/smoothmode/phase_inc[18]} {write_dacs/dac1/smoothmode/phase_inc[19]} {write_dacs/dac1/smoothmode/phase_inc[20]} {write_dacs/dac1/smoothmode/phase_inc[21]} {write_dacs/dac1/smoothmode/phase_inc[22]} {write_dacs/dac1/smoothmode/phase_inc[23]} {write_dacs/dac1/smoothmode/phase_inc[24]} {write_dacs/dac1/smoothmode/phase_inc[25]} {write_dacs/dac1/smoothmode/phase_inc[26]} {write_dacs/dac1/smoothmode/phase_inc[27]} {write_dacs/dac1/smoothmode/phase_inc[28]} {write_dacs/dac1/smoothmode/phase_inc[29]} {write_dacs/dac1/smoothmode/phase_inc[30]} {write_dacs/dac1/smoothmode/phase_inc[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 24 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {write_dacs/dac1/smoothmode/raised_cos[0]} {write_dacs/dac1/smoothmode/raised_cos[1]} {write_dacs/dac1/smoothmode/raised_cos[2]} {write_dacs/dac1/smoothmode/raised_cos[3]} {write_dacs/dac1/smoothmode/raised_cos[4]} {write_dacs/dac1/smoothmode/raised_cos[5]} {write_dacs/dac1/smoothmode/raised_cos[6]} {write_dacs/dac1/smoothmode/raised_cos[7]} {write_dacs/dac1/smoothmode/raised_cos[8]} {write_dacs/dac1/smoothmode/raised_cos[9]} {write_dacs/dac1/smoothmode/raised_cos[10]} {write_dacs/dac1/smoothmode/raised_cos[11]} {write_dacs/dac1/smoothmode/raised_cos[12]} {write_dacs/dac1/smoothmode/raised_cos[13]} {write_dacs/dac1/smoothmode/raised_cos[14]} {write_dacs/dac1/smoothmode/raised_cos[15]} {write_dacs/dac1/smoothmode/raised_cos[16]} {write_dacs/dac1/smoothmode/raised_cos[17]} {write_dacs/dac1/smoothmode/raised_cos[18]} {write_dacs/dac1/smoothmode/raised_cos[19]} {write_dacs/dac1/smoothmode/raised_cos[20]} {write_dacs/dac1/smoothmode/raised_cos[21]} {write_dacs/dac1/smoothmode/raised_cos[22]} {write_dacs/dac1/smoothmode/raised_cos[23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 20 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {write_dacs/dac1/smoothmode/rampout[0]} {write_dacs/dac1/smoothmode/rampout[1]} {write_dacs/dac1/smoothmode/rampout[2]} {write_dacs/dac1/smoothmode/rampout[3]} {write_dacs/dac1/smoothmode/rampout[4]} {write_dacs/dac1/smoothmode/rampout[5]} {write_dacs/dac1/smoothmode/rampout[6]} {write_dacs/dac1/smoothmode/rampout[7]} {write_dacs/dac1/smoothmode/rampout[8]} {write_dacs/dac1/smoothmode/rampout[9]} {write_dacs/dac1/smoothmode/rampout[10]} {write_dacs/dac1/smoothmode/rampout[11]} {write_dacs/dac1/smoothmode/rampout[12]} {write_dacs/dac1/smoothmode/rampout[13]} {write_dacs/dac1/smoothmode/rampout[14]} {write_dacs/dac1/smoothmode/rampout[15]} {write_dacs/dac1/smoothmode/rampout[16]} {write_dacs/dac1/smoothmode/rampout[17]} {write_dacs/dac1/smoothmode/rampout[18]} {write_dacs/dac1/smoothmode/rampout[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 24 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {write_dacs/dac1/smoothmode/rampout_fp[0]} {write_dacs/dac1/smoothmode/rampout_fp[1]} {write_dacs/dac1/smoothmode/rampout_fp[2]} {write_dacs/dac1/smoothmode/rampout_fp[3]} {write_dacs/dac1/smoothmode/rampout_fp[4]} {write_dacs/dac1/smoothmode/rampout_fp[5]} {write_dacs/dac1/smoothmode/rampout_fp[6]} {write_dacs/dac1/smoothmode/rampout_fp[7]} {write_dacs/dac1/smoothmode/rampout_fp[8]} {write_dacs/dac1/smoothmode/rampout_fp[9]} {write_dacs/dac1/smoothmode/rampout_fp[10]} {write_dacs/dac1/smoothmode/rampout_fp[11]} {write_dacs/dac1/smoothmode/rampout_fp[12]} {write_dacs/dac1/smoothmode/rampout_fp[13]} {write_dacs/dac1/smoothmode/rampout_fp[14]} {write_dacs/dac1/smoothmode/rampout_fp[15]} {write_dacs/dac1/smoothmode/rampout_fp[16]} {write_dacs/dac1/smoothmode/rampout_fp[17]} {write_dacs/dac1/smoothmode/rampout_fp[18]} {write_dacs/dac1/smoothmode/rampout_fp[19]} {write_dacs/dac1/smoothmode/rampout_fp[20]} {write_dacs/dac1/smoothmode/rampout_fp[21]} {write_dacs/dac1/smoothmode/rampout_fp[22]} {write_dacs/dac1/smoothmode/rampout_fp[23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 48 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {write_dacs/dac1/smoothmode/rampout_wdiff[0]} {write_dacs/dac1/smoothmode/rampout_wdiff[1]} {write_dacs/dac1/smoothmode/rampout_wdiff[2]} {write_dacs/dac1/smoothmode/rampout_wdiff[3]} {write_dacs/dac1/smoothmode/rampout_wdiff[4]} {write_dacs/dac1/smoothmode/rampout_wdiff[5]} {write_dacs/dac1/smoothmode/rampout_wdiff[6]} {write_dacs/dac1/smoothmode/rampout_wdiff[7]} {write_dacs/dac1/smoothmode/rampout_wdiff[8]} {write_dacs/dac1/smoothmode/rampout_wdiff[9]} {write_dacs/dac1/smoothmode/rampout_wdiff[10]} {write_dacs/dac1/smoothmode/rampout_wdiff[11]} {write_dacs/dac1/smoothmode/rampout_wdiff[12]} {write_dacs/dac1/smoothmode/rampout_wdiff[13]} {write_dacs/dac1/smoothmode/rampout_wdiff[14]} {write_dacs/dac1/smoothmode/rampout_wdiff[15]} {write_dacs/dac1/smoothmode/rampout_wdiff[16]} {write_dacs/dac1/smoothmode/rampout_wdiff[17]} {write_dacs/dac1/smoothmode/rampout_wdiff[18]} {write_dacs/dac1/smoothmode/rampout_wdiff[19]} {write_dacs/dac1/smoothmode/rampout_wdiff[20]} {write_dacs/dac1/smoothmode/rampout_wdiff[21]} {write_dacs/dac1/smoothmode/rampout_wdiff[22]} {write_dacs/dac1/smoothmode/rampout_wdiff[23]} {write_dacs/dac1/smoothmode/rampout_wdiff[24]} {write_dacs/dac1/smoothmode/rampout_wdiff[25]} {write_dacs/dac1/smoothmode/rampout_wdiff[26]} {write_dacs/dac1/smoothmode/rampout_wdiff[27]} {write_dacs/dac1/smoothmode/rampout_wdiff[28]} {write_dacs/dac1/smoothmode/rampout_wdiff[29]} {write_dacs/dac1/smoothmode/rampout_wdiff[30]} {write_dacs/dac1/smoothmode/rampout_wdiff[31]} {write_dacs/dac1/smoothmode/rampout_wdiff[32]} {write_dacs/dac1/smoothmode/rampout_wdiff[33]} {write_dacs/dac1/smoothmode/rampout_wdiff[34]} {write_dacs/dac1/smoothmode/rampout_wdiff[35]} {write_dacs/dac1/smoothmode/rampout_wdiff[36]} {write_dacs/dac1/smoothmode/rampout_wdiff[37]} {write_dacs/dac1/smoothmode/rampout_wdiff[38]} {write_dacs/dac1/smoothmode/rampout_wdiff[39]} {write_dacs/dac1/smoothmode/rampout_wdiff[40]} {write_dacs/dac1/smoothmode/rampout_wdiff[41]} {write_dacs/dac1/smoothmode/rampout_wdiff[42]} {write_dacs/dac1/smoothmode/rampout_wdiff[43]} {write_dacs/dac1/smoothmode/rampout_wdiff[44]} {write_dacs/dac1/smoothmode/rampout_wdiff[45]} {write_dacs/dac1/smoothmode/rampout_wdiff[46]} {write_dacs/dac1/smoothmode/rampout_wdiff[47]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 8 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {write_dacs/dac1/dac_cntrl[cntrl][0]} {write_dacs/dac1/dac_cntrl[cntrl][1]} {write_dacs/dac1/dac_cntrl[cntrl][2]} {write_dacs/dac1/dac_cntrl[cntrl][3]} {write_dacs/dac1/dac_cntrl[cntrl][4]} {write_dacs/dac1/dac_cntrl[cntrl][5]} {write_dacs/dac1/dac_cntrl[cntrl][6]} {write_dacs/dac1/dac_cntrl[cntrl][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 16 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {write_dacs/dac1/dac_cntrl[dpram_addr][0]} {write_dacs/dac1/dac_cntrl[dpram_addr][1]} {write_dacs/dac1/dac_cntrl[dpram_addr][2]} {write_dacs/dac1/dac_cntrl[dpram_addr][3]} {write_dacs/dac1/dac_cntrl[dpram_addr][4]} {write_dacs/dac1/dac_cntrl[dpram_addr][5]} {write_dacs/dac1/dac_cntrl[dpram_addr][6]} {write_dacs/dac1/dac_cntrl[dpram_addr][7]} {write_dacs/dac1/dac_cntrl[dpram_addr][8]} {write_dacs/dac1/dac_cntrl[dpram_addr][9]} {write_dacs/dac1/dac_cntrl[dpram_addr][10]} {write_dacs/dac1/dac_cntrl[dpram_addr][11]} {write_dacs/dac1/dac_cntrl[dpram_addr][12]} {write_dacs/dac1/dac_cntrl[dpram_addr][13]} {write_dacs/dac1/dac_cntrl[dpram_addr][14]} {write_dacs/dac1/dac_cntrl[dpram_addr][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 20 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {write_dacs/dac1/dac_cntrl[dpram_data][0]} {write_dacs/dac1/dac_cntrl[dpram_data][1]} {write_dacs/dac1/dac_cntrl[dpram_data][2]} {write_dacs/dac1/dac_cntrl[dpram_data][3]} {write_dacs/dac1/dac_cntrl[dpram_data][4]} {write_dacs/dac1/dac_cntrl[dpram_data][5]} {write_dacs/dac1/dac_cntrl[dpram_data][6]} {write_dacs/dac1/dac_cntrl[dpram_data][7]} {write_dacs/dac1/dac_cntrl[dpram_data][8]} {write_dacs/dac1/dac_cntrl[dpram_data][9]} {write_dacs/dac1/dac_cntrl[dpram_data][10]} {write_dacs/dac1/dac_cntrl[dpram_data][11]} {write_dacs/dac1/dac_cntrl[dpram_data][12]} {write_dacs/dac1/dac_cntrl[dpram_data][13]} {write_dacs/dac1/dac_cntrl[dpram_data][14]} {write_dacs/dac1/dac_cntrl[dpram_data][15]} {write_dacs/dac1/dac_cntrl[dpram_data][16]} {write_dacs/dac1/dac_cntrl[dpram_data][17]} {write_dacs/dac1/dac_cntrl[dpram_data][18]} {write_dacs/dac1/dac_cntrl[dpram_data][19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 24 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {write_dacs/dac1/dac_cntrl[gain][0]} {write_dacs/dac1/dac_cntrl[gain][1]} {write_dacs/dac1/dac_cntrl[gain][2]} {write_dacs/dac1/dac_cntrl[gain][3]} {write_dacs/dac1/dac_cntrl[gain][4]} {write_dacs/dac1/dac_cntrl[gain][5]} {write_dacs/dac1/dac_cntrl[gain][6]} {write_dacs/dac1/dac_cntrl[gain][7]} {write_dacs/dac1/dac_cntrl[gain][8]} {write_dacs/dac1/dac_cntrl[gain][9]} {write_dacs/dac1/dac_cntrl[gain][10]} {write_dacs/dac1/dac_cntrl[gain][11]} {write_dacs/dac1/dac_cntrl[gain][12]} {write_dacs/dac1/dac_cntrl[gain][13]} {write_dacs/dac1/dac_cntrl[gain][14]} {write_dacs/dac1/dac_cntrl[gain][15]} {write_dacs/dac1/dac_cntrl[gain][16]} {write_dacs/dac1/dac_cntrl[gain][17]} {write_dacs/dac1/dac_cntrl[gain][18]} {write_dacs/dac1/dac_cntrl[gain][19]} {write_dacs/dac1/dac_cntrl[gain][20]} {write_dacs/dac1/dac_cntrl[gain][21]} {write_dacs/dac1/dac_cntrl[gain][22]} {write_dacs/dac1/dac_cntrl[gain][23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 2 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {write_dacs/dac1/dac_cntrl[mode][0]} {write_dacs/dac1/dac_cntrl[mode][1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 20 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {write_dacs/dac1/dac_cntrl[setpoint][0]} {write_dacs/dac1/dac_cntrl[setpoint][1]} {write_dacs/dac1/dac_cntrl[setpoint][2]} {write_dacs/dac1/dac_cntrl[setpoint][3]} {write_dacs/dac1/dac_cntrl[setpoint][4]} {write_dacs/dac1/dac_cntrl[setpoint][5]} {write_dacs/dac1/dac_cntrl[setpoint][6]} {write_dacs/dac1/dac_cntrl[setpoint][7]} {write_dacs/dac1/dac_cntrl[setpoint][8]} {write_dacs/dac1/dac_cntrl[setpoint][9]} {write_dacs/dac1/dac_cntrl[setpoint][10]} {write_dacs/dac1/dac_cntrl[setpoint][11]} {write_dacs/dac1/dac_cntrl[setpoint][12]} {write_dacs/dac1/dac_cntrl[setpoint][13]} {write_dacs/dac1/dac_cntrl[setpoint][14]} {write_dacs/dac1/dac_cntrl[setpoint][15]} {write_dacs/dac1/dac_cntrl[setpoint][16]} {write_dacs/dac1/dac_cntrl[setpoint][17]} {write_dacs/dac1/dac_cntrl[setpoint][18]} {write_dacs/dac1/dac_cntrl[setpoint][19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 20 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {write_dacs/dac1/dac_cntrl[offset][0]} {write_dacs/dac1/dac_cntrl[offset][1]} {write_dacs/dac1/dac_cntrl[offset][2]} {write_dacs/dac1/dac_cntrl[offset][3]} {write_dacs/dac1/dac_cntrl[offset][4]} {write_dacs/dac1/dac_cntrl[offset][5]} {write_dacs/dac1/dac_cntrl[offset][6]} {write_dacs/dac1/dac_cntrl[offset][7]} {write_dacs/dac1/dac_cntrl[offset][8]} {write_dacs/dac1/dac_cntrl[offset][9]} {write_dacs/dac1/dac_cntrl[offset][10]} {write_dacs/dac1/dac_cntrl[offset][11]} {write_dacs/dac1/dac_cntrl[offset][12]} {write_dacs/dac1/dac_cntrl[offset][13]} {write_dacs/dac1/dac_cntrl[offset][14]} {write_dacs/dac1/dac_cntrl[offset][15]} {write_dacs/dac1/dac_cntrl[offset][16]} {write_dacs/dac1/dac_cntrl[offset][17]} {write_dacs/dac1/dac_cntrl[offset][18]} {write_dacs/dac1/dac_cntrl[offset][19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 16 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {write_dacs/dac1/dac_cntrl[ramplen][0]} {write_dacs/dac1/dac_cntrl[ramplen][1]} {write_dacs/dac1/dac_cntrl[ramplen][2]} {write_dacs/dac1/dac_cntrl[ramplen][3]} {write_dacs/dac1/dac_cntrl[ramplen][4]} {write_dacs/dac1/dac_cntrl[ramplen][5]} {write_dacs/dac1/dac_cntrl[ramplen][6]} {write_dacs/dac1/dac_cntrl[ramplen][7]} {write_dacs/dac1/dac_cntrl[ramplen][8]} {write_dacs/dac1/dac_cntrl[ramplen][9]} {write_dacs/dac1/dac_cntrl[ramplen][10]} {write_dacs/dac1/dac_cntrl[ramplen][11]} {write_dacs/dac1/dac_cntrl[ramplen][12]} {write_dacs/dac1/dac_cntrl[ramplen][13]} {write_dacs/dac1/dac_cntrl[ramplen][14]} {write_dacs/dac1/dac_cntrl[ramplen][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 32 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {write_dacs/dac1/dac_cntrl[smooth_phaseinc][0]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][1]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][2]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][3]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][4]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][5]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][6]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][7]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][8]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][9]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][10]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][11]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][12]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][13]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][14]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][15]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][16]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][17]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][18]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][19]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][20]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][21]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][22]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][23]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][24]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][25]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][26]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][27]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][28]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][29]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][30]} {write_dacs/dac1/dac_cntrl[smooth_phaseinc][31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 20 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {write_dacs/dac1/dac_data[0]} {write_dacs/dac1/dac_data[1]} {write_dacs/dac1/dac_data[2]} {write_dacs/dac1/dac_data[3]} {write_dacs/dac1/dac_data[4]} {write_dacs/dac1/dac_data[5]} {write_dacs/dac1/dac_data[6]} {write_dacs/dac1/dac_data[7]} {write_dacs/dac1/dac_data[8]} {write_dacs/dac1/dac_data[9]} {write_dacs/dac1/dac_data[10]} {write_dacs/dac1/dac_data[11]} {write_dacs/dac1/dac_data[12]} {write_dacs/dac1/dac_data[13]} {write_dacs/dac1/dac_data[14]} {write_dacs/dac1/dac_data[15]} {write_dacs/dac1/dac_data[16]} {write_dacs/dac1/dac_data[17]} {write_dacs/dac1/dac_data[18]} {write_dacs/dac1/dac_data[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 20 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {write_dacs/dac1/dac_setpt[0]} {write_dacs/dac1/dac_setpt[1]} {write_dacs/dac1/dac_setpt[2]} {write_dacs/dac1/dac_setpt[3]} {write_dacs/dac1/dac_setpt[4]} {write_dacs/dac1/dac_setpt[5]} {write_dacs/dac1/dac_setpt[6]} {write_dacs/dac1/dac_setpt[7]} {write_dacs/dac1/dac_setpt[8]} {write_dacs/dac1/dac_setpt[9]} {write_dacs/dac1/dac_setpt[10]} {write_dacs/dac1/dac_setpt[11]} {write_dacs/dac1/dac_setpt[12]} {write_dacs/dac1/dac_setpt[13]} {write_dacs/dac1/dac_setpt[14]} {write_dacs/dac1/dac_setpt[15]} {write_dacs/dac1/dac_setpt[16]} {write_dacs/dac1/dac_setpt[17]} {write_dacs/dac1/dac_setpt[18]} {write_dacs/dac1/dac_setpt[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 20 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {write_dacs/dac1/dac_setpt_raw[0]} {write_dacs/dac1/dac_setpt_raw[1]} {write_dacs/dac1/dac_setpt_raw[2]} {write_dacs/dac1/dac_setpt_raw[3]} {write_dacs/dac1/dac_setpt_raw[4]} {write_dacs/dac1/dac_setpt_raw[5]} {write_dacs/dac1/dac_setpt_raw[6]} {write_dacs/dac1/dac_setpt_raw[7]} {write_dacs/dac1/dac_setpt_raw[8]} {write_dacs/dac1/dac_setpt_raw[9]} {write_dacs/dac1/dac_setpt_raw[10]} {write_dacs/dac1/dac_setpt_raw[11]} {write_dacs/dac1/dac_setpt_raw[12]} {write_dacs/dac1/dac_setpt_raw[13]} {write_dacs/dac1/dac_setpt_raw[14]} {write_dacs/dac1/dac_setpt_raw[15]} {write_dacs/dac1/dac_setpt_raw[16]} {write_dacs/dac1/dac_setpt_raw[17]} {write_dacs/dac1/dac_setpt_raw[18]} {write_dacs/dac1/dac_setpt_raw[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 20 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {write_dacs/dac1/fofb_dac_setpt[0]} {write_dacs/dac1/fofb_dac_setpt[1]} {write_dacs/dac1/fofb_dac_setpt[2]} {write_dacs/dac1/fofb_dac_setpt[3]} {write_dacs/dac1/fofb_dac_setpt[4]} {write_dacs/dac1/fofb_dac_setpt[5]} {write_dacs/dac1/fofb_dac_setpt[6]} {write_dacs/dac1/fofb_dac_setpt[7]} {write_dacs/dac1/fofb_dac_setpt[8]} {write_dacs/dac1/fofb_dac_setpt[9]} {write_dacs/dac1/fofb_dac_setpt[10]} {write_dacs/dac1/fofb_dac_setpt[11]} {write_dacs/dac1/fofb_dac_setpt[12]} {write_dacs/dac1/fofb_dac_setpt[13]} {write_dacs/dac1/fofb_dac_setpt[14]} {write_dacs/dac1/fofb_dac_setpt[15]} {write_dacs/dac1/fofb_dac_setpt[16]} {write_dacs/dac1/fofb_dac_setpt[17]} {write_dacs/dac1/fofb_dac_setpt[18]} {write_dacs/dac1/fofb_dac_setpt[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 20 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {write_dacs/dac1/ramp_dac_setpt[0]} {write_dacs/dac1/ramp_dac_setpt[1]} {write_dacs/dac1/ramp_dac_setpt[2]} {write_dacs/dac1/ramp_dac_setpt[3]} {write_dacs/dac1/ramp_dac_setpt[4]} {write_dacs/dac1/ramp_dac_setpt[5]} {write_dacs/dac1/ramp_dac_setpt[6]} {write_dacs/dac1/ramp_dac_setpt[7]} {write_dacs/dac1/ramp_dac_setpt[8]} {write_dacs/dac1/ramp_dac_setpt[9]} {write_dacs/dac1/ramp_dac_setpt[10]} {write_dacs/dac1/ramp_dac_setpt[11]} {write_dacs/dac1/ramp_dac_setpt[12]} {write_dacs/dac1/ramp_dac_setpt[13]} {write_dacs/dac1/ramp_dac_setpt[14]} {write_dacs/dac1/ramp_dac_setpt[15]} {write_dacs/dac1/ramp_dac_setpt[16]} {write_dacs/dac1/ramp_dac_setpt[17]} {write_dacs/dac1/ramp_dac_setpt[18]} {write_dacs/dac1/ramp_dac_setpt[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 20 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {write_dacs/dac1/smooth_dac_setpt[0]} {write_dacs/dac1/smooth_dac_setpt[1]} {write_dacs/dac1/smooth_dac_setpt[2]} {write_dacs/dac1/smooth_dac_setpt[3]} {write_dacs/dac1/smooth_dac_setpt[4]} {write_dacs/dac1/smooth_dac_setpt[5]} {write_dacs/dac1/smooth_dac_setpt[6]} {write_dacs/dac1/smooth_dac_setpt[7]} {write_dacs/dac1/smooth_dac_setpt[8]} {write_dacs/dac1/smooth_dac_setpt[9]} {write_dacs/dac1/smooth_dac_setpt[10]} {write_dacs/dac1/smooth_dac_setpt[11]} {write_dacs/dac1/smooth_dac_setpt[12]} {write_dacs/dac1/smooth_dac_setpt[13]} {write_dacs/dac1/smooth_dac_setpt[14]} {write_dacs/dac1/smooth_dac_setpt[15]} {write_dacs/dac1/smooth_dac_setpt[16]} {write_dacs/dac1/smooth_dac_setpt[17]} {write_dacs/dac1/smooth_dac_setpt[18]} {write_dacs/dac1/smooth_dac_setpt[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list write_dacs/dac1/smoothmode/last_point]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {write_dacs/dac1/dac_cntrl[reset]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {write_dacs/dac1/dac_cntrl[ramprun]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {write_dacs/dac1/dac_cntrl[dpram_we]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list tenkhz_trig]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list write_dacs/dac1/smoothmode/state]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list write_dacs/dac1/smoothmode/tenkhz_trig]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list write_dacs/dac1/smooth_active]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list write_dacs/dac1/ramp_active]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets pl_clk0]
