synthesis:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Sat Jan 23 13:30:57 2021


Command Line:  synthesis -f ds18b20_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = top_module.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Argon/Downloads/step/Proj/4.ds18b20 (searchpath added)
-p C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Argon/Downloads/step/Proj/4.ds18b20/impl1 (searchpath added)
-p C:/Users/Argon/Downloads/step/Proj/4.ds18b20 (searchpath added)
Verilog design file = C:/Users/Argon/Downloads/step/Proj/4.ds18b20/top_module.v
Verilog design file = C:/Users/Argon/Downloads/step/Proj/4.ds18b20/led.v
Verilog design file = C:/Users/Argon/Downloads/step/Proj/4.ds18b20/clock.v
Verilog design file = C:/Users/Argon/Downloads/step/Proj/4.ds18b20/uart.v
Verilog design file = C:/Users/Argon/Downloads/step/Proj/4.ds18b20/ds18b20.v
NGD file = ds18b20_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/argon/downloads/step/proj/4.ds18b20/top_module.v. VERI-1482
Analyzing Verilog file c:/users/argon/downloads/step/proj/4.ds18b20/led.v. VERI-1482
Analyzing Verilog file c:/users/argon/downloads/step/proj/4.ds18b20/clock.v. VERI-1482
Analyzing Verilog file c:/users/argon/downloads/step/proj/4.ds18b20/uart.v. VERI-1482
Analyzing Verilog file c:/users/argon/downloads/step/proj/4.ds18b20/ds18b20.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top_module
INFO - synthesis: c:/users/argon/downloads/step/proj/4.ds18b20/top_module.v(1): compiling module top_module. VERI-1018
INFO - synthesis: c:/users/argon/downloads/step/proj/4.ds18b20/clock.v(1): compiling module clock_1s. VERI-1018
INFO - synthesis: c:/users/argon/downloads/step/proj/4.ds18b20/led.v(1): compiling module blink. VERI-1018
INFO - synthesis: c:/users/argon/downloads/step/proj/4.ds18b20/uart.v(1): compiling module uart_send. VERI-1018
INFO - synthesis: c:/users/argon/downloads/step/proj/4.ds18b20/ds18b20.v(18): compiling module DS18B20Z. VERI-1018
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = top_module.
INFO - synthesis: Extracted state machine for register '\u_uart_send/tx_cnt' with one-hot encoding
State machine has 16 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

 1001 

 1010 

 1011 

 1100 

 1101 

 1110 

 1111 

original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000




WARNING - synthesis: c:/users/argon/downloads/step/proj/4.ds18b20/top_module.v(81): Register Temp_H_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: c:/users/argon/downloads/step/proj/4.ds18b20/ds18b20.v(263): Register \u_DS18B20Z/data_wr_i0_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: c:/users/argon/downloads/step/proj/4.ds18b20/uart.v(66): Register \u_uart_send/tx_data_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: c:/users/argon/downloads/step/proj/4.ds18b20/ds18b20.v(263): Register \u_DS18B20Z/data_wr_i0_i2 is stuck at One. VDB-5014
GSR instance connected to net sys_rst_c.
Duplicate register/latch removal. \u_DS18B20Z/num_delay_i0_i19 is a one-to-one match with \u_DS18B20Z/num_delay_i0_i17.
Duplicate register/latch removal. \u_DS18B20Z/num_delay_i0_i16 is a one-to-one match with \u_DS18B20Z/num_delay_i0_i19.
Duplicate register/latch removal. \u_DS18B20Z/num_delay_i0_i14 is a one-to-one match with \u_DS18B20Z/num_delay_i0_i16.
Duplicate register/latch removal. \u_DS18B20Z/num_delay_i0_i13 is a one-to-one match with \u_DS18B20Z/num_delay_i0_i14.
Duplicate register/latch removal. \u_DS18B20Z/num_delay_i0_i12 is a one-to-one match with \u_DS18B20Z/num_delay_i0_i13.
Duplicate register/latch removal. \u_DS18B20Z/num_delay_i0_i8 is a one-to-one match with \u_DS18B20Z/num_delay_i0_i7.
Duplicate register/latch removal. \u_DS18B20Z/data_wr_i0_i1 is a one-to-one match with \u_DS18B20Z/data_wr_i0_i4.
Duplicate register/latch removal. \u_DS18B20Z/data_wr_i0_i3 is a one-to-one match with \u_DS18B20Z/data_wr_i0_i7.
Duplicate register/latch removal. \u_DS18B20Z/data_wr_i0_i5 is a one-to-one match with \u_DS18B20Z/data_wr_i0_i1.
Duplicate register/latch removal. \u_DS18B20Z/data_wr_buffer_i0_i1 is a one-to-one match with \u_DS18B20Z/data_wr_buffer_i0_i5.
Duplicate register/latch removal. \u_DS18B20Z/data_wr_buffer_i0_i3 is a one-to-one match with \u_DS18B20Z/data_wr_buffer_i0_i7.
Duplicate register/latch removal. \u_DS18B20Z/data_wr_buffer_i0_i4 is a one-to-one match with \u_DS18B20Z/data_wr_buffer_i0_i1.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_module_drc.log.
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file ds18b20_impl1.ngd.

################### Begin Area Report (top_module)######################
Number of register bits => 179 of 4635 (3 % )
BB => 1
CCU2D => 60
FD1P3AX => 81
FD1P3IX => 30
FD1P3JX => 2
FD1S3AX => 14
FD1S3AY => 1
FD1S3IX => 51
GSR => 1
IB => 2
L6MUX21 => 3
LUT4 => 271
OB => 2
PFUMX => 19
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : sys_clk_c, loads : 177
  Net : u_DS18B20Z/clk_1mhz, loads : 12
Clock Enable Nets
Number of Clock Enables: 36
Top 10 highest fanout Clock Enables:
  Net : u_DS18B20Z/sys_clk_c_enable_72, loads : 20
  Net : u_uart_send/sys_clk_c_enable_105, loads : 16
  Net : sys_clk_c_enable_86, loads : 7
  Net : u_DS18B20Z/sys_clk_c_enable_44, loads : 7
  Net : u_DS18B20Z/sys_clk_c_enable_34, loads : 6
  Net : u_DS18B20Z/sys_clk_c_enable_53, loads : 6
  Net : u_DS18B20Z/sys_clk_c_enable_89, loads : 5
  Net : u_DS18B20Z/sys_clk_c_enable_77, loads : 4
  Net : u_DS18B20Z/sys_clk_c_enable_47, loads : 3
  Net : u_DS18B20Z/sys_clk_c_enable_33, loads : 3
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : u_DS18B20Z/state_back_2_N_286_2, loads : 70
  Net : u_DS18B20Z/state_1, loads : 53
  Net : u_DS18B20Z/state_0, loads : 52
  Net : u_clock_1s/clk_cnt_31__N_92, loads : 33
  Net : u_DS18B20Z/cnt_write_0, loads : 32
  Net : u_DS18B20Z/cnt_write_4, loads : 25
  Net : u_DS18B20Z/n261, loads : 23
  Net : u_DS18B20Z/cnt_write_1, loads : 22
  Net : u_DS18B20Z/cnt_write_2, loads : 22
  Net : u_DS18B20Z/cnt_write_3, loads : 21
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets \u_DS18B20Z/clk_1mhz]    |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets sys_clk_c]               |    1.000 MHz|   83.174 MHz|     7  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 69.367  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.438  secs
--------------------------------------------------------------
