#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 13 16:20:24 2025
# Process ID: 19440
# Current directory: E:/vivado files/axi master and slave implementation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9828 E:\vivado files\axi master and slave implementation\axi-4 implmentation.xpr
# Log file: E:/vivado files/axi master and slave implementation/vivado.log
# Journal file: E:/vivado files/axi master and slave implementation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/vivado files/axi master and slave implementation/axi-4 implmentation.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/vivado files/axi master and slave implementation/matrix_convolution_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 829.055 ; gain = 179.613
update_compile_order -fileset sources_1
open_bd_design {E:/vivado files/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/hardware_acceletor.bd}
Adding cell -- xilinx.com:module_ref:axi_slave:1.0 - axi_slave_0
Adding cell -- xilinx.com:module_ref:input_mem:1.0 - input_mem_0
Adding cell -- xilinx.com:module_ref:output_mem:1.0 - output_mem_0
Adding cell -- xilinx.com:module_ref:vir_input_mem:1.0 - vir_input_mem_0
Adding cell -- xilinx.com:module_ref:weight_mem:1.0 - weight_mem_0
Adding cell -- xilinx.com:module_ref:systolic_array:1.0 - systolic_array_0
Adding cell -- xilinx.com:module_ref:controller:1.0 - controller_0
Adding cell -- xilinx.com:module_ref:axi_master:1.0 - axi_master_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /S_AXI_ARESETN(rst) and /input_mem_0/arestn(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /S_AXI_ARESETN(rst) and /output_mem_0/arestn(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /S_AXI_ARESETN(rst) and /vir_input_mem_0/arestn(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /S_AXI_ARESETN(rst) and /weight_mem_0/arestn(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /S_AXI_ARESETN(rst) and /controller_0/arestn(undef)
Successfully read diagram <hardware_acceletor> from BD file <E:/vivado files/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/hardware_acceletor.bd>
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1244.641 ; gain = 0.000
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <E:/vivado files/axi master and slave implementation/axi-4 implmentation.srcs/sources_1/bd/hardware_acceletor/ui/bd_294176a3.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 13 17:29:09 2025...
