Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: testTop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "testTop.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "testTop"
Output Format                      : NGC
Target Device                      : xc3s700an-5-fgg484

---- Source Options
Top Module Name                    : testTop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/xlink/FPGA_2/Xtime.vhd" in Library work.
Architecture xtime_architecture of Entity xtime is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/Xtime_3times.vhd" in Library work.
Architecture xtime_3times_architecture of Entity xtime_3times is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/Inv_S_Box.vhd" in Library work.
Architecture inv_s_box_architecture of Entity inv_s_box is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/S_Box.vhd" in Library work.
Architecture s_box_architecture of Entity s_box is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/Rcon_zero_row.vhd" in Library work.
Architecture rcon_zero_row_architecture of Entity rcon_zero_row is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/SubBytes.vhd" in Library work.
Architecture subbytes_architecture of Entity subbytes is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/ShiftRows.vhd" in Library work.
Architecture shiftrows_architecture of Entity shiftrows is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/MixColumns.vhd" in Library work.
Architecture mixcolumns_architecture of Entity mixcolumns is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/AddRoundKey.vhd" in Library work.
Architecture addroundkey_architecture of Entity addroundkey is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/InvShiftRows.vhd" in Library work.
Architecture invshiftrows_architecture of Entity invshiftrows is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/InvSubBytes.vhd" in Library work.
Architecture invsubbytes_architecture of Entity invsubbytes is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/InvMixColumns.vhd" in Library work.
Architecture invmixcolumns_architecture of Entity invmixcolumns is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/Sin_clock.vhd" in Library work.
Architecture behavioral of Entity sin_clock is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/lcd_controller.vhd" in Library work.
Entity <lcd_controller> compiled.
Entity <lcd_controller> (Architecture <controller>) compiled.
Compiling vhdl file "D:/xlink/FPGA_2/Rom2.vhd" in Library work.
Architecture behavioral of Entity rom2 is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/KeyScheduleRAM.vhd" in Library work.
Architecture keyscheduleram_architecture of Entity keyscheduleram is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/MUX_Inv.vhd" in Library work.
Architecture mux_inv_architecture of Entity mux_inv is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/Reg_128_EN.vhd" in Library work.
Architecture reg_128_en_architecture of Entity reg_128_en is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/RoundEncryptDecrypt.vhd" in Library work.
Architecture roundencryptdecrypt_architecture of Entity roundencryptdecrypt is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/Counter_to_10.vhd" in Library work.
Architecture counter_to_10_architecture of Entity counter_to_10 is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/KeySchedule.vhd" in Library work.
Architecture keyschedule_architecture of Entity keyschedule is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/MUX_128_2.vhd" in Library work.
Architecture mux_128_2_architecture of Entity mux_128_2 is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/SendtoHost.vhd" in Library work.
Entity <sendtohost> compiled.
Entity <sendtohost> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/xlink/FPGA_2/Read_from_host.vhd" in Library work.
Entity <read_from_host> compiled.
Entity <read_from_host> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/xlink/FPGA_2/CTRL_2.vhd" in Library work.
Architecture behavioral of Entity ctrl_2 is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/KbdFilter.vhd" in Library work.
Entity <kbdfilter> compiled.
Entity <kbdfilter> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/xlink/FPGA_2/KbdTxData.vhd" in Library work.
Entity <kbdtxdata> compiled.
Entity <kbdtxdata> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/xlink/FPGA_2/KbdRxData.vhd" in Library work.
Entity <kbdrxdata> compiled.
Entity <kbdrxdata> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/xlink/FPGA_2/kbdDataCtrl.vhd" in Library work.
Entity <kbddatactrl> compiled.
Entity <kbddatactrl> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/xlink/FPGA_2/KbdCore.vhd" in Library work.
Entity <kbdcore> compiled.
Entity <kbdcore> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/xlink/FPGA_2/CORE.vhd" in Library work.
Architecture behavioral of Entity core is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/Main.vhd" in Library work.
Architecture main_architecture of Entity main is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/LCD_Ex2.vhd" in Library work.
Architecture behavioral of Entity lcd_ex2 is up to date.
Compiling vhdl file "D:/xlink/FPGA_2/exampleTop.vhd" in Library work.
Architecture behavioral of Entity testtop is up to date.
Compiling verilog file "ipcore_dir/IOBuffer.v" in library work
Module <IOBuffer> compiled
No errors in compilation
Analysis of file <"testTop.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <testTop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <KbdCore> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CORE> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Main> in library <work> (architecture <main_architecture>).

Analyzing hierarchy for entity <LCD_ex2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <KbdTxData> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <KbdRxData> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <KbdDataCtrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <KbdFilter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SendtoHost> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Read_from_host> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CTRL_2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <KeyScheduleRAM> in library <work> (architecture <keyscheduleram_architecture>).

Analyzing hierarchy for entity <MUX_Inv> in library <work> (architecture <mux_inv_architecture>).

Analyzing hierarchy for entity <Reg_128_EN> in library <work> (architecture <reg_128_en_architecture>).

Analyzing hierarchy for entity <RoundEncryptDecrypt> in library <work> (architecture <roundencryptdecrypt_architecture>).

Analyzing hierarchy for entity <Counter_to_10> in library <work> (architecture <counter_to_10_architecture>).

Analyzing hierarchy for entity <KeySchedule> in library <work> (architecture <keyschedule_architecture>).

Analyzing hierarchy for entity <MUX_128_2> in library <work> (architecture <mux_128_2_architecture>).

Analyzing hierarchy for entity <lcd_controller> in library <work> (architecture <controller>).

Analyzing hierarchy for entity <ROM2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Sin_clock> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SubBytes> in library <work> (architecture <subbytes_architecture>).

Analyzing hierarchy for entity <ShiftRows> in library <work> (architecture <shiftrows_architecture>).

Analyzing hierarchy for entity <MixColumns> in library <work> (architecture <mixcolumns_architecture>).

Analyzing hierarchy for entity <AddRoundKey> in library <work> (architecture <addroundkey_architecture>).

Analyzing hierarchy for entity <InvShiftRows> in library <work> (architecture <invshiftrows_architecture>).

Analyzing hierarchy for entity <InvSubBytes> in library <work> (architecture <invsubbytes_architecture>).

Analyzing hierarchy for entity <InvMixColumns> in library <work> (architecture <invmixcolumns_architecture>).

Analyzing hierarchy for entity <Rcon_zero_row> in library <work> (architecture <rcon_zero_row_architecture>).

Analyzing hierarchy for entity <S_Box> in library <work> (architecture <s_box_architecture>).

Analyzing hierarchy for entity <Xtime> in library <work> (architecture <xtime_architecture>).

Analyzing hierarchy for entity <Inv_S_Box> in library <work> (architecture <inv_s_box_architecture>).

Analyzing hierarchy for entity <Xtime_3times> in library <work> (architecture <xtime_3times_architecture>).

Analyzing hierarchy for entity <Xtime> in library <work> (architecture <xtime_architecture>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <testTop> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/xlink/FPGA_2/exampleTop.vhd" line 120: Unconnected output port 'period' of component 'KbdCore'.
INFO:Xst:2679 - Register <ENCR_DECR> in unit <testTop> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <testTop> analyzed. Unit <testTop> generated.

Analyzing Entity <KbdCore> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "D:/xlink/FPGA_2/KbdCore.vhd" line 197: Instantiating black box module <IOBuffer>.
WARNING:Xst:2211 - "D:/xlink/FPGA_2/KbdCore.vhd" line 209: Instantiating black box module <IOBuffer>.
WARNING:Xst:2211 - "D:/xlink/FPGA_2/KbdCore.vhd" line 222: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/xlink/FPGA_2/KbdCore.vhd" line 230: Instantiating black box module <IOBUF>.
Entity <KbdCore> analyzed. Unit <KbdCore> generated.

Analyzing Entity <KbdTxData> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/xlink/FPGA_2/KbdTxData.vhd" line 138: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <kbd_dataf>, <kbd_clkf>, <dataReg>
Entity <KbdTxData> analyzed. Unit <KbdTxData> generated.

Analyzing Entity <Sin_clock> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/xlink/FPGA_2/Sin_clock.vhd" line 37: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <freq>
Entity <Sin_clock> analyzed. Unit <Sin_clock> generated.

Analyzing Entity <KbdRxData> in library <work> (Architecture <behavioral>).
Entity <KbdRxData> analyzed. Unit <KbdRxData> generated.

Analyzing Entity <KbdDataCtrl> in library <work> (Architecture <behavioral>).
Entity <KbdDataCtrl> analyzed. Unit <KbdDataCtrl> generated.

Analyzing Entity <KbdFilter> in library <work> (Architecture <behavioral>).
Entity <KbdFilter> analyzed. Unit <KbdFilter> generated.

Analyzing Entity <CORE> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "D:/xlink/FPGA_2/CORE.vhd" line 271: Instantiating black box module <IOBuffer>.
WARNING:Xst:2211 - "D:/xlink/FPGA_2/CORE.vhd" line 283: Instantiating black box module <IOBuffer>.
WARNING:Xst:2211 - "D:/xlink/FPGA_2/CORE.vhd" line 296: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "D:/xlink/FPGA_2/CORE.vhd" line 304: Instantiating black box module <IOBUF>.
Entity <CORE> analyzed. Unit <CORE> generated.

Analyzing Entity <SendtoHost> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/xlink/FPGA_2/SendtoHost.vhd" line 138: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <kbd_dataf>, <kbd_clkf>, <dataReg>
Entity <SendtoHost> analyzed. Unit <SendtoHost> generated.

Analyzing Entity <Read_from_host> in library <work> (Architecture <behavioral>).
Entity <Read_from_host> analyzed. Unit <Read_from_host> generated.

Analyzing Entity <CTRL_2> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <on_power> in unit <CTRL_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <CTRL_2> analyzed. Unit <CTRL_2> generated.

Analyzing Entity <Main> in library <work> (Architecture <main_architecture>).
Entity <Main> analyzed. Unit <Main> generated.

Analyzing Entity <KeyScheduleRAM> in library <work> (Architecture <keyscheduleram_architecture>).
Entity <KeyScheduleRAM> analyzed. Unit <KeyScheduleRAM> generated.

Analyzing Entity <MUX_Inv> in library <work> (Architecture <mux_inv_architecture>).
Entity <MUX_Inv> analyzed. Unit <MUX_Inv> generated.

Analyzing Entity <Reg_128_EN> in library <work> (Architecture <reg_128_en_architecture>).
Entity <Reg_128_EN> analyzed. Unit <Reg_128_EN> generated.

Analyzing Entity <RoundEncryptDecrypt> in library <work> (Architecture <roundencryptdecrypt_architecture>).
Entity <RoundEncryptDecrypt> analyzed. Unit <RoundEncryptDecrypt> generated.

Analyzing Entity <SubBytes> in library <work> (Architecture <subbytes_architecture>).
Entity <SubBytes> analyzed. Unit <SubBytes> generated.

Analyzing Entity <S_Box> in library <work> (Architecture <s_box_architecture>).
Entity <S_Box> analyzed. Unit <S_Box> generated.

Analyzing Entity <ShiftRows> in library <work> (Architecture <shiftrows_architecture>).
Entity <ShiftRows> analyzed. Unit <ShiftRows> generated.

Analyzing Entity <MixColumns> in library <work> (Architecture <mixcolumns_architecture>).
Entity <MixColumns> analyzed. Unit <MixColumns> generated.

Analyzing Entity <Xtime> in library <work> (Architecture <xtime_architecture>).
Entity <Xtime> analyzed. Unit <Xtime> generated.

Analyzing Entity <AddRoundKey> in library <work> (Architecture <addroundkey_architecture>).
Entity <AddRoundKey> analyzed. Unit <AddRoundKey> generated.

Analyzing Entity <InvShiftRows> in library <work> (Architecture <invshiftrows_architecture>).
Entity <InvShiftRows> analyzed. Unit <InvShiftRows> generated.

Analyzing Entity <InvSubBytes> in library <work> (Architecture <invsubbytes_architecture>).
Entity <InvSubBytes> analyzed. Unit <InvSubBytes> generated.

Analyzing Entity <Inv_S_Box> in library <work> (Architecture <inv_s_box_architecture>).
Entity <Inv_S_Box> analyzed. Unit <Inv_S_Box> generated.

Analyzing Entity <InvMixColumns> in library <work> (Architecture <invmixcolumns_architecture>).
Entity <InvMixColumns> analyzed. Unit <InvMixColumns> generated.

Analyzing Entity <Xtime_3times> in library <work> (Architecture <xtime_3times_architecture>).
Entity <Xtime_3times> analyzed. Unit <Xtime_3times> generated.

Analyzing Entity <Counter_to_10> in library <work> (Architecture <counter_to_10_architecture>).
Entity <Counter_to_10> analyzed. Unit <Counter_to_10> generated.

Analyzing Entity <KeySchedule> in library <work> (Architecture <keyschedule_architecture>).
Entity <KeySchedule> analyzed. Unit <KeySchedule> generated.

Analyzing Entity <Rcon_zero_row> in library <work> (Architecture <rcon_zero_row_architecture>).
Entity <Rcon_zero_row> analyzed. Unit <Rcon_zero_row> generated.

Analyzing Entity <MUX_128_2> in library <work> (Architecture <mux_128_2_architecture>).
INFO:Xst:1561 - "D:/xlink/FPGA_2/MUX_128_2.vhd" line 22: Mux is complete : default of case is discarded
Entity <MUX_128_2> analyzed. Unit <MUX_128_2> generated.

Analyzing Entity <LCD_ex2> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/xlink/FPGA_2/LCD_Ex2.vhd" line 45: Unconnected output port 'st' of component 'lcd_controller'.
Entity <LCD_ex2> analyzed. Unit <LCD_ex2> generated.

Analyzing Entity <lcd_controller> in library <work> (Architecture <controller>).
Entity <lcd_controller> analyzed. Unit <lcd_controller> generated.

Analyzing Entity <ROM2> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "D:/xlink/FPGA_2/Rom2.vhd" line 66: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <rom> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:2679 - Register <data_enable_s> in unit <ROM2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_exit> in unit <ROM2> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <ROM2> analyzed. Unit <ROM2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <KbdRxData>.
    Related source file is "D:/xlink/FPGA_2/KbdRxData.vhd".
WARNING:Xst:646 - Signal <tmpData11<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <dataValid>.
    Found 12-bit register for signal <period>.
    Found 8-bit register for signal <Data>.
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count$addsub0000> created at line 53.
    Found 1-bit register for signal <dataSTOred>.
    Found 12-bit up counter for signal <period_vn>.
    Found 1-bit register for signal <startGet>.
    Found 11-bit register for signal <tmpData11>.
    Summary:
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <KbdRxData> synthesized.


Synthesizing Unit <KbdDataCtrl>.
    Related source file is "D:/xlink/FPGA_2/kbdDataCtrl.vhd".
    Found 1-bit register for signal <Rx_en>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <wr_en>.
    Found 8-bit register for signal <DataToOBuff>.
    Found 1-bit register for signal <Tx_en>.
    Found 8-bit register for signal <DataTokb>.
    Found 1-bit register for signal <GetDataIBuff>.
    Found 1-bit register for signal <StartTransmit>.
    Found 1-bit register for signal <ValidDataINIbuff>.
    Summary:
	inferred  23 D-type flip-flop(s).
Unit <KbdDataCtrl> synthesized.


Synthesizing Unit <KbdFilter>.
    Related source file is "D:/xlink/FPGA_2/KbdFilter.vhd".
    Found 1-bit register for signal <kbdClkF>.
    Found 1-bit register for signal <kbdDataF>.
    Found 4-bit register for signal <kbd_clkf_reg>.
    Found 4-bit register for signal <kbd_Dataf_reg>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <KbdFilter> synthesized.


Synthesizing Unit <Sin_clock>.
    Related source file is "D:/xlink/FPGA_2/Sin_clock.vhd".
WARNING:Xst:1780 - Signal <sin_clk_s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <sin_clk>.
    Found 12-bit up counter for signal <cnt>.
    Found 12-bit comparator equal for signal <cnt$cmp_eq0000> created at line 72.
    Found 12-bit comparator greatequal for signal <cnt$cmp_ge0000> created at line 63.
    Found 12-bit comparator greatequal for signal <cnt$cmp_ge0001> created at line 70.
    Found 12-bit comparator less for signal <cnt$cmp_lt0000> created at line 70.
    Found 12-bit register for signal <cnt_2>.
    Found 12-bit adder for signal <cnt_2$addsub0000> created at line 71.
    Found 4-bit register for signal <cnt_half_period>.
    Found 4-bit adder for signal <cnt_half_period$addsub0000> created at line 77.
    Found 4-bit comparator greatequal for signal <cnt_half_period$cmp_ge0000> created at line 61.
    Found 4-bit comparator less for signal <cnt_half_period$cmp_lt0000> created at line 61.
    Found 12-bit comparator not equal for signal <cnt_half_period$cmp_ne0000> created at line 72.
    Found 1-bit register for signal <enable_clk_s>.
    Found 1-bit register for signal <per_2>.
    Found 12-bit comparator less for signal <per_2$cmp_lt0000> created at line 63.
    Summary:
	inferred   1 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <Sin_clock> synthesized.


Synthesizing Unit <CTRL_2>.
    Related source file is "D:/xlink/FPGA_2/CTRL_2.vhd".
WARNING:Xst:646 - Signal <on_power> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Rx_en>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <KbdClk>.
    Found 8-bit register for signal <Data_To_Host>.
    Found 1-bit register for signal <wr_en>.
    Found 1-bit register for signal <Tx_en>.
    Found 8-bit register for signal <Data_To_OBuff>.
    Found 1-bit register for signal <T_Clk>.
    Found 1-bit register for signal <T_Data>.
    Found 1-bit register for signal <KbdData>.
    Found 1-bit register for signal <GetDataIBuff>.
    Found 1-bit register for signal <StartTransmit>.
    Found 1-bit register for signal <ValidDataINIbuff>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <CTRL_2> synthesized.


Synthesizing Unit <KeyScheduleRAM>.
    Related source file is "D:/xlink/FPGA_2/KeyScheduleRAM.vhd".
    Found 16x128-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 128-bit register for signal <OUTPUT>.
    Summary:
	inferred   1 RAM(s).
	inferred 128 D-type flip-flop(s).
Unit <KeyScheduleRAM> synthesized.


Synthesizing Unit <MUX_Inv>.
    Related source file is "D:/xlink/FPGA_2/MUX_Inv.vhd".
Unit <MUX_Inv> synthesized.


Synthesizing Unit <Reg_128_EN>.
    Related source file is "D:/xlink/FPGA_2/Reg_128_EN.vhd".
    Found 128-bit register for signal <tmp>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <Reg_128_EN> synthesized.


Synthesizing Unit <Counter_to_10>.
    Related source file is "D:/xlink/FPGA_2/Counter_to_10.vhd".
    Found 4-bit up counter for signal <tmp>.
    Summary:
	inferred   1 Counter(s).
Unit <Counter_to_10> synthesized.


Synthesizing Unit <MUX_128_2>.
    Related source file is "D:/xlink/FPGA_2/MUX_128_2.vhd".
Unit <MUX_128_2> synthesized.


Synthesizing Unit <ShiftRows>.
    Related source file is "D:/xlink/FPGA_2/ShiftRows.vhd".
Unit <ShiftRows> synthesized.


Synthesizing Unit <AddRoundKey>.
    Related source file is "D:/xlink/FPGA_2/AddRoundKey.vhd".
    Found 128-bit xor2 for signal <output>.
Unit <AddRoundKey> synthesized.


Synthesizing Unit <InvShiftRows>.
    Related source file is "D:/xlink/FPGA_2/InvShiftRows.vhd".
Unit <InvShiftRows> synthesized.


Synthesizing Unit <S_Box>.
    Related source file is "D:/xlink/FPGA_2/S_Box.vhd".
    Found 256x8-bit ROM for signal <output>.
    Summary:
	inferred   1 ROM(s).
Unit <S_Box> synthesized.


Synthesizing Unit <Xtime>.
    Related source file is "D:/xlink/FPGA_2/Xtime.vhd".
Unit <Xtime> synthesized.


Synthesizing Unit <Inv_S_Box>.
    Related source file is "D:/xlink/FPGA_2/Inv_S_Box.vhd".
    Found 256x8-bit ROM for signal <output>.
    Summary:
	inferred   1 ROM(s).
Unit <Inv_S_Box> synthesized.


Synthesizing Unit <Rcon_zero_row>.
    Related source file is "D:/xlink/FPGA_2/Rcon_zero_row.vhd".
    Found 16x8-bit ROM for signal <output>.
    Summary:
	inferred   1 ROM(s).
Unit <Rcon_zero_row> synthesized.


Synthesizing Unit <lcd_controller>.
    Related source file is "D:/xlink/FPGA_2/lcd_controller.vhd".
WARNING:Xst:647 - Input <reset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 11                                             |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | start                     (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | power_up                                       |
    | Power Up State     | power_up                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <lcd_data>.
    Found 1-bit register for signal <e>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <rs>.
    Found 1-bit register for signal <rw>.
    Found 2-bit register for signal <st>.
    Found 32-bit register for signal <clk_count>.
    Found 32-bit comparator less for signal <e$cmp_lt0000> created at line 129.
    Found 32-bit comparator less for signal <e$cmp_lt0001> created at line 130.
    Found 32-bit comparator less for signal <e$cmp_lt0002> created at line 132.
    Found 1-bit register for signal <start>.
    Found 32-bit adder for signal <state$add0000> created at line 53.
    Found 32-bit comparator less for signal <state$cmp_lt0000> created at line 37.
    Found 32-bit comparator less for signal <state$cmp_lt0001> created at line 54.
    Found 32-bit comparator less for signal <state$cmp_lt0002> created at line 60.
    Found 32-bit comparator less for signal <state$cmp_lt0003> created at line 64.
    Found 32-bit comparator less for signal <state$cmp_lt0004> created at line 75.
    Found 32-bit comparator less for signal <state$cmp_lt0005> created at line 79.
    Found 32-bit comparator less for signal <state$cmp_lt0006> created at line 83.
    Found 32-bit comparator less for signal <state$cmp_lt0007> created at line 87.
    Found 32-bit comparator less for signal <state$cmp_lt0008> created at line 94.
    Found 32-bit comparator less for signal <state$cmp_lt0009> created at line 127.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  47 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  13 Comparator(s).
Unit <lcd_controller> synthesized.


Synthesizing Unit <ROM2>.
    Related source file is "D:/xlink/FPGA_2/Rom2.vhd".
WARNING:Xst:647 - Input <A<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <y> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_enable_s> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x8-bit ROM for signal <rom_0$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_1$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_2$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_10$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_3$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_11$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_4$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_12$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_5$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_13$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_6$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_14$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_7$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_15$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_20$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_8$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_16$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_21$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_9$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_17$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_22$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_18$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_23$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_19$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_24$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_25$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_30$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_26$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_31$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_27$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_28$rom0000> created at line 53.
    Found 16x8-bit ROM for signal <rom_29$rom0000> created at line 53.
    Found 8-bit 32-to-1 multiplexer for signal <D>.
    Found 1-bit register for signal <data_enable_zero>.
    Found 128-bit register for signal <data_in_s>.
    Found 256-bit register for signal <rom>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <rom>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred  32 ROM(s).
	inferred 385 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <ROM2> synthesized.


Synthesizing Unit <LCD_ex2>.
    Related source file is "D:/xlink/FPGA_2/LCD_Ex2.vhd".
WARNING:Xst:646 - Signal <data_exit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit register for signal <address>.
    Found 6-bit 35-to-1 multiplexer for signal <address$mux0000> created at line 78.
    Found 6-bit register for signal <char>.
    Found 6-bit comparator greatequal for signal <char$cmp_ge0000> created at line 185.
    Found 6-bit comparator less for signal <char$cmp_lt0000> created at line 185.
    Found 6-bit adder for signal <char$share0000>.
    Found 1-bit register for signal <data_enable_zero>.
    Found 10-bit register for signal <lcd_bus>.
    Found 1-bit register for signal <lcd_enable>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <LCD_ex2> synthesized.


Synthesizing Unit <KbdTxData>.
    Related source file is "D:/xlink/FPGA_2/KbdTxData.vhd".
WARNING:Xst:653 - Signal <freq> is used but never assigned. This sourceless signal will be automatically connected to value 000.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 18                                             |
    | Inputs             | 6                                              |
    | Outputs            | 12                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <start_sin_clk>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <KbdClk>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <T_Clk>.
    Found 1-bit register for signal <T_Data>.
    Found 1-bit register for signal <KbdData>.
    Found 12-bit register for signal <cnt>.
    Found 12-bit adder for signal <cnt$addsub0000> created at line 95.
    Found 12-bit comparator equal for signal <cnt$cmp_eq0000> created at line 96.
    Found 12-bit register for signal <cnt_end>.
    Found 8-bit register for signal <data_to_host>.
    Found 11-bit register for signal <dataReg>.
    Found 1-bit xor8 for signal <dataReg_9$xor0000> created at line 116.
    Found 1-bit register for signal <ENDCount>.
    Found 1-bit register for signal <ENDshIFt>.
    Found 4-bit register for signal <shIFtcnt>.
    Found 4-bit adder for signal <shIFtcnt$addsub0000> created at line 126.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  54 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Xor(s).
Unit <KbdTxData> synthesized.


Synthesizing Unit <SendtoHost>.
    Related source file is "D:/xlink/FPGA_2/SendtoHost.vhd".
WARNING:Xst:653 - Signal <freq> is used but never assigned. This sourceless signal will be automatically connected to value 000.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 18                                             |
    | Inputs             | 6                                              |
    | Outputs            | 12                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <start_sin_clk>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <KbdClk>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <T_Clk>.
    Found 1-bit register for signal <T_Data>.
    Found 1-bit register for signal <KbdData>.
    Found 12-bit register for signal <cnt>.
    Found 12-bit adder for signal <cnt$addsub0000> created at line 95.
    Found 12-bit comparator equal for signal <cnt$cmp_eq0000> created at line 96.
    Found 12-bit register for signal <cnt_end>.
    Found 8-bit register for signal <data_to_host>.
    Found 11-bit register for signal <dataReg>.
    Found 1-bit xor8 for signal <dataReg_9$xor0000> created at line 116.
    Found 1-bit register for signal <ENDCount>.
    Found 1-bit register for signal <ENDshIFt>.
    Found 4-bit register for signal <shIFtcnt>.
    Found 4-bit adder for signal <shIFtcnt$addsub0000> created at line 126.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  54 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Xor(s).
Unit <SendtoHost> synthesized.


Synthesizing Unit <Read_from_host>.
    Related source file is "D:/xlink/FPGA_2/Read_from_host.vhd".
WARNING:Xst:653 - Signal <freq> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:646 - Signal <dataReg<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State s5 is never reached in FSM <state>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 28                                             |
    | Inputs             | 6                                              |
    | Outputs            | 17                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 11-bit latch for signal <dataReg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <shIFtcnt>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <startCount>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataValid>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <start_sin_clk>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <Data_exit>.
    Found 1-bit register for signal <KbdClk>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <T_Clk>.
    Found 1-bit register for signal <T_Data>.
    Found 1-bit register for signal <KbdData>.
    Found 8-bit register for signal <data_from_host>.
    Found 13-bit up counter for signal <cnt>.
    Found 1-bit register for signal <ENDCount>.
    Found 4-bit adder for signal <shIFtcnt$addsub0000> created at line 261.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Read_from_host> synthesized.


Synthesizing Unit <KeySchedule>.
    Related source file is "D:/xlink/FPGA_2/KeySchedule.vhd".
    Found 8-bit xor2 for signal <rk<0:7>>.
    Found 8-bit xor2 for signal <rk<8>>.
    Found 119-bit xor2 for signal <rk<9:127>>.
    Summary:
	inferred   8 Xor(s).
Unit <KeySchedule> synthesized.


Synthesizing Unit <SubBytes>.
    Related source file is "D:/xlink/FPGA_2/SubBytes.vhd".
Unit <SubBytes> synthesized.


Synthesizing Unit <MixColumns>.
    Related source file is "D:/xlink/FPGA_2/MixColumns.vhd".
    Found 10-bit xor2 for signal <w<0:9>>.
    Found 10-bit xor2 for signal <w<10>>.
    Found 15-bit xor4 for signal <w<11:25>>.
    Found 15-bit xor4 for signal <w<26>>.
    Found 5-bit xor2 for signal <w<27:31>>.
    Found 5-bit xor2 for signal <w<32>>.
    Found 15-bit xor4 for signal <w<33:47>>.
    Found 15-bit xor4 for signal <w<48>>.
    Found 20-bit xor2 for signal <w<49:68>>.
    Found 20-bit xor2 for signal <w<69>>.
    Found 4-bit xor2 for signal <w<70:73>>.
    Found 4-bit xor2 for signal <w<74>>.
    Found 10-bit xor4 for signal <w<75:84>>.
    Found 10-bit xor4 for signal <w<85>>.
    Found 4-bit xor4 for signal <w<86:89>>.
    Found 4-bit xor4 for signal <w<90>>.
    Found 5-bit xor2 for signal <w<91:95>>.
    Found 5-bit xor2 for signal <w<96>>.
    Found 12-bit xor4 for signal <w<97:108>>.
    Found 12-bit xor4 for signal <w<109>>.
    Found 15-bit xor2 for signal <w<110:124>>.
    Found 15-bit xor2 for signal <w<125>>.
    Found 2-bit xor2 for signal <w<126:127>>.
    Found 1-bit xor3 for signal <w_10$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_10$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_100$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_100$xor0001> created at line 36.
    Found 1-bit xor2 for signal <w_101$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_102$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_103$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_104$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_105$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_106$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_107$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_108$xor0000> created at line 47.
    Found 1-bit xor3 for signal <w_11$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_11$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_12$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_12$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_125$xor0000> created at line 69.
    Found 1-bit xor2 for signal <w_125$xor0001> created at line 69.
    Found 1-bit xor3 for signal <w_126$xor0000> created at line 69.
    Found 1-bit xor2 for signal <w_126$xor0001> created at line 69.
    Found 1-bit xor3 for signal <w_127$xor0000> created at line 69.
    Found 1-bit xor2 for signal <w_127$xor0001> created at line 69.
    Found 1-bit xor3 for signal <w_13$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_13$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_14$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_14$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_15$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_15$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_16$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_16$xor0001> created at line 58.
    Found 1-bit xor3 for signal <w_17$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_17$xor0001> created at line 58.
    Found 1-bit xor2 for signal <w_18$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_19$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_20$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_21$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_22$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_23$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_24$xor0000> created at line 69.
    Found 1-bit xor2 for signal <w_25$xor0000> created at line 69.
    Found 1-bit xor3 for signal <w_32$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_32$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_33$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_33$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_34$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_34$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_35$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_35$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_36$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_36$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_37$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_37$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_38$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_38$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_39$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_39$xor0001> created at line 36.
    Found 1-bit xor2 for signal <w_40$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_41$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_42$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_43$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_44$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_45$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_46$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_47$xor0000> created at line 47.
    Found 1-bit xor3 for signal <w_69$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_69$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_74$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_74$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_75$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_75$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_76$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_76$xor0001> created at line 47.
    Found 1-bit xor2 for signal <w_77$xor0000> created at line 47.
    Found 1-bit xor3 for signal <w_78$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_78$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_79$xor0000> created at line 47.
    Found 1-bit xor2 for signal <w_79$xor0001> created at line 47.
    Found 1-bit xor3 for signal <w_80$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_80$xor0001> created at line 58.
    Found 1-bit xor3 for signal <w_81$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_81$xor0001> created at line 58.
    Found 1-bit xor2 for signal <w_82$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_83$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_84$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_86$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_87$xor0000> created at line 58.
    Found 1-bit xor2 for signal <w_88$xor0000> created at line 69.
    Found 1-bit xor2 for signal <w_89$xor0000> created at line 69.
    Found 1-bit xor3 for signal <w_96$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_96$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_97$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_97$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_98$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_98$xor0001> created at line 36.
    Found 1-bit xor3 for signal <w_99$xor0000> created at line 36.
    Found 1-bit xor2 for signal <w_99$xor0001> created at line 36.
    Summary:
	inferred  96 Xor(s).
Unit <MixColumns> synthesized.


Synthesizing Unit <InvSubBytes>.
    Related source file is "D:/xlink/FPGA_2/InvSubBytes.vhd".
Unit <InvSubBytes> synthesized.


Synthesizing Unit <Xtime_3times>.
    Related source file is "D:/xlink/FPGA_2/Xtime_3times.vhd".
Unit <Xtime_3times> synthesized.


Synthesizing Unit <KbdCore>.
    Related source file is "D:/xlink/FPGA_2/KbdCore.vhd".
WARNING:Xst:1780 - Signal <cnt_type> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <KbdCore> synthesized.


Synthesizing Unit <CORE>.
    Related source file is "D:/xlink/FPGA_2/CORE.vhd".
WARNING:Xst:1305 - Output <statusReg<7:2>> is never assigned. Tied to value 000000.
Unit <CORE> synthesized.


Synthesizing Unit <InvMixColumns>.
    Related source file is "D:/xlink/FPGA_2/InvMixColumns.vhd".
    Found 2-bit xor6 for signal <w<0:1>>.
    Found 2-bit xor6 for signal <w<2>>.
    Found 7-bit xor3 for signal <w<3:9>>.
    Found 7-bit xor3 for signal <w<10>>.
    Found 15-bit xor4 for signal <w<11:25>>.
    Found 15-bit xor4 for signal <w<26>>.
    Found 5-bit xor3 for signal <w<27:31>>.
    Found 5-bit xor3 for signal <w<32>>.
    Found 15-bit xor4 for signal <w<33:47>>.
    Found 15-bit xor4 for signal <w<48>>.
    Found 7-bit xor6 for signal <w<49:55>>.
    Found 7-bit xor6 for signal <w<56>>.
    Found 7-bit xor4 for signal <w<57:63>>.
    Found 7-bit xor4 for signal <w<64>>.
    Found 1-bit xor4 for signal <w<65>>.
    Found 3-bit xor3 for signal <w<66:68>>.
    Found 3-bit xor3 for signal <w<69>>.
    Found 4-bit xor3 for signal <w<70:73>>.
    Found 4-bit xor3 for signal <w<74>>.
    Found 10-bit xor4 for signal <w<75:84>>.
    Found 10-bit xor4 for signal <w<85>>.
    Found 4-bit xor4 for signal <w<86:89>>.
    Found 4-bit xor4 for signal <w<90>>.
    Found 2-bit xor6 for signal <w<91:92>>.
    Found 2-bit xor6 for signal <w<93>>.
    Found 2-bit xor3 for signal <w<94:95>>.
    Found 2-bit xor3 for signal <w<96>>.
    Found 12-bit xor4 for signal <w<97:108>>.
    Found 12-bit xor4 for signal <w<109>>.
    Found 7-bit xor6 for signal <w<110:116>>.
    Found 7-bit xor6 for signal <w<117>>.
    Found 7-bit xor3 for signal <w<118:124>>.
    Found 7-bit xor3 for signal <w<125>>.
    Found 2-bit xor3 for signal <w<126:127>>.
    Found 1-bit xor2 for signal <w_0$xor0000> created at line 39.
    Found 1-bit xor2 for signal <w_1$xor0000> created at line 39.
    Found 1-bit xor4 for signal <w_10$xor0000> created at line 52.
    Found 1-bit xor3 for signal <w_10$xor0001> created at line 52.
    Found 1-bit xor4 for signal <w_10$xor0002> created at line 52.
    Found 1-bit xor4 for signal <w_100$xor0000> created at line 39.
    Found 1-bit xor3 for signal <w_100$xor0001> created at line 39.
    Found 1-bit xor4 for signal <w_100$xor0002> created at line 39.
    Found 1-bit xor2 for signal <w_101$xor0000> created at line 39.
    Found 1-bit xor2 for signal <w_101$xor0001> created at line 39.
    Found 1-bit xor2 for signal <w_102$xor0000> created at line 39.
    Found 1-bit xor2 for signal <w_102$xor0001> created at line 39.
    Found 1-bit xor2 for signal <w_103$xor0000> created at line 39.
    Found 1-bit xor2 for signal <w_103$xor0001> created at line 39.
    Found 1-bit xor2 for signal <w_104$xor0000> created at line 52.
    Found 1-bit xor2 for signal <w_104$xor0001> created at line 52.
    Found 1-bit xor2 for signal <w_105$xor0000> created at line 52.
    Found 1-bit xor2 for signal <w_105$xor0001> created at line 52.
    Found 1-bit xor2 for signal <w_106$xor0000> created at line 52.
    Found 1-bit xor2 for signal <w_106$xor0001> created at line 52.
    Found 1-bit xor2 for signal <w_107$xor0000> created at line 52.
    Found 1-bit xor2 for signal <w_107$xor0001> created at line 52.
    Found 1-bit xor2 for signal <w_108$xor0000> created at line 52.
    Found 1-bit xor2 for signal <w_108$xor0001> created at line 52.
    Found 1-bit xor2 for signal <w_109$xor0000> created at line 52.
    Found 1-bit xor4 for signal <w_11$xor0000> created at line 52.
    Found 1-bit xor3 for signal <w_11$xor0001> created at line 52.
    Found 1-bit xor4 for signal <w_11$xor0002> created at line 52.
    Found 1-bit xor2 for signal <w_110$xor0000> created at line 52.
    Found 1-bit xor2 for signal <w_111$xor0000> created at line 52.
    Found 1-bit xor2 for signal <w_112$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_113$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_114$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_115$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_116$xor0000> created at line 65.
    Found 1-bit xor4 for signal <w_12$xor0000> created at line 52.
    Found 1-bit xor3 for signal <w_12$xor0001> created at line 52.
    Found 1-bit xor4 for signal <w_12$xor0002> created at line 52.
    Found 1-bit xor4 for signal <w_125$xor0000> created at line 78.
    Found 1-bit xor3 for signal <w_125$xor0001> created at line 78.
    Found 1-bit xor4 for signal <w_125$xor0002> created at line 78.
    Found 1-bit xor4 for signal <w_126$xor0000> created at line 78.
    Found 1-bit xor3 for signal <w_126$xor0001> created at line 78.
    Found 1-bit xor4 for signal <w_126$xor0002> created at line 78.
    Found 1-bit xor4 for signal <w_127$xor0000> created at line 78.
    Found 1-bit xor3 for signal <w_127$xor0001> created at line 78.
    Found 1-bit xor4 for signal <w_127$xor0002> created at line 78.
    Found 1-bit xor4 for signal <w_13$xor0000> created at line 52.
    Found 1-bit xor3 for signal <w_13$xor0001> created at line 52.
    Found 1-bit xor4 for signal <w_13$xor0002> created at line 52.
    Found 1-bit xor4 for signal <w_14$xor0000> created at line 52.
    Found 1-bit xor3 for signal <w_14$xor0001> created at line 52.
    Found 1-bit xor4 for signal <w_14$xor0002> created at line 52.
    Found 1-bit xor4 for signal <w_15$xor0000> created at line 52.
    Found 1-bit xor3 for signal <w_15$xor0001> created at line 52.
    Found 1-bit xor4 for signal <w_15$xor0002> created at line 52.
    Found 1-bit xor4 for signal <w_16$xor0000> created at line 65.
    Found 1-bit xor3 for signal <w_16$xor0001> created at line 65.
    Found 1-bit xor4 for signal <w_16$xor0002> created at line 65.
    Found 1-bit xor4 for signal <w_17$xor0000> created at line 65.
    Found 1-bit xor3 for signal <w_17$xor0001> created at line 65.
    Found 1-bit xor4 for signal <w_17$xor0002> created at line 65.
    Found 1-bit xor2 for signal <w_18$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_18$xor0001> created at line 65.
    Found 1-bit xor2 for signal <w_19$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_19$xor0001> created at line 65.
    Found 1-bit xor2 for signal <w_20$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_20$xor0001> created at line 65.
    Found 1-bit xor2 for signal <w_21$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_21$xor0001> created at line 65.
    Found 1-bit xor2 for signal <w_22$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_22$xor0001> created at line 65.
    Found 1-bit xor2 for signal <w_23$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_23$xor0001> created at line 65.
    Found 1-bit xor2 for signal <w_24$xor0000> created at line 78.
    Found 1-bit xor2 for signal <w_24$xor0001> created at line 78.
    Found 1-bit xor2 for signal <w_25$xor0000> created at line 78.
    Found 1-bit xor2 for signal <w_25$xor0001> created at line 78.
    Found 1-bit xor2 for signal <w_26$xor0000> created at line 78.
    Found 1-bit xor2 for signal <w_27$xor0000> created at line 78.
    Found 1-bit xor2 for signal <w_28$xor0000> created at line 78.
    Found 1-bit xor2 for signal <w_29$xor0000> created at line 78.
    Found 1-bit xor2 for signal <w_30$xor0000> created at line 78.
    Found 1-bit xor2 for signal <w_31$xor0000> created at line 78.
    Found 1-bit xor4 for signal <w_32$xor0000> created at line 39.
    Found 1-bit xor3 for signal <w_32$xor0001> created at line 39.
    Found 1-bit xor4 for signal <w_32$xor0002> created at line 39.
    Found 1-bit xor4 for signal <w_33$xor0000> created at line 39.
    Found 1-bit xor3 for signal <w_33$xor0001> created at line 39.
    Found 1-bit xor4 for signal <w_33$xor0002> created at line 39.
    Found 1-bit xor4 for signal <w_34$xor0000> created at line 39.
    Found 1-bit xor3 for signal <w_34$xor0001> created at line 39.
    Found 1-bit xor4 for signal <w_34$xor0002> created at line 39.
    Found 1-bit xor4 for signal <w_35$xor0000> created at line 39.
    Found 1-bit xor3 for signal <w_35$xor0001> created at line 39.
    Found 1-bit xor4 for signal <w_35$xor0002> created at line 39.
    Found 1-bit xor4 for signal <w_36$xor0000> created at line 39.
    Found 1-bit xor3 for signal <w_36$xor0001> created at line 39.
    Found 1-bit xor4 for signal <w_36$xor0002> created at line 39.
    Found 1-bit xor4 for signal <w_37$xor0000> created at line 39.
    Found 1-bit xor3 for signal <w_37$xor0001> created at line 39.
    Found 1-bit xor4 for signal <w_37$xor0002> created at line 39.
    Found 1-bit xor4 for signal <w_38$xor0000> created at line 39.
    Found 1-bit xor3 for signal <w_38$xor0001> created at line 39.
    Found 1-bit xor4 for signal <w_38$xor0002> created at line 39.
    Found 1-bit xor4 for signal <w_39$xor0000> created at line 39.
    Found 1-bit xor3 for signal <w_39$xor0001> created at line 39.
    Found 1-bit xor4 for signal <w_39$xor0002> created at line 39.
    Found 1-bit xor2 for signal <w_40$xor0000> created at line 52.
    Found 1-bit xor2 for signal <w_40$xor0001> created at line 52.
    Found 1-bit xor2 for signal <w_41$xor0000> created at line 52.
    Found 1-bit xor2 for signal <w_41$xor0001> created at line 52.
    Found 1-bit xor2 for signal <w_42$xor0000> created at line 52.
    Found 1-bit xor2 for signal <w_42$xor0001> created at line 52.
    Found 1-bit xor2 for signal <w_43$xor0000> created at line 52.
    Found 1-bit xor2 for signal <w_43$xor0001> created at line 52.
    Found 1-bit xor2 for signal <w_44$xor0000> created at line 52.
    Found 1-bit xor2 for signal <w_44$xor0001> created at line 52.
    Found 1-bit xor2 for signal <w_45$xor0000> created at line 52.
    Found 1-bit xor2 for signal <w_45$xor0001> created at line 52.
    Found 1-bit xor2 for signal <w_46$xor0000> created at line 52.
    Found 1-bit xor2 for signal <w_46$xor0001> created at line 52.
    Found 1-bit xor2 for signal <w_47$xor0000> created at line 52.
    Found 1-bit xor2 for signal <w_47$xor0001> created at line 52.
    Found 1-bit xor2 for signal <w_48$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_49$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_50$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_51$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_52$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_53$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_54$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_55$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_64$xor0000> created at line 39.
    Found 1-bit xor2 for signal <w_65$xor0000> created at line 39.
    Found 1-bit xor4 for signal <w_69$xor0000> created at line 39.
    Found 1-bit xor3 for signal <w_69$xor0001> created at line 39.
    Found 1-bit xor4 for signal <w_69$xor0002> created at line 39.
    Found 1-bit xor4 for signal <w_74$xor0000> created at line 52.
    Found 1-bit xor3 for signal <w_74$xor0001> created at line 52.
    Found 1-bit xor4 for signal <w_74$xor0002> created at line 52.
    Found 1-bit xor4 for signal <w_75$xor0000> created at line 52.
    Found 1-bit xor3 for signal <w_75$xor0001> created at line 52.
    Found 1-bit xor4 for signal <w_75$xor0002> created at line 52.
    Found 1-bit xor4 for signal <w_76$xor0000> created at line 52.
    Found 1-bit xor3 for signal <w_76$xor0001> created at line 52.
    Found 1-bit xor4 for signal <w_76$xor0002> created at line 52.
    Found 1-bit xor2 for signal <w_77$xor0000> created at line 52.
    Found 1-bit xor2 for signal <w_77$xor0001> created at line 52.
    Found 1-bit xor4 for signal <w_78$xor0000> created at line 52.
    Found 1-bit xor3 for signal <w_78$xor0001> created at line 52.
    Found 1-bit xor4 for signal <w_78$xor0002> created at line 52.
    Found 1-bit xor4 for signal <w_79$xor0000> created at line 52.
    Found 1-bit xor3 for signal <w_79$xor0001> created at line 52.
    Found 1-bit xor4 for signal <w_79$xor0002> created at line 52.
    Found 1-bit xor4 for signal <w_80$xor0000> created at line 65.
    Found 1-bit xor3 for signal <w_80$xor0001> created at line 65.
    Found 1-bit xor4 for signal <w_80$xor0002> created at line 65.
    Found 1-bit xor4 for signal <w_81$xor0000> created at line 65.
    Found 1-bit xor3 for signal <w_81$xor0001> created at line 65.
    Found 1-bit xor4 for signal <w_81$xor0002> created at line 65.
    Found 1-bit xor2 for signal <w_82$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_82$xor0001> created at line 65.
    Found 1-bit xor2 for signal <w_83$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_83$xor0001> created at line 65.
    Found 1-bit xor2 for signal <w_84$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_84$xor0001> created at line 65.
    Found 1-bit xor2 for signal <w_85$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_86$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_86$xor0001> created at line 65.
    Found 1-bit xor2 for signal <w_87$xor0000> created at line 65.
    Found 1-bit xor2 for signal <w_87$xor0001> created at line 65.
    Found 1-bit xor2 for signal <w_88$xor0000> created at line 78.
    Found 1-bit xor2 for signal <w_88$xor0001> created at line 78.
    Found 1-bit xor2 for signal <w_89$xor0000> created at line 78.
    Found 1-bit xor2 for signal <w_89$xor0001> created at line 78.
    Found 1-bit xor2 for signal <w_90$xor0000> created at line 78.
    Found 1-bit xor2 for signal <w_91$xor0000> created at line 78.
    Found 1-bit xor2 for signal <w_92$xor0000> created at line 78.
    Found 1-bit xor2 for signal <w_94$xor0000> created at line 78.
    Found 1-bit xor2 for signal <w_95$xor0000> created at line 78.
    Found 1-bit xor4 for signal <w_96$xor0000> created at line 39.
    Found 1-bit xor3 for signal <w_96$xor0001> created at line 39.
    Found 1-bit xor4 for signal <w_96$xor0002> created at line 39.
    Found 1-bit xor4 for signal <w_97$xor0000> created at line 39.
    Found 1-bit xor3 for signal <w_97$xor0001> created at line 39.
    Found 1-bit xor4 for signal <w_97$xor0002> created at line 39.
    Found 1-bit xor4 for signal <w_98$xor0000> created at line 39.
    Found 1-bit xor3 for signal <w_98$xor0001> created at line 39.
    Found 1-bit xor4 for signal <w_98$xor0002> created at line 39.
    Found 1-bit xor4 for signal <w_99$xor0000> created at line 39.
    Found 1-bit xor3 for signal <w_99$xor0001> created at line 39.
    Found 1-bit xor4 for signal <w_99$xor0002> created at line 39.
    Summary:
	inferred 224 Xor(s).
Unit <InvMixColumns> synthesized.


Synthesizing Unit <RoundEncryptDecrypt>.
    Related source file is "D:/xlink/FPGA_2/RoundEncryptDecrypt.vhd".
Unit <RoundEncryptDecrypt> synthesized.


Synthesizing Unit <Main>.
    Related source file is "D:/xlink/FPGA_2/Main.vhd".
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | reg_RESET                 (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | i_0                                            |
    | Power Up State     | i_0                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <AVAILABLE>.
    Found 1-bit register for signal <ENCR_DECR_reg>.
    Found 1-bit register for signal <reg_DATA_WRITE>.
    Found 1-bit register for signal <reg_RESET>.
    Found 1-bit register for signal <tmp_AVAILABLE>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 D-type flip-flop(s).
Unit <Main> synthesized.


Synthesizing Unit <testTop>.
    Related source file is "D:/xlink/FPGA_2/exampleTop.vhd".
WARNING:Xst:646 - Signal <statusReg_kb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <statusReg<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sr_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_data_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <for_lcd_en<120:127>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <data_exit_lcd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <OUTPUT_TEXT<8:127>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_5> for signal <cnt_input>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 18                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | cnt_input$not0000         (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <rec_cnt>.
    Using one-hot encoding for signal <cnt>.
    Found 1-bit register for signal <aval_aes>.
    Found 1-bit register for signal <btn_on>.
    Found 8-bit up counter for signal <buff_count>.
    Found 4-bit register for signal <cnt>.
    Found 8-bit up counter for signal <cnt_buf>.
    Found 1-bit register for signal <data_sig>.
    Found 1-bit register for signal <DATA_WRITE>.
    Found 8-bit register for signal <dataFromHost>.
    Found 8-bit register for signal <DataToIBuff_kb>.
    Found 128-bit register for signal <for_lcd>.
    Found 128-bit register for signal <for_lcd_en>.
    Found 128-bit register for signal <INPUT_TEXT>.
    Found 128-bit register for signal <OUTPUT_TEXT_en>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_kb>.
    Found 1-bit register for signal <rd_en_lcd>.
    Found 4-bit register for signal <rec_cnt>.
    Found 1-bit register for signal <wr_en>.
    Found 1-bit register for signal <wr_en_kb>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 545 D-type flip-flop(s).
Unit <testTop> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x128-bit single-port RAM                            : 1
# ROMs                                                 : 69
 16x8-bit ROM                                          : 33
 256x8-bit ROM                                         : 36
# Adders/Subtractors                                   : 14
 12-bit adder                                          : 5
 32-bit adder                                          : 1
 4-bit adder                                           : 7
 6-bit adder                                           : 1
# Counters                                             : 7
 12-bit up counter                                     : 4
 13-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 179
 1-bit register                                        : 100
 10-bit register                                       : 1
 11-bit register                                       : 1
 12-bit register                                       : 8
 128-bit register                                      : 10
 2-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 12
 6-bit register                                        : 2
 8-bit register                                        : 43
# Latches                                              : 7
 1-bit latch                                           : 5
 11-bit latch                                          : 1
 4-bit latch                                           : 1
# Comparators                                          : 41
 12-bit comparator equal                               : 5
 12-bit comparator greatequal                          : 6
 12-bit comparator less                                : 6
 12-bit comparator not equal                           : 3
 32-bit comparator less                                : 13
 4-bit comparator greatequal                           : 3
 4-bit comparator less                                 : 3
 6-bit comparator greatequal                           : 1
 6-bit comparator less                                 : 1
# Multiplexers                                         : 2
 6-bit 35-to-1 multiplexer                             : 1
 8-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 676
 1-bit xor2                                            : 344
 1-bit xor3                                            : 136
 1-bit xor4                                            : 160
 1-bit xor6                                            : 32
 1-bit xor8                                            : 2
 128-bit xor2                                          : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <cnt_input/FSM> on signal <cnt_input[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <AES/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 i_0   | 000
 i_1   | 001
 i_2   | 011
 s_0   | 010
 s_0_2 | 110
 s_1   | 111
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <KB/Read_host/state/FSM> on signal <state[1:17]> with one-hot encoding.
----------------------------
 State | Encoding
----------------------------
 s0    | 00000000000000001
 s1    | 00000000000000010
 s2    | 00000000000000100
 s22   | 00000000000001000
 s222  | 00000000000010000
 s3    | 00000000000100000
 s33   | 00000000001000000
 s4    | 00000000010000000
 s5    | unreached
 s55   | 00000001000000000
 s555  | 00000000100000000
 s6    | 00000010000000000
 s7    | 00000100000000000
 s8    | 00001000000000000
 s88   | 00010000000000000
 s9    | 00100000000000000
 s10   | 01000000000000000
 s11   | 10000000000000000
----------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <KB/Send/state/FSM> on signal <state[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 s0    | 0000000001
 s1    | 0000000010
 s2    | 0000000100
 s222  | 0000001000
 s22   | 0000010000
 s3    | 0001000000
 s33   | 0000100000
 s4    | 0010000000
 s5    | 0100000000
 s6    | 1000000000
---------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <KBD_Mod/SendKB/state/FSM> on signal <state[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 s0    | 0000000001
 s1    | 0000000010
 s2    | 0000000100
 s222  | 0000001000
 s22   | 0000010000
 s3    | 0001000000
 s33   | 0000100000
 s4    | 0010000000
 s5    | 0100000000
 s6    | 1000000000
---------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Display/c1/state/FSM> on signal <state[1:2]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 power_up   | 00
 initialize | 01
 ready      | 11
 send       | 10
------------------------
Reading core <ipcore_dir/IOBuffer.ngc>.
Loading core <IOBuffer> for timing and area information for instance <OBuffer>.
Loading core <IOBuffer> for timing and area information for instance <IBuffer>.
Loading core <IOBuffer> for timing and area information for instance <OBuffer>.
Loading core <IOBuffer> for timing and area information for instance <IBuffer>.
INFO:Xst:2261 - The FF/Latch <T_Clk> in Unit <SendKB> is equivalent to the following FF/Latch, which will be removed : <T_Data> 
INFO:Xst:2261 - The FF/Latch <T_Clk> in Unit <Send> is equivalent to the following FF/Latch, which will be removed : <T_Data> 
WARNING:Xst:1426 - The value init of the FF/Latch start hinder the constant cleaning in the block c1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <cnt_end_0> has a constant value of 0 in block <SendKB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_end_2> has a constant value of 0 in block <SendKB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_end_4> has a constant value of 0 in block <SendKB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_end_11> has a constant value of 0 in block <SendKB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_end_0> has a constant value of 0 in block <Send>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_end_2> has a constant value of 0 in block <Send>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_end_4> has a constant value of 0 in block <Send>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_end_11> has a constant value of 0 in block <Send>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ENCR_DECR_reg> has a constant value of 0 in block <AES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rw> (without init value) has a constant value of 0 in block <c1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lcd_bus_8> (without init value) has a constant value of 0 in block <Display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tmpData11_10> of sequential type is unconnected in block <RecieveKb>.
WARNING:Xst:2677 - Node <tmp_127> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_126> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_125> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_124> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_123> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_122> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_121> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_120> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_119> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_118> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_117> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_116> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_115> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_114> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_113> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_112> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_111> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_110> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_109> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_108> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_107> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_106> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_105> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_104> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_103> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_102> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_101> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_100> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_99> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_98> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_97> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_96> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_95> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_94> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_93> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_92> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_91> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_90> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_89> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_88> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_87> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_86> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_85> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_84> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_83> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_82> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_81> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_80> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_79> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_78> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_77> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_76> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_75> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_74> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_73> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_72> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_71> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_70> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_69> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_68> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_67> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_66> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_65> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_64> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_63> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_62> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_61> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_60> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_59> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_58> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_57> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_56> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_55> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_54> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_53> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_52> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_51> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_50> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_49> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_48> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_47> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_46> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_45> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_44> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_43> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_42> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_41> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_40> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_39> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_38> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_37> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_36> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_35> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_34> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_33> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_32> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_31> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_30> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_29> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_28> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_27> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_26> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_25> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_24> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_23> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_22> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_21> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_20> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_19> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_18> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_17> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_16> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_15> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_14> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_13> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_12> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_11> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_10> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_9> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <tmp_8> of sequential type is unconnected in block <ouput_reg>.
WARNING:Xst:2677 - Node <rec_cnt_0> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <cnt_0> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <for_lcd_en_127> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <for_lcd_en_126> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <for_lcd_en_125> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <for_lcd_en_124> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <for_lcd_en_123> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <for_lcd_en_122> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <for_lcd_en_121> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <for_lcd_en_120> of sequential type is unconnected in block <testTop>.

Synthesizing (advanced) Unit <KeyScheduleRAM>.
INFO:Xst:3230 - The RAM description <Mram_RAM> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <ADDRESS>       |          |
    |     diA            | connected to signal <INPUT>         |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <KeyScheduleRAM> synthesized (advanced).

Synthesizing (advanced) Unit <Main>.
INFO:Xst:3044 - The ROM <main2/de_2/generate_for_each_byte[15].substitute/Mrom_output> will be implemented as a read-only BLOCK RAM, absorbing the register: <main3/tmp>.
INFO:Xst:3044 - The ROM <main2/de_2/generate_for_each_byte[13].substitute/Mrom_output> will be implemented as a read-only BLOCK RAM, absorbing the register: <main3/tmp>.
INFO:Xst:3044 - The ROM <main2/de_2/generate_for_each_byte[14].substitute/Mrom_output> will be implemented as a read-only BLOCK RAM, absorbing the register: <main3/tmp>.
INFO:Xst:3044 - The ROM <main2/de_2/generate_for_each_byte[12].substitute/Mrom_output> will be implemented as a read-only BLOCK RAM, absorbing the register: <main3/tmp>.
INFO:Xst:3044 - The ROM <main2/de_2/generate_for_each_byte[10].substitute/Mrom_output> will be implemented as a read-only BLOCK RAM, absorbing the register: <main3/tmp>.
INFO:Xst:3044 - The ROM <main2/de_2/generate_for_each_byte[11].substitute/Mrom_output> will be implemented as a read-only BLOCK RAM, absorbing the register: <main3/tmp>.
INFO:Xst:3044 - The ROM <main2/de_2/generate_for_each_byte[9].substitute/Mrom_output> will be implemented as a read-only BLOCK RAM, absorbing the register: <main3/tmp>.
INFO:Xst:3044 - The ROM <main2/de_2/generate_for_each_byte[7].substitute/Mrom_output> will be implemented as a read-only BLOCK RAM, absorbing the register: <main3/tmp>.
INFO:Xst:3044 - The ROM <main2/de_2/generate_for_each_byte[8].substitute/Mrom_output> will be implemented as a read-only BLOCK RAM, absorbing the register: <main3/tmp>.
INFO:Xst:3044 - The ROM <main2/de_2/generate_for_each_byte[6].substitute/Mrom_output> will be implemented as a read-only BLOCK RAM, absorbing the register: <main3/tmp>.
INFO:Xst:3044 - The ROM <main2/de_2/generate_for_each_byte[5].substitute/Mrom_output> will be implemented as a read-only BLOCK RAM, absorbing the register: <main3/tmp>.
INFO:Xst:3044 - The ROM <main2/de_2/generate_for_each_byte[4].substitute/Mrom_output> will be implemented as a read-only BLOCK RAM, absorbing the register: <main3/tmp>.
INFO:Xst:3044 - The ROM <main2/de_2/generate_for_each_byte[2].substitute/Mrom_output> will be implemented as a read-only BLOCK RAM, absorbing the register: <main3/tmp>.
INFO:Xst:3044 - The ROM <main2/de_2/generate_for_each_byte[3].substitute/Mrom_output> will be implemented as a read-only BLOCK RAM, absorbing the register: <main3/tmp>.
INFO:Xst:3044 - The ROM <main2/de_2/generate_for_each_byte[1].substitute/Mrom_output> will be implemented as a read-only BLOCK RAM, absorbing the register: <main3/tmp>.
INFO:Xst:3044 - The ROM <main2/de_2/generate_for_each_byte[0].substitute/Mrom_output> will be implemented as a read-only BLOCK RAM, absorbing the register: <main3/tmp>.
INFO:Xst:3045 - The ROM description <wrk0/generate_for_1st_column[1].for_each_byte_in_1st_column/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <wrk0/generate_for_1st_column[0].for_each_byte_in_1st_column/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <wrk0/generate_for_1st_column[2].for_each_byte_in_1st_column/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <wrk0/generate_for_1st_column[3].for_each_byte_in_1st_column/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <main2/en_1/generate_for_each_byte[0].substitute/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <main2/en_1/generate_for_each_byte[1].substitute/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <main2/en_1/generate_for_each_byte[3].substitute/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <main2/en_1/generate_for_each_byte[2].substitute/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <main2/en_1/generate_for_each_byte[4].substitute/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <main2/en_1/generate_for_each_byte[6].substitute/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <main2/en_1/generate_for_each_byte[5].substitute/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <main2/en_1/generate_for_each_byte[7].substitute/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <main2/en_1/generate_for_each_byte[9].substitute/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <main2/en_1/generate_for_each_byte[8].substitute/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <main2/en_1/generate_for_each_byte[10].substitute/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <main2/en_1/generate_for_each_byte[12].substitute/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <main2/en_1/generate_for_each_byte[11].substitute/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <main2/en_1/generate_for_each_byte[13].substitute/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <main2/en_1/generate_for_each_byte[14].substitute/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3045 - The ROM description <main2/en_1/generate_for_each_byte[15].substitute/Mrom_output> will be implemented on LUTs because the limited number of device block RAMs. If you want to be implemented as block RAM, please select a larger device.
INFO:Xst:3225 - The RAM <main2/de_2/generate_for_each_byte[15].substitute/Mrom_output> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <control_enable_core_output_reg> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <w2>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <main2/d1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <main2/de_2/generate_for_each_byte[13].substitute/Mrom_output> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <control_enable_core_output_reg> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <w2>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <main2/d1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <main2/de_2/generate_for_each_byte[14].substitute/Mrom_output> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <control_enable_core_output_reg> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <w2>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <main2/d1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <main2/de_2/generate_for_each_byte[12].substitute/Mrom_output> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <control_enable_core_output_reg> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <w2>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <main2/d1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <main2/de_2/generate_for_each_byte[10].substitute/Mrom_output> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <control_enable_core_output_reg> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <w2>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <main2/d1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <main2/de_2/generate_for_each_byte[11].substitute/Mrom_output> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <control_enable_core_output_reg> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <w2>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <main2/d1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <main2/de_2/generate_for_each_byte[9].substitute/Mrom_output> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <control_enable_core_output_reg> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <w2>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <main2/d1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <main2/de_2/generate_for_each_byte[7].substitute/Mrom_output> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <control_enable_core_output_reg> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <w2>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <main2/d1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <main2/de_2/generate_for_each_byte[8].substitute/Mrom_output> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <control_enable_core_output_reg> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <w2>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <main2/d1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <main2/de_2/generate_for_each_byte[6].substitute/Mrom_output> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <control_enable_core_output_reg> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <w2>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <main2/d1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <main2/de_2/generate_for_each_byte[5].substitute/Mrom_output> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <control_enable_core_output_reg> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <w2>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <main2/d1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <main2/de_2/generate_for_each_byte[4].substitute/Mrom_output> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <control_enable_core_output_reg> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <w2>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <main2/d1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <main2/de_2/generate_for_each_byte[2].substitute/Mrom_output> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <control_enable_core_output_reg> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <w2>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <main2/d1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <main2/de_2/generate_for_each_byte[3].substitute/Mrom_output> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <control_enable_core_output_reg> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <w2>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <main2/d1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <main2/de_2/generate_for_each_byte[1].substitute/Mrom_output> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <control_enable_core_output_reg> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <w2>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <main2/d1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <main2/de_2/generate_for_each_byte[0].substitute/Mrom_output> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <control_enable_core_output_reg> | high     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <w2>            |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <main2/d1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Main> synthesized (advanced).

Synthesizing (advanced) Unit <ROM2>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_1_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_0_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_2_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_10_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_3_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_11_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_4_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_12_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_5_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_13_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_6_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_14_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_7_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_15_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_20_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_8_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_16_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_9_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_21_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_17_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_22_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_18_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_23_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_19_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_24_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_25_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_30_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_26_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_31_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_27_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_28_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_rom_29_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <ROM2> synthesized (advanced).
WARNING:Xst:2677 - Node <tmpData11_10> of sequential type is unconnected in block <KbdRxData>.
WARNING:Xst:2677 - Node <rec_cnt_0> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <cnt_0> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <for_lcd_en_127> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <for_lcd_en_126> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <for_lcd_en_125> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <for_lcd_en_124> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <for_lcd_en_123> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <for_lcd_en_122> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <for_lcd_en_121> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <for_lcd_en_120> of sequential type is unconnected in block <testTop>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 17
 16x128-bit single-port distributed RAM                : 1
 256x8-bit single-port block RAM                       : 16
# ROMs                                                 : 53
 16x8-bit ROM                                          : 33
 256x8-bit ROM                                         : 20
# Adders/Subtractors                                   : 14
 12-bit adder                                          : 5
 32-bit adder                                          : 1
 4-bit adder                                           : 7
 6-bit adder                                           : 1
# Counters                                             : 7
 12-bit up counter                                     : 4
 13-bit up counter                                     : 1
 4-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 1968
 Flip-Flops                                            : 1968
# Latches                                              : 7
 1-bit latch                                           : 5
 11-bit latch                                          : 1
 4-bit latch                                           : 1
# Comparators                                          : 41
 12-bit comparator equal                               : 5
 12-bit comparator greatequal                          : 6
 12-bit comparator less                                : 6
 12-bit comparator not equal                           : 3
 32-bit comparator less                                : 13
 4-bit comparator greatequal                           : 3
 4-bit comparator less                                 : 3
 6-bit comparator greatequal                           : 1
 6-bit comparator less                                 : 1
# Multiplexers                                         : 2
 6-bit 35-to-1 multiplexer                             : 1
 8-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 676
 1-bit xor2                                            : 344
 1-bit xor3                                            : 136
 1-bit xor4                                            : 160
 1-bit xor6                                            : 32
 1-bit xor8                                            : 2
 128-bit xor2                                          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch start hinder the constant cleaning in the block lcd_controller.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <lcd_bus_8> (without init value) has a constant value of 0 in block <LCD_ex2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_end_0> has a constant value of 0 in block <KbdTxData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_end_2> has a constant value of 0 in block <KbdTxData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_end_4> has a constant value of 0 in block <KbdTxData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_end_11> has a constant value of 0 in block <KbdTxData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_end_0> has a constant value of 0 in block <SendtoHost>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_end_2> has a constant value of 0 in block <SendtoHost>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_end_4> has a constant value of 0 in block <SendtoHost>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_end_11> has a constant value of 0 in block <SendtoHost>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ENCR_DECR_reg> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <T_Clk> in Unit <KbdTxData> is equivalent to the following FF/Latch, which will be removed : <T_Data> 
INFO:Xst:2261 - The FF/Latch <T_Clk> in Unit <SendtoHost> is equivalent to the following FF/Latch, which will be removed : <T_Data> 
INFO:Xst:2261 - The FF/Latch <DataToIBuff_kb_6> in Unit <testTop> is equivalent to the following FF/Latch, which will be removed : <for_lcd_1> 
INFO:Xst:2261 - The FF/Latch <DataToIBuff_kb_5> in Unit <testTop> is equivalent to the following FF/Latch, which will be removed : <for_lcd_2> 
INFO:Xst:2261 - The FF/Latch <DataToIBuff_kb_4> in Unit <testTop> is equivalent to the following FF/Latch, which will be removed : <for_lcd_3> 
INFO:Xst:2261 - The FF/Latch <DataToIBuff_kb_3> in Unit <testTop> is equivalent to the following FF/Latch, which will be removed : <for_lcd_4> 
INFO:Xst:2261 - The FF/Latch <DataToIBuff_kb_2> in Unit <testTop> is equivalent to the following FF/Latch, which will be removed : <for_lcd_5> 
INFO:Xst:2261 - The FF/Latch <DataToIBuff_kb_1> in Unit <testTop> is equivalent to the following FF/Latch, which will be removed : <for_lcd_6> 
INFO:Xst:2261 - The FF/Latch <DataToIBuff_kb_0> in Unit <testTop> is equivalent to the following FF/Latch, which will be removed : <for_lcd_7> 
INFO:Xst:2261 - The FF/Latch <DataToIBuff_kb_7> in Unit <testTop> is equivalent to the following FF/Latch, which will be removed : <for_lcd_0> 
WARNING:Xst:1710 - FF/Latch <rw> (without init value) has a constant value of 0 in block <lcd_controller>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2697 - Unit <Main> : the RAMs <main2/de_2/generate_for_each_byte[15].substitute/Mrom_output>, <main2/de_2/generate_for_each_byte[12].substitute/Mrom_output> are packed into the single block RAM <main2/de_2/generate_for_each_byte[15].substitute/Mrom_output1>
INFO:Xst:2697 - Unit <Main> : the RAMs <main2/de_2/generate_for_each_byte[13].substitute/Mrom_output>, <main2/de_2/generate_for_each_byte[14].substitute/Mrom_output> are packed into the single block RAM <main2/de_2/generate_for_each_byte[13].substitute/Mrom_output1>
INFO:Xst:2697 - Unit <Main> : the RAMs <main2/de_2/generate_for_each_byte[9].substitute/Mrom_output>, <main2/de_2/generate_for_each_byte[10].substitute/Mrom_output> are packed into the single block RAM <main2/de_2/generate_for_each_byte[9].substitute/Mrom_output1>
INFO:Xst:2697 - Unit <Main> : the RAMs <main2/de_2/generate_for_each_byte[11].substitute/Mrom_output>, <main2/de_2/generate_for_each_byte[6].substitute/Mrom_output> are packed into the single block RAM <main2/de_2/generate_for_each_byte[11].substitute/Mrom_output1>
INFO:Xst:2697 - Unit <Main> : the RAMs <main2/de_2/generate_for_each_byte[7].substitute/Mrom_output>, <main2/de_2/generate_for_each_byte[8].substitute/Mrom_output> are packed into the single block RAM <main2/de_2/generate_for_each_byte[7].substitute/Mrom_output1>
INFO:Xst:2697 - Unit <Main> : the RAMs <main2/de_2/generate_for_each_byte[5].substitute/Mrom_output>, <main2/de_2/generate_for_each_byte[4].substitute/Mrom_output> are packed into the single block RAM <main2/de_2/generate_for_each_byte[5].substitute/Mrom_output1>
INFO:Xst:2697 - Unit <Main> : the RAMs <main2/de_2/generate_for_each_byte[2].substitute/Mrom_output>, <main2/de_2/generate_for_each_byte[3].substitute/Mrom_output> are packed into the single block RAM <main2/de_2/generate_for_each_byte[2].substitute/Mrom_output1>
INFO:Xst:2697 - Unit <Main> : the RAMs <main2/de_2/generate_for_each_byte[1].substitute/Mrom_output>, <main2/de_2/generate_for_each_byte[0].substitute/Mrom_output> are packed into the single block RAM <main2/de_2/generate_for_each_byte[1].substitute/Mrom_output1>
WARNING:Xst:1710 - FF/Latch <rom_29_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_28_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_27_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_31_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_26_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_30_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_25_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_24_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_19_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_23_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_18_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_22_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_17_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_9_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_21_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_16_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_8_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_20_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_15_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_7_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_14_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_6_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_13_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_5_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_12_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_4_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_11_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_3_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_2_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_1_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_10_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rom_0_3> (without init value) has a constant value of 0 in block <ROM2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dataReg_0> of sequential type is unconnected in block <Read_from_host>.
INFO:Xst:2261 - The FF/Latch <rom_29_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_29_1> 
INFO:Xst:2261 - The FF/Latch <rom_28_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_28_1> 
INFO:Xst:2261 - The FF/Latch <rom_27_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_27_1> 
INFO:Xst:2261 - The FF/Latch <rom_26_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_26_1> 
INFO:Xst:2261 - The FF/Latch <rom_31_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_31_1> 
INFO:Xst:2261 - The FF/Latch <rom_25_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_25_1> 
INFO:Xst:2261 - The FF/Latch <rom_30_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_30_1> 
INFO:Xst:2261 - The FF/Latch <rom_19_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_19_1> 
INFO:Xst:2261 - The FF/Latch <rom_24_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_24_1> 
INFO:Xst:2261 - The FF/Latch <rom_18_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_18_1> 
INFO:Xst:2261 - The FF/Latch <rom_23_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_23_1> 
INFO:Xst:2261 - The FF/Latch <rom_17_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_17_1> 
INFO:Xst:2261 - The FF/Latch <rom_22_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_22_1> 
INFO:Xst:2261 - The FF/Latch <rom_16_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_16_1> 
INFO:Xst:2261 - The FF/Latch <rom_21_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_21_1> 
INFO:Xst:2261 - The FF/Latch <rom_15_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_15_1> 
INFO:Xst:2261 - The FF/Latch <rom_20_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_20_1> 
INFO:Xst:2261 - The FF/Latch <rom_14_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_14_1> 
INFO:Xst:2261 - The FF/Latch <rom_13_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_13_1> 
INFO:Xst:2261 - The FF/Latch <rom_12_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_12_1> 
INFO:Xst:2261 - The FF/Latch <rom_11_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_11_1> 
INFO:Xst:2261 - The FF/Latch <rom_10_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_10_1> 
INFO:Xst:2261 - The FF/Latch <rom_9_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_9_1> 
INFO:Xst:2261 - The FF/Latch <rom_8_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_8_1> 
INFO:Xst:2261 - The FF/Latch <rom_7_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_7_1> 
INFO:Xst:2261 - The FF/Latch <rom_6_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_6_1> 
INFO:Xst:2261 - The FF/Latch <rom_5_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_5_1> 
INFO:Xst:2261 - The FF/Latch <rom_4_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_4_1> 
INFO:Xst:2261 - The FF/Latch <rom_3_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_3_1> 
INFO:Xst:2261 - The FF/Latch <rom_2_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_2_1> 
INFO:Xst:2261 - The FF/Latch <rom_1_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_1_1> 
INFO:Xst:2261 - The FF/Latch <rom_0_0> in Unit <ROM2> is equivalent to the following FF/Latch, which will be removed : <rom_0_1> 

Optimizing unit <testTop> ...

Optimizing unit <KbdRxData> ...

Optimizing unit <KbdDataCtrl> ...

Optimizing unit <Sin_clock> ...

Optimizing unit <CTRL_2> ...

Optimizing unit <KeyScheduleRAM> ...

Optimizing unit <lcd_controller> ...

Optimizing unit <ROM2> ...

Optimizing unit <MixColumns> ...

Optimizing unit <LCD_ex2> ...

Optimizing unit <KbdTxData> ...
WARNING:Xst:1293 - FF/Latch <cnt_end_5> has a constant value of 1 in block <KbdTxData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_end_6> has a constant value of 1 in block <KbdTxData>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_end_7> has a constant value of 1 in block <KbdTxData>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <SendtoHost> ...
WARNING:Xst:1293 - FF/Latch <cnt_end_5> has a constant value of 1 in block <SendtoHost>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_end_6> has a constant value of 1 in block <SendtoHost>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cnt_end_7> has a constant value of 1 in block <SendtoHost>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Read_from_host> ...

Optimizing unit <InvMixColumns> ...

Optimizing unit <KbdCore> ...

Optimizing unit <CORE> ...

Optimizing unit <Main> ...
WARNING:Xst:2677 - Node <Display/c1/st_0> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <Display/c1/st_1> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <Display/address_5> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_0> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_1> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_2> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_3> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_4> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_5> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_6> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_7> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_8> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_9> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_10> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_11> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_vn_0> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_vn_1> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_vn_2> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_vn_3> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_vn_4> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_vn_5> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_vn_6> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_vn_7> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_vn_8> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_vn_9> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_vn_10> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <KBD_Mod/RecieveKb/period_vn_11> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_8> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_9> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_10> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_11> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_12> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_13> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_14> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_15> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_16> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_17> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_18> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_19> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_20> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_21> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_22> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_23> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_24> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_25> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_26> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_27> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_28> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_29> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_30> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_31> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_32> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_33> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_34> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_35> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_36> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_37> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_38> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_39> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_40> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_41> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_42> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_43> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_44> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_45> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_46> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_47> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_48> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_49> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_50> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_51> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_52> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_53> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_54> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_55> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_56> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_57> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_58> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_59> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_60> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_61> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_62> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_63> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_64> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_65> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_66> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_67> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_68> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_69> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_70> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_71> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_72> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_73> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_74> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_75> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_76> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_77> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_78> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_79> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_80> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_81> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_82> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_83> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_84> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_85> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_86> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_87> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_88> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_89> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_90> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_91> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_92> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_93> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_94> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_95> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_96> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_97> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_98> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_99> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_100> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_101> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_102> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_103> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_104> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_105> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_106> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_107> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_108> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_109> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_110> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_111> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_112> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_113> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_114> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_115> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_116> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_117> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_118> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_119> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_120> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_121> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_122> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_123> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_124> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_125> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_126> of sequential type is unconnected in block <testTop>.
WARNING:Xst:2677 - Node <AES/ouput_reg/tmp_127> of sequential type is unconnected in block <testTop>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block testTop, actual ratio is 56.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <KBD_Mod/IBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <KBD_Mod/IBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <KBD_Mod/IBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <KBD_Mod/OBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <KBD_Mod/OBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <KBD_Mod/OBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <KB/IBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <KB/IBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <KB/IBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <KB/OBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <KB/OBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <KB/OBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <KBD_Mod/IBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <KBD_Mod/IBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <KBD_Mod/IBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <KBD_Mod/OBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <KBD_Mod/OBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <KBD_Mod/OBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <KB/IBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <KB/IBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <KB/IBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <KB/OBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <KB/OBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <KB/OBuffer> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 

Final Macro Processing ...

Processing Unit <testTop> :
	Found 3-bit shift register for signal <KB/Read_host/dataReg_8>.
Unit <testTop> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1802
 Flip-Flops                                            : 1802
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : testTop.ngr
Top Level Output File Name         : testTop
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 8878
#      GND                         : 5
#      INV                         : 96
#      LUT1                        : 157
#      LUT2                        : 345
#      LUT2_D                      : 127
#      LUT2_L                      : 41
#      LUT3                        : 626
#      LUT3_D                      : 39
#      LUT3_L                      : 4
#      LUT4                        : 3959
#      LUT4_D                      : 49
#      LUT4_L                      : 307
#      MUXCY                       : 387
#      MUXF5                       : 1417
#      MUXF6                       : 668
#      MUXF7                       : 334
#      MUXF8                       : 167
#      VCC                         : 1
#      XORCY                       : 149
# FlipFlops/Latches                : 1951
#      FD                          : 183
#      FDC                         : 89
#      FDCE                        : 364
#      FDE                         : 1171
#      FDP                         : 71
#      FDPE                        : 38
#      FDR                         : 4
#      FDRE                        : 4
#      FDRS                        : 2
#      FDRSE                       : 1
#      FDS                         : 8
#      LD                          : 14
#      LD_1                        : 2
# RAMS                             : 140
#      RAM16X1S                    : 128
#      RAMB16BWE                   : 12
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 3
#      IOBUF                       : 4
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-5 

 Number of Slices:                     3255  out of   5888    55%  
 Number of Slice Flip Flops:           1951  out of  11776    16%  
 Number of 4 input LUTs:               5879  out of  11776    49%  
    Number used as logic:              5750
    Number used as Shift registers:       1
    Number used as RAMs:                128
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    372     7%  
 Number of BRAMs:                        12  out of     20    60%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------+--------------------------------------+-------+
Clock Signal                                                                  | Clock buffer(FF name)                | Load  |
------------------------------------------------------------------------------+--------------------------------------+-------+
clk                                                                           | BUFGP                                | 2074  |
KBD_Mod/SendKB/start_sin_clk_not0001(KBD_Mod/SendKB/start_sin_clk_not000128:O)| NONE(*)(KBD_Mod/SendKB/start_sin_clk)| 1     |
KB/Read_host/start_sin_clk_or0000(KB/Read_host/start_sin_clk_or00002:O)       | NONE(*)(KB/Read_host/start_sin_clk)  | 1     |
KB/Read_host/dataValid_not0001(KB/Read_host/dataValid_not0001_f5:O)           | NONE(*)(KB/Read_host/dataValid)      | 1     |
KB/Read_host/startCount_or0000(KB/Read_host/startCount_or000016_f5:O)         | NONE(*)(KB/Read_host/startCount)     | 1     |
KB/Read_host/shIFtcnt_not0001(KB/Read_host/shIFtcnt_not0001_f5:O)             | NONE(*)(KB/Read_host/shIFtcnt_0)     | 4     |
KB/Read_host/state_FSM_FFd7                                                   | NONE(KB/Read_host/dataReg_1)         | 9     |
KB/Send/start_sin_clk_not0001(KB/Send/start_sin_clk_not000128:O)              | NONE(*)(KB/Send/start_sin_clk)       | 1     |
------------------------------------------------------------------------------+--------------------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                 | Buffer(FF name)                                                                                                  | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------+
rst                                                                                                                                                            | IBUF                                                                                                             | 470   |
KB/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(KB/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)          | NONE(KB/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i)     | 10    |
KB/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(KB/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)          | NONE(KB/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i)     | 10    |
KBD_Mod/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(KBD_Mod/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(KBD_Mod/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i)| 10    |
KBD_Mod/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(KBD_Mod/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(KBD_Mod/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i)| 10    |
KB/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(KB/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)          | NONE(KB/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                | 8     |
KB/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(KB/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)          | NONE(KB/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                | 8     |
KBD_Mod/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(KBD_Mod/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(KBD_Mod/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)           | 8     |
KBD_Mod/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(KBD_Mod/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(KBD_Mod/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)           | 8     |
KB/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(KB/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)            | NONE(KB/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                   | 2     |
KB/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(KB/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                       | NONE(KB/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)      | 2     |
KB/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(KB/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)            | NONE(KB/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                   | 2     |
KB/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(KB/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                       | NONE(KB/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)      | 2     |
KBD_Mod/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(KBD_Mod/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(KBD_Mod/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                              | 2     |
KBD_Mod/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(KBD_Mod/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(KBD_Mod/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i) | 2     |
KBD_Mod/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(KBD_Mod/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(KBD_Mod/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                              | 2     |
KBD_Mod/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(KBD_Mod/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(KBD_Mod/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i) | 2     |
KB/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(KB/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)            | NONE(KB/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                   | 1     |
KB/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(KB/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)            | NONE(KB/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                   | 1     |
KBD_Mod/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(KBD_Mod/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(KBD_Mod/IBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                              | 1     |
KBD_Mod/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(KBD_Mod/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(KBD_Mod/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                              | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 10.606ns (Maximum Frequency: 94.285MHz)
   Minimum input arrival time before clock: 5.624ns
   Maximum output required time after clock: 6.764ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.606ns (frequency: 94.285MHz)
  Total number of paths / destination ports: 390330 / 4261
-------------------------------------------------------------------------
Delay:               10.606ns (Levels of Logic = 36)
  Source:            Display/c1/clk_count_2 (FF)
  Destination:       Display/c1/clk_count_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Display/c1/clk_count_2 to Display/c1/clk_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.495   0.646  Display/c1/clk_count_2 (Display/c1/clk_count_2)
     LUT1:I0->O            1   0.561   0.000  Display/c1/Madd_state_add0000_cy<2>_rt (Display/c1/Madd_state_add0000_cy<2>_rt)
     MUXCY:S->O            1   0.523   0.000  Display/c1/Madd_state_add0000_cy<2> (Display/c1/Madd_state_add0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<3> (Display/c1/Madd_state_add0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<4> (Display/c1/Madd_state_add0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<5> (Display/c1/Madd_state_add0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<6> (Display/c1/Madd_state_add0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<7> (Display/c1/Madd_state_add0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<8> (Display/c1/Madd_state_add0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<9> (Display/c1/Madd_state_add0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<10> (Display/c1/Madd_state_add0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<11> (Display/c1/Madd_state_add0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<12> (Display/c1/Madd_state_add0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<13> (Display/c1/Madd_state_add0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<14> (Display/c1/Madd_state_add0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<15> (Display/c1/Madd_state_add0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<16> (Display/c1/Madd_state_add0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<17> (Display/c1/Madd_state_add0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<18> (Display/c1/Madd_state_add0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<19> (Display/c1/Madd_state_add0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<20> (Display/c1/Madd_state_add0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<21> (Display/c1/Madd_state_add0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<22> (Display/c1/Madd_state_add0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<23> (Display/c1/Madd_state_add0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<24> (Display/c1/Madd_state_add0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<25> (Display/c1/Madd_state_add0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<26> (Display/c1/Madd_state_add0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<27> (Display/c1/Madd_state_add0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<28> (Display/c1/Madd_state_add0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  Display/c1/Madd_state_add0000_cy<29> (Display/c1/Madd_state_add0000_cy<29>)
     XORCY:CI->O           9   0.654   0.763  Display/c1/Madd_state_add0000_xor<30> (Display/c1/state_add0000<30>)
     LUT2:I1->O            1   0.562   0.000  Display/c1/Mcompar_state_cmp_lt0008_lut<12> (Display/c1/Mcompar_state_cmp_lt0008_lut<12>)
     MUXCY:S->O            1   0.523   0.000  Display/c1/Mcompar_state_cmp_lt0008_cy<12> (Display/c1/Mcompar_state_cmp_lt0008_cy<12>)
     MUXCY:CI->O          10   0.179   0.752  Display/c1/Mcompar_state_cmp_lt0008_cy<13> (Display/c1/Mcompar_state_cmp_lt0008_cy<13>)
     LUT4_D:I3->O          2   0.561   0.382  Display/c1/clk_count_mux0008<0>119 (Display/c1/clk_count_mux0008<0>119)
     LUT4_D:I3->O         15   0.561   0.930  Display/c1/clk_count_mux0008<0>1 (Display/c1/N0)
     LUT2:I1->O            1   0.562   0.000  Display/c1/clk_count_mux0008<22>1 (Display/c1/clk_count_mux0008<22>)
     FD:D                      0.197          Display/c1/clk_count_9
    ----------------------------------------
    Total                     10.606ns (7.133ns logic, 3.473ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'KB/Read_host/shIFtcnt_not0001'
  Clock period: 2.182ns (frequency: 458.306MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.182ns (Levels of Logic = 2)
  Source:            KB/Read_host/shIFtcnt_1 (LATCH)
  Destination:       KB/Read_host/shIFtcnt_3 (LATCH)
  Source Clock:      KB/Read_host/shIFtcnt_not0001 falling
  Destination Clock: KB/Read_host/shIFtcnt_not0001 falling

  Data Path: KB/Read_host/shIFtcnt_1 to KB/Read_host/shIFtcnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.629   0.565  KB/Read_host/shIFtcnt_1 (KB/Read_host/shIFtcnt_1)
     LUT4:I1->O            1   0.562   0.000  KB/Read_host/shIFtcnt_mux0000<3>1 (KB/Read_host/shIFtcnt_mux0000<3>1)
     MUXF5:I1->O           1   0.229   0.000  KB/Read_host/shIFtcnt_mux0000<3>_f5 (KB/Read_host/shIFtcnt_mux0000<3>)
     LD:D                      0.197          KB/Read_host/shIFtcnt_3
    ----------------------------------------
    Total                      2.182ns (1.617ns logic, 0.565ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'KB/Read_host/state_FSM_FFd7'
  Clock period: 3.247ns (frequency: 307.977MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               3.247ns (Levels of Logic = 0)
  Source:            KB/Read_host/Mshreg_dataReg_8 (FF)
  Destination:       KB/Read_host/dataReg_8 (FF)
  Source Clock:      KB/Read_host/state_FSM_FFd7 rising
  Destination Clock: KB/Read_host/state_FSM_FFd7 rising

  Data Path: KB/Read_host/Mshreg_dataReg_8 to KB/Read_host/dataReg_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q          1   3.050   0.000  KB/Read_host/Mshreg_dataReg_8 (KB/Read_host/Mshreg_dataReg_8)
     FD:D                      0.197          KB/Read_host/dataReg_8
    ----------------------------------------
    Total                      3.247ns (3.247ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 799 / 773
-------------------------------------------------------------------------
Offset:              5.624ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       OUTPUT_TEXT_en_127 (FF)
  Destination Clock: clk rising

  Data Path: rst to OUTPUT_TEXT_en_127
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           488   0.824   1.303  rst_IBUF (rst_IBUF)
     LUT3:I0->O          121   0.561   1.120  OUTPUT_TEXT_en_and000011 (for_lcd_en_and0000)
     LUT3:I2->O          128   0.561   1.099  OUTPUT_TEXT_en_and00001 (OUTPUT_TEXT_en_and0000)
     FDE:CE                    0.156          OUTPUT_TEXT_en_127
    ----------------------------------------
    Total                      5.624ns (2.102ns logic, 3.522ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 26 / 22
-------------------------------------------------------------------------
Offset:              6.764ns (Levels of Logic = 2)
  Source:            KB/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram (RAM)
  Destination:       LED<7> (PAD)
  Source Clock:      clk rising

  Data Path: KB/OBuffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWE:CLKB->DOB25    2   1.988   0.380  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram (dout<7>)
     end scope: 'KB/OBuffer'
     OBUF:I->O                 4.396          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      6.764ns (6.384ns logic, 0.380ns route)
                                       (94.4% logic, 5.6% route)

=========================================================================


Total REAL time to Xst completion: 39.00 secs
Total CPU time to Xst completion: 38.46 secs
 
--> 

Total memory usage is 455648 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  394 (   0 filtered)
Number of infos    :  177 (   0 filtered)

