------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 900mV 100C Model Setup 'CLKUSR_100'
Slack : 2.534
TNS   : 0.000

Type  : Slow 900mV 100C Model Setup 'altera_reserved_tck'
Slack : 11.228
TNS   : 0.000

Type  : Slow 900mV 100C Model Setup 'CLK_50_B2H'
Slack : 15.150
TNS   : 0.000

Type  : Slow 900mV 100C Model Hold 'altera_reserved_tck'
Slack : 0.046
TNS   : 0.000

Type  : Slow 900mV 100C Model Hold 'CLKUSR_100'
Slack : 0.052
TNS   : 0.000

Type  : Slow 900mV 100C Model Hold 'CLK_50_B2H'
Slack : 0.052
TNS   : 0.000

Type  : Slow 900mV 100C Model Recovery 'CLKUSR_100'
Slack : 4.273
TNS   : 0.000

Type  : Slow 900mV 100C Model Recovery 'CLK_50_B2H'
Slack : 17.058
TNS   : 0.000

Type  : Slow 900mV 100C Model Recovery 'altera_reserved_tck'
Slack : 30.224
TNS   : 0.000

Type  : Slow 900mV 100C Model Removal 'CLKUSR_100'
Slack : 0.350
TNS   : 0.000

Type  : Slow 900mV 100C Model Removal 'CLK_50_B2H'
Slack : 0.555
TNS   : 0.000

Type  : Slow 900mV 100C Model Removal 'altera_reserved_tck'
Slack : 0.813
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'DDR4H_DQS[0]_IN'
Slack : 0.182
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'DDR4H_DQS[1]_IN'
Slack : 0.182
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'DDR4H_DQS[2]_IN'
Slack : 0.183
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'DDR4H_DQS[3]_IN'
Slack : 0.183
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_6'
Slack : 0.376
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_3'
Slack : 0.377
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_4'
Slack : 0.377
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_5'
Slack : 0.377
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_0'
Slack : 0.456
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_2'
Slack : 0.461
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_1'
Slack : 0.462
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_vco_clk_0'
Slack : 0.464
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_vco_clk_1'
Slack : 0.464
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_phy_clk_0'
Slack : 0.795
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_phy_clk_1'
Slack : 0.795
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_phy_clk_l_0'
Slack : 0.798
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_phy_clk_l_1'
Slack : 0.798
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_ref_clock'
Slack : 1.801
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'CLKUSR_100'
Slack : 4.430
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'CLK_50_B2H'
Slack : 9.573
TNS   : 0.000

Type  : Slow 900mV 100C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 16.536
TNS   : 0.000

Type  : Slow 900mV 100C Model Net Delay 'set_net_delay'
Slack : 2.831

Type  : Slow 900mV 100C Model Net Delay 'set_net_delay'
Slack : 2.877

Type  : Slow 900mV 100C Model Net Delay 'set_net_delay'
Slack : 7.440

Type  : Slow 900mV 100C Model Net Delay 'set_net_delay'
Slack : 7.611

Type  : Slow 900mV 0C Model Setup 'CLKUSR_100'
Slack : 2.924
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'altera_reserved_tck'
Slack : 11.517
TNS   : 0.000

Type  : Slow 900mV 0C Model Setup 'CLK_50_B2H'
Slack : 15.501
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'CLKUSR_100'
Slack : 0.026
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.038
TNS   : 0.000

Type  : Slow 900mV 0C Model Hold 'CLK_50_B2H'
Slack : 0.047
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'CLKUSR_100'
Slack : 4.759
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'CLK_50_B2H'
Slack : 17.257
TNS   : 0.000

Type  : Slow 900mV 0C Model Recovery 'altera_reserved_tck'
Slack : 30.393
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'CLKUSR_100'
Slack : 0.344
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'CLK_50_B2H'
Slack : 0.499
TNS   : 0.000

Type  : Slow 900mV 0C Model Removal 'altera_reserved_tck'
Slack : 0.758
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DDR4H_DQS[2]_IN'
Slack : 0.143
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DDR4H_DQS[3]_IN'
Slack : 0.143
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DDR4H_DQS[0]_IN'
Slack : 0.144
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'DDR4H_DQS[1]_IN'
Slack : 0.144
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_3'
Slack : 0.395
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_4'
Slack : 0.395
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_6'
Slack : 0.395
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_5'
Slack : 0.396
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_0'
Slack : 0.432
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_1'
Slack : 0.432
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_2'
Slack : 0.432
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_vco_clk_0'
Slack : 0.465
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_vco_clk_1'
Slack : 0.465
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_phy_clk_0'
Slack : 0.773
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_phy_clk_1'
Slack : 0.773
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_phy_clk_l_0'
Slack : 0.776
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_phy_clk_l_1'
Slack : 0.776
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_ref_clock'
Slack : 1.805
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'CLKUSR_100'
Slack : 4.529
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'CLK_50_B2H'
Slack : 9.510
TNS   : 0.000

Type  : Slow 900mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 16.469
TNS   : 0.000

Type  : Slow 900mV 0C Model Net Delay 'set_net_delay'
Slack : 3.304

Type  : Slow 900mV 0C Model Net Delay 'set_net_delay'
Slack : 3.388

Type  : Slow 900mV 0C Model Net Delay 'set_net_delay'
Slack : 7.495

Type  : Slow 900mV 0C Model Net Delay 'set_net_delay'
Slack : 7.647

Type  : Fast 900mV 100C Model Setup 'CLKUSR_100'
Slack : 4.204
TNS   : 0.000

Type  : Fast 900mV 100C Model Setup 'altera_reserved_tck'
Slack : 12.766
TNS   : 0.000

Type  : Fast 900mV 100C Model Setup 'CLK_50_B2H'
Slack : 16.519
TNS   : 0.000

Type  : Fast 900mV 100C Model Hold 'altera_reserved_tck'
Slack : 0.014
TNS   : 0.000

Type  : Fast 900mV 100C Model Hold 'CLKUSR_100'
Slack : 0.017
TNS   : 0.000

Type  : Fast 900mV 100C Model Hold 'CLK_50_B2H'
Slack : 0.018
TNS   : 0.000

Type  : Fast 900mV 100C Model Recovery 'CLKUSR_100'
Slack : 5.723
TNS   : 0.000

Type  : Fast 900mV 100C Model Recovery 'CLK_50_B2H'
Slack : 17.776
TNS   : 0.000

Type  : Fast 900mV 100C Model Recovery 'altera_reserved_tck'
Slack : 31.083
TNS   : 0.000

Type  : Fast 900mV 100C Model Removal 'CLKUSR_100'
Slack : 0.194
TNS   : 0.000

Type  : Fast 900mV 100C Model Removal 'CLK_50_B2H'
Slack : 0.375
TNS   : 0.000

Type  : Fast 900mV 100C Model Removal 'altera_reserved_tck'
Slack : 0.526
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'DDR4H_DQS[2]_IN'
Slack : 0.203
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'DDR4H_DQS[3]_IN'
Slack : 0.203
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'DDR4H_DQS[0]_IN'
Slack : 0.204
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'DDR4H_DQS[1]_IN'
Slack : 0.204
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_3'
Slack : 0.382
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_4'
Slack : 0.382
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_5'
Slack : 0.382
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_6'
Slack : 0.382
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_0'
Slack : 0.454
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_1'
Slack : 0.457
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_2'
Slack : 0.457
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_vco_clk_0'
Slack : 0.466
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_vco_clk_1'
Slack : 0.466
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_phy_clk_0'
Slack : 0.885
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_phy_clk_1'
Slack : 0.885
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_phy_clk_l_0'
Slack : 0.886
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_phy_clk_l_1'
Slack : 0.886
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'u0|emif_a10_hps_ref_clock'
Slack : 1.828
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'CLKUSR_100'
Slack : 4.488
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'CLK_50_B2H'
Slack : 9.675
TNS   : 0.000

Type  : Fast 900mV 100C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 16.469
TNS   : 0.000

Type  : Fast 900mV 100C Model Net Delay 'set_net_delay'
Slack : 3.900

Type  : Fast 900mV 100C Model Net Delay 'set_net_delay'
Slack : 3.948

Type  : Fast 900mV 100C Model Net Delay 'set_net_delay'
Slack : 7.615

Type  : Fast 900mV 100C Model Net Delay 'set_net_delay'
Slack : 7.747

Type  : Fast 900mV 0C Model Setup 'CLKUSR_100'
Slack : 5.295
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'altera_reserved_tck'
Slack : 13.449
TNS   : 0.000

Type  : Fast 900mV 0C Model Setup 'CLK_50_B2H'
Slack : 17.133
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.013
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'CLKUSR_100'
Slack : 0.015
TNS   : 0.000

Type  : Fast 900mV 0C Model Hold 'CLK_50_B2H'
Slack : 0.017
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'CLKUSR_100'
Slack : 6.498
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'CLK_50_B2H'
Slack : 18.224
TNS   : 0.000

Type  : Fast 900mV 0C Model Recovery 'altera_reserved_tck'
Slack : 31.500
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'CLKUSR_100'
Slack : 0.160
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'CLK_50_B2H'
Slack : 0.284
TNS   : 0.000

Type  : Fast 900mV 0C Model Removal 'altera_reserved_tck'
Slack : 0.411
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DDR4H_DQS[0]_IN'
Slack : 0.205
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DDR4H_DQS[1]_IN'
Slack : 0.206
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DDR4H_DQS[2]_IN'
Slack : 0.206
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'DDR4H_DQS[3]_IN'
Slack : 0.206
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_3'
Slack : 0.396
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_4'
Slack : 0.396
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_5'
Slack : 0.396
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_6'
Slack : 0.396
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_0'
Slack : 0.461
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_1'
Slack : 0.463
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_wf_clk_2'
Slack : 0.463
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_vco_clk_0'
Slack : 0.466
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_vco_clk_1'
Slack : 0.466
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_phy_clk_0'
Slack : 0.889
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_phy_clk_1'
Slack : 0.889
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_phy_clk_l_0'
Slack : 0.889
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_phy_clk_l_1'
Slack : 0.889
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'u0|emif_a10_hps_ref_clock'
Slack : 1.836
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'CLKUSR_100'
Slack : 4.456
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'CLK_50_B2H'
Slack : 9.669
TNS   : 0.000

Type  : Fast 900mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 16.494
TNS   : 0.000

Type  : Fast 900mV 0C Model Net Delay 'set_net_delay'
Slack : 4.648

Type  : Fast 900mV 0C Model Net Delay 'set_net_delay'
Slack : 4.773

Type  : Fast 900mV 0C Model Net Delay 'set_net_delay'
Slack : 7.703

Type  : Fast 900mV 0C Model Net Delay 'set_net_delay'
Slack : 7.807

------------------------------------------------------------
Info: see the "DDR report" for DDR timing results
------------------------------------------------------------
------------------------------------------------------------
