#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Dec 24 22:15:18 2023
# Process ID: 7016
# Current directory: C:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.runs/system_contrastadj_0_0_synth_1
# Command line: vivado.exe -log system_contrastadj_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_contrastadj_0_0.tcl
# Log file: C:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.runs/system_contrastadj_0_0_synth_1/system_contrastadj_0_0.vds
# Journal file: C:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.runs/system_contrastadj_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_contrastadj_0_0.tcl -notrace
Command: synth_design -top system_contrastadj_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29572 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 356.332 ; gain = 110.023
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_contrastadj_0_0' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ip/system_contrastadj_0_0/synth/system_contrastadj_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'contrastadj' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj.v:12]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'contrastadj_AXILiteS_s_axi' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_ADJ_DATA_0 bound to: 5'b10000 
	Parameter ADDR_ADJ_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_AXILiteS_s_axi.v:196]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_AXILiteS_s_axi' (1#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'AXIvideo2Mat73' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/AXIvideo2Mat73.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/AXIvideo2Mat73.v:98]
INFO: [Synth 8-256] done synthesizing module 'AXIvideo2Mat73' (2#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/AXIvideo2Mat73.v:10]
INFO: [Synth 8-638] synthesizing module 'Cvt_RGB_to_YCrCb' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state9 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:80]
INFO: [Synth 8-638] synthesizing module 'contrastadj_mac_mbkb' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mac_mbkb.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'contrastadj_mac_mbkb_DSP48_0' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mac_mbkb.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'contrastadj_mac_mbkb_DSP48_0' (3#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mac_mbkb.v:10]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_mac_mbkb' (4#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mac_mbkb.v:34]
INFO: [Synth 8-638] synthesizing module 'contrastadj_mac_mcud' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mac_mcud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 40 - type: integer 
	Parameter dout_WIDTH bound to: 41 - type: integer 
INFO: [Synth 8-638] synthesizing module 'contrastadj_mac_mcud_DSP48_1' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mac_mcud.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'contrastadj_mac_mcud_DSP48_1' (5#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mac_mcud.v:10]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_mac_mcud' (6#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mac_mcud.v:34]
INFO: [Synth 8-638] synthesizing module 'contrastadj_mac_mdEe' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mac_mdEe.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'contrastadj_mac_mdEe_DSP48_2' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mac_mdEe.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'contrastadj_mac_mdEe_DSP48_2' (7#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mac_mdEe.v:10]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_mac_mdEe' (8#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mac_mdEe.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:740]
INFO: [Synth 8-256] done synthesizing module 'Cvt_RGB_to_YCrCb' (9#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:10]
INFO: [Synth 8-638] synthesizing module 'dualAryEqualize' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:10]
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_state3 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_state4 bound to: 14'b00000000001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_state10 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_state11 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_state12 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_state13 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_state14 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state15 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state67 bound to: 14'b10000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:107]
INFO: [Synth 8-638] synthesizing module 'dualAryEqualize_meOg' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize_meOg.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dualAryEqualize_meOg_ram' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize_meOg.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize_meOg.v:22]
INFO: [Synth 8-3876] $readmem data file './dualAryEqualize_meOg_ram.dat' is read successfully [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize_meOg.v:25]
INFO: [Synth 8-256] done synthesizing module 'dualAryEqualize_meOg_ram' (10#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize_meOg.v:9]
INFO: [Synth 8-256] done synthesizing module 'dualAryEqualize_meOg' (11#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize_meOg.v:49]
INFO: [Synth 8-638] synthesizing module 'contrastadj_fsub_fYi' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_fsub_fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'contrastadj_ap_fsub_5_full_dsp_32' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_fsub_5_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 5 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_fsub_5_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_ap_fsub_5_full_dsp_32' (29#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_fsub_5_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_fsub_fYi' (30#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_fsub_fYi.v:11]
INFO: [Synth 8-638] synthesizing module 'contrastadj_sitofg8j' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_sitofg8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'contrastadj_ap_sitofp_4_no_dsp_32' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_sitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_sitofp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_ap_sitofp_4_no_dsp_32' (39#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_sitofg8j' (40#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_sitofg8j.v:11]
INFO: [Synth 8-638] synthesizing module 'contrastadj_fptruhbi' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_fptruhbi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'contrastadj_ap_fptrunc_0_no_dsp_64' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_fptrunc_0_no_dsp_64.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_ap_fptrunc_0_no_dsp_64' (44#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_fptruhbi' (45#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_fptruhbi.v:11]
INFO: [Synth 8-638] synthesizing module 'contrastadj_fpextibs' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_fpextibs.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'contrastadj_ap_fpext_0_no_dsp_32' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_ap_fpext_0_no_dsp_32' (46#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_fpextibs' (47#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_fpextibs.v:11]
INFO: [Synth 8-638] synthesizing module 'contrastadj_fcmp_jbC' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_fcmp_jbC.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'contrastadj_ap_fcmp_0_no_dsp_32' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_ap_fcmp_0_no_dsp_32' (50#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_fcmp_jbC' (51#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_fcmp_jbC.v:11]
INFO: [Synth 8-638] synthesizing module 'contrastadj_dadd_kbM' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_dadd_kbM.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'contrastadj_ap_dadd_6_full_dsp_64' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_dadd_6_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_dadd_6_full_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_ap_dadd_6_full_dsp_64' (60#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_dadd_6_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_dadd_kbM' (61#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_dadd_kbM.v:11]
INFO: [Synth 8-638] synthesizing module 'contrastadj_dmul_lbW' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_dmul_lbW.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'contrastadj_ap_dmul_5_max_dsp_64' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_dmul_5_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 5 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_dmul_5_max_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_ap_dmul_5_max_dsp_64' (68#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_dmul_5_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_dmul_lbW' (69#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_dmul_lbW.v:11]
INFO: [Synth 8-638] synthesizing module 'contrastadj_sitodmb6' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_sitodmb6.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'contrastadj_ap_sitodp_4_no_dsp_32' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_sitodp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_sitodp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_ap_sitodp_4_no_dsp_32' (70#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_sitodmb6' (71#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_sitodmb6.v:11]
INFO: [Synth 8-638] synthesizing module 'contrastadj_mux_2ncg' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mux_2ncg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 21 - type: integer 
	Parameter din1_WIDTH bound to: 21 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter din3_WIDTH bound to: 21 - type: integer 
	Parameter din4_WIDTH bound to: 21 - type: integer 
	Parameter din5_WIDTH bound to: 21 - type: integer 
	Parameter din6_WIDTH bound to: 21 - type: integer 
	Parameter din7_WIDTH bound to: 21 - type: integer 
	Parameter din8_WIDTH bound to: 21 - type: integer 
	Parameter din9_WIDTH bound to: 21 - type: integer 
	Parameter din10_WIDTH bound to: 21 - type: integer 
	Parameter din11_WIDTH bound to: 21 - type: integer 
	Parameter din12_WIDTH bound to: 21 - type: integer 
	Parameter din13_WIDTH bound to: 21 - type: integer 
	Parameter din14_WIDTH bound to: 21 - type: integer 
	Parameter din15_WIDTH bound to: 21 - type: integer 
	Parameter din16_WIDTH bound to: 21 - type: integer 
	Parameter din17_WIDTH bound to: 21 - type: integer 
	Parameter din18_WIDTH bound to: 21 - type: integer 
	Parameter din19_WIDTH bound to: 21 - type: integer 
	Parameter din20_WIDTH bound to: 21 - type: integer 
	Parameter din21_WIDTH bound to: 21 - type: integer 
	Parameter din22_WIDTH bound to: 21 - type: integer 
	Parameter din23_WIDTH bound to: 21 - type: integer 
	Parameter din24_WIDTH bound to: 21 - type: integer 
	Parameter din25_WIDTH bound to: 21 - type: integer 
	Parameter din26_WIDTH bound to: 21 - type: integer 
	Parameter din27_WIDTH bound to: 21 - type: integer 
	Parameter din28_WIDTH bound to: 21 - type: integer 
	Parameter din29_WIDTH bound to: 21 - type: integer 
	Parameter din30_WIDTH bound to: 21 - type: integer 
	Parameter din31_WIDTH bound to: 21 - type: integer 
	Parameter din32_WIDTH bound to: 21 - type: integer 
	Parameter din33_WIDTH bound to: 21 - type: integer 
	Parameter din34_WIDTH bound to: 21 - type: integer 
	Parameter din35_WIDTH bound to: 21 - type: integer 
	Parameter din36_WIDTH bound to: 21 - type: integer 
	Parameter din37_WIDTH bound to: 21 - type: integer 
	Parameter din38_WIDTH bound to: 21 - type: integer 
	Parameter din39_WIDTH bound to: 21 - type: integer 
	Parameter din40_WIDTH bound to: 21 - type: integer 
	Parameter din41_WIDTH bound to: 21 - type: integer 
	Parameter din42_WIDTH bound to: 21 - type: integer 
	Parameter din43_WIDTH bound to: 21 - type: integer 
	Parameter din44_WIDTH bound to: 21 - type: integer 
	Parameter din45_WIDTH bound to: 21 - type: integer 
	Parameter din46_WIDTH bound to: 21 - type: integer 
	Parameter din47_WIDTH bound to: 21 - type: integer 
	Parameter din48_WIDTH bound to: 21 - type: integer 
	Parameter din49_WIDTH bound to: 21 - type: integer 
	Parameter din50_WIDTH bound to: 21 - type: integer 
	Parameter din51_WIDTH bound to: 21 - type: integer 
	Parameter din52_WIDTH bound to: 21 - type: integer 
	Parameter din53_WIDTH bound to: 21 - type: integer 
	Parameter din54_WIDTH bound to: 21 - type: integer 
	Parameter din55_WIDTH bound to: 21 - type: integer 
	Parameter din56_WIDTH bound to: 21 - type: integer 
	Parameter din57_WIDTH bound to: 21 - type: integer 
	Parameter din58_WIDTH bound to: 21 - type: integer 
	Parameter din59_WIDTH bound to: 21 - type: integer 
	Parameter din60_WIDTH bound to: 21 - type: integer 
	Parameter din61_WIDTH bound to: 21 - type: integer 
	Parameter din62_WIDTH bound to: 21 - type: integer 
	Parameter din63_WIDTH bound to: 21 - type: integer 
	Parameter din64_WIDTH bound to: 21 - type: integer 
	Parameter din65_WIDTH bound to: 21 - type: integer 
	Parameter din66_WIDTH bound to: 21 - type: integer 
	Parameter din67_WIDTH bound to: 21 - type: integer 
	Parameter din68_WIDTH bound to: 21 - type: integer 
	Parameter din69_WIDTH bound to: 21 - type: integer 
	Parameter din70_WIDTH bound to: 21 - type: integer 
	Parameter din71_WIDTH bound to: 21 - type: integer 
	Parameter din72_WIDTH bound to: 21 - type: integer 
	Parameter din73_WIDTH bound to: 21 - type: integer 
	Parameter din74_WIDTH bound to: 21 - type: integer 
	Parameter din75_WIDTH bound to: 21 - type: integer 
	Parameter din76_WIDTH bound to: 21 - type: integer 
	Parameter din77_WIDTH bound to: 21 - type: integer 
	Parameter din78_WIDTH bound to: 21 - type: integer 
	Parameter din79_WIDTH bound to: 21 - type: integer 
	Parameter din80_WIDTH bound to: 21 - type: integer 
	Parameter din81_WIDTH bound to: 21 - type: integer 
	Parameter din82_WIDTH bound to: 21 - type: integer 
	Parameter din83_WIDTH bound to: 21 - type: integer 
	Parameter din84_WIDTH bound to: 21 - type: integer 
	Parameter din85_WIDTH bound to: 21 - type: integer 
	Parameter din86_WIDTH bound to: 21 - type: integer 
	Parameter din87_WIDTH bound to: 21 - type: integer 
	Parameter din88_WIDTH bound to: 21 - type: integer 
	Parameter din89_WIDTH bound to: 21 - type: integer 
	Parameter din90_WIDTH bound to: 21 - type: integer 
	Parameter din91_WIDTH bound to: 21 - type: integer 
	Parameter din92_WIDTH bound to: 21 - type: integer 
	Parameter din93_WIDTH bound to: 21 - type: integer 
	Parameter din94_WIDTH bound to: 21 - type: integer 
	Parameter din95_WIDTH bound to: 21 - type: integer 
	Parameter din96_WIDTH bound to: 21 - type: integer 
	Parameter din97_WIDTH bound to: 21 - type: integer 
	Parameter din98_WIDTH bound to: 21 - type: integer 
	Parameter din99_WIDTH bound to: 21 - type: integer 
	Parameter din100_WIDTH bound to: 21 - type: integer 
	Parameter din101_WIDTH bound to: 21 - type: integer 
	Parameter din102_WIDTH bound to: 21 - type: integer 
	Parameter din103_WIDTH bound to: 21 - type: integer 
	Parameter din104_WIDTH bound to: 21 - type: integer 
	Parameter din105_WIDTH bound to: 21 - type: integer 
	Parameter din106_WIDTH bound to: 21 - type: integer 
	Parameter din107_WIDTH bound to: 21 - type: integer 
	Parameter din108_WIDTH bound to: 21 - type: integer 
	Parameter din109_WIDTH bound to: 21 - type: integer 
	Parameter din110_WIDTH bound to: 21 - type: integer 
	Parameter din111_WIDTH bound to: 21 - type: integer 
	Parameter din112_WIDTH bound to: 21 - type: integer 
	Parameter din113_WIDTH bound to: 21 - type: integer 
	Parameter din114_WIDTH bound to: 21 - type: integer 
	Parameter din115_WIDTH bound to: 21 - type: integer 
	Parameter din116_WIDTH bound to: 21 - type: integer 
	Parameter din117_WIDTH bound to: 21 - type: integer 
	Parameter din118_WIDTH bound to: 21 - type: integer 
	Parameter din119_WIDTH bound to: 21 - type: integer 
	Parameter din120_WIDTH bound to: 21 - type: integer 
	Parameter din121_WIDTH bound to: 21 - type: integer 
	Parameter din122_WIDTH bound to: 21 - type: integer 
	Parameter din123_WIDTH bound to: 21 - type: integer 
	Parameter din124_WIDTH bound to: 21 - type: integer 
	Parameter din125_WIDTH bound to: 21 - type: integer 
	Parameter din126_WIDTH bound to: 21 - type: integer 
	Parameter din127_WIDTH bound to: 21 - type: integer 
	Parameter din128_WIDTH bound to: 21 - type: integer 
	Parameter din129_WIDTH bound to: 21 - type: integer 
	Parameter din130_WIDTH bound to: 21 - type: integer 
	Parameter din131_WIDTH bound to: 21 - type: integer 
	Parameter din132_WIDTH bound to: 21 - type: integer 
	Parameter din133_WIDTH bound to: 21 - type: integer 
	Parameter din134_WIDTH bound to: 21 - type: integer 
	Parameter din135_WIDTH bound to: 21 - type: integer 
	Parameter din136_WIDTH bound to: 21 - type: integer 
	Parameter din137_WIDTH bound to: 21 - type: integer 
	Parameter din138_WIDTH bound to: 21 - type: integer 
	Parameter din139_WIDTH bound to: 21 - type: integer 
	Parameter din140_WIDTH bound to: 21 - type: integer 
	Parameter din141_WIDTH bound to: 21 - type: integer 
	Parameter din142_WIDTH bound to: 21 - type: integer 
	Parameter din143_WIDTH bound to: 21 - type: integer 
	Parameter din144_WIDTH bound to: 21 - type: integer 
	Parameter din145_WIDTH bound to: 21 - type: integer 
	Parameter din146_WIDTH bound to: 21 - type: integer 
	Parameter din147_WIDTH bound to: 21 - type: integer 
	Parameter din148_WIDTH bound to: 21 - type: integer 
	Parameter din149_WIDTH bound to: 21 - type: integer 
	Parameter din150_WIDTH bound to: 21 - type: integer 
	Parameter din151_WIDTH bound to: 21 - type: integer 
	Parameter din152_WIDTH bound to: 21 - type: integer 
	Parameter din153_WIDTH bound to: 21 - type: integer 
	Parameter din154_WIDTH bound to: 21 - type: integer 
	Parameter din155_WIDTH bound to: 21 - type: integer 
	Parameter din156_WIDTH bound to: 21 - type: integer 
	Parameter din157_WIDTH bound to: 21 - type: integer 
	Parameter din158_WIDTH bound to: 21 - type: integer 
	Parameter din159_WIDTH bound to: 21 - type: integer 
	Parameter din160_WIDTH bound to: 21 - type: integer 
	Parameter din161_WIDTH bound to: 21 - type: integer 
	Parameter din162_WIDTH bound to: 21 - type: integer 
	Parameter din163_WIDTH bound to: 21 - type: integer 
	Parameter din164_WIDTH bound to: 21 - type: integer 
	Parameter din165_WIDTH bound to: 21 - type: integer 
	Parameter din166_WIDTH bound to: 21 - type: integer 
	Parameter din167_WIDTH bound to: 21 - type: integer 
	Parameter din168_WIDTH bound to: 21 - type: integer 
	Parameter din169_WIDTH bound to: 21 - type: integer 
	Parameter din170_WIDTH bound to: 21 - type: integer 
	Parameter din171_WIDTH bound to: 21 - type: integer 
	Parameter din172_WIDTH bound to: 21 - type: integer 
	Parameter din173_WIDTH bound to: 21 - type: integer 
	Parameter din174_WIDTH bound to: 21 - type: integer 
	Parameter din175_WIDTH bound to: 21 - type: integer 
	Parameter din176_WIDTH bound to: 21 - type: integer 
	Parameter din177_WIDTH bound to: 21 - type: integer 
	Parameter din178_WIDTH bound to: 21 - type: integer 
	Parameter din179_WIDTH bound to: 21 - type: integer 
	Parameter din180_WIDTH bound to: 21 - type: integer 
	Parameter din181_WIDTH bound to: 21 - type: integer 
	Parameter din182_WIDTH bound to: 21 - type: integer 
	Parameter din183_WIDTH bound to: 21 - type: integer 
	Parameter din184_WIDTH bound to: 21 - type: integer 
	Parameter din185_WIDTH bound to: 21 - type: integer 
	Parameter din186_WIDTH bound to: 21 - type: integer 
	Parameter din187_WIDTH bound to: 21 - type: integer 
	Parameter din188_WIDTH bound to: 21 - type: integer 
	Parameter din189_WIDTH bound to: 21 - type: integer 
	Parameter din190_WIDTH bound to: 21 - type: integer 
	Parameter din191_WIDTH bound to: 21 - type: integer 
	Parameter din192_WIDTH bound to: 21 - type: integer 
	Parameter din193_WIDTH bound to: 21 - type: integer 
	Parameter din194_WIDTH bound to: 21 - type: integer 
	Parameter din195_WIDTH bound to: 21 - type: integer 
	Parameter din196_WIDTH bound to: 21 - type: integer 
	Parameter din197_WIDTH bound to: 21 - type: integer 
	Parameter din198_WIDTH bound to: 21 - type: integer 
	Parameter din199_WIDTH bound to: 21 - type: integer 
	Parameter din200_WIDTH bound to: 21 - type: integer 
	Parameter din201_WIDTH bound to: 21 - type: integer 
	Parameter din202_WIDTH bound to: 21 - type: integer 
	Parameter din203_WIDTH bound to: 21 - type: integer 
	Parameter din204_WIDTH bound to: 21 - type: integer 
	Parameter din205_WIDTH bound to: 21 - type: integer 
	Parameter din206_WIDTH bound to: 21 - type: integer 
	Parameter din207_WIDTH bound to: 21 - type: integer 
	Parameter din208_WIDTH bound to: 21 - type: integer 
	Parameter din209_WIDTH bound to: 21 - type: integer 
	Parameter din210_WIDTH bound to: 21 - type: integer 
	Parameter din211_WIDTH bound to: 21 - type: integer 
	Parameter din212_WIDTH bound to: 21 - type: integer 
	Parameter din213_WIDTH bound to: 21 - type: integer 
	Parameter din214_WIDTH bound to: 21 - type: integer 
	Parameter din215_WIDTH bound to: 21 - type: integer 
	Parameter din216_WIDTH bound to: 21 - type: integer 
	Parameter din217_WIDTH bound to: 21 - type: integer 
	Parameter din218_WIDTH bound to: 21 - type: integer 
	Parameter din219_WIDTH bound to: 21 - type: integer 
	Parameter din220_WIDTH bound to: 21 - type: integer 
	Parameter din221_WIDTH bound to: 21 - type: integer 
	Parameter din222_WIDTH bound to: 21 - type: integer 
	Parameter din223_WIDTH bound to: 21 - type: integer 
	Parameter din224_WIDTH bound to: 21 - type: integer 
	Parameter din225_WIDTH bound to: 21 - type: integer 
	Parameter din226_WIDTH bound to: 21 - type: integer 
	Parameter din227_WIDTH bound to: 21 - type: integer 
	Parameter din228_WIDTH bound to: 21 - type: integer 
	Parameter din229_WIDTH bound to: 21 - type: integer 
	Parameter din230_WIDTH bound to: 21 - type: integer 
	Parameter din231_WIDTH bound to: 21 - type: integer 
	Parameter din232_WIDTH bound to: 21 - type: integer 
	Parameter din233_WIDTH bound to: 21 - type: integer 
	Parameter din234_WIDTH bound to: 21 - type: integer 
	Parameter din235_WIDTH bound to: 21 - type: integer 
	Parameter din236_WIDTH bound to: 21 - type: integer 
	Parameter din237_WIDTH bound to: 21 - type: integer 
	Parameter din238_WIDTH bound to: 21 - type: integer 
	Parameter din239_WIDTH bound to: 21 - type: integer 
	Parameter din240_WIDTH bound to: 21 - type: integer 
	Parameter din241_WIDTH bound to: 21 - type: integer 
	Parameter din242_WIDTH bound to: 21 - type: integer 
	Parameter din243_WIDTH bound to: 21 - type: integer 
	Parameter din244_WIDTH bound to: 21 - type: integer 
	Parameter din245_WIDTH bound to: 21 - type: integer 
	Parameter din246_WIDTH bound to: 21 - type: integer 
	Parameter din247_WIDTH bound to: 21 - type: integer 
	Parameter din248_WIDTH bound to: 21 - type: integer 
	Parameter din249_WIDTH bound to: 21 - type: integer 
	Parameter din250_WIDTH bound to: 21 - type: integer 
	Parameter din251_WIDTH bound to: 21 - type: integer 
	Parameter din252_WIDTH bound to: 21 - type: integer 
	Parameter din253_WIDTH bound to: 21 - type: integer 
	Parameter din254_WIDTH bound to: 21 - type: integer 
	Parameter din255_WIDTH bound to: 21 - type: integer 
	Parameter din256_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contrastadj_mux_2ncg' (72#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mux_2ncg.v:11]
INFO: [Synth 8-638] synthesizing module 'contrastadj_mul_3ocq' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mul_3ocq.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 34 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-638] synthesizing module 'contrastadj_mul_3ocq_MulnS_0' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mul_3ocq.v:11]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_mul_3ocq_MulnS_0' (73#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mul_3ocq.v:11]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_mul_3ocq' (74#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mul_3ocq.v:29]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:9509]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:9517]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:9523]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:9529]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:9739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:10799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:10831]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:10833]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:10837]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:10841]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:10843]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:10857]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:10873]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:10877]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:10893]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:10895]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:10905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:10913]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:10925]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:10927]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11025]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11027]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11059]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter48_F2_2_reg_25704_reg' and it is trimmed from '12' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8933]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter47_F2_2_reg_25704_reg' and it is trimmed from '12' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8921]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter49_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8945]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter48_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8935]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter47_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8924]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter46_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8917]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter45_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8915]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter44_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8912]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter43_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8910]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter42_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8907]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter41_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8905]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter40_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8903]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter39_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8898]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter38_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8896]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter37_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8894]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter36_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8892]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter35_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8890]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter34_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8888]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter33_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8886]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter32_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8884]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter31_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8882]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter30_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8880]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter29_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8875]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter28_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8873]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter27_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8871]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter26_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8869]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter25_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8866]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter24_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8863]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter23_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8860]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter22_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8857]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter21_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8854]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter20_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8851]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter19_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8848]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter18_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8845]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter17_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8842]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter16_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8839]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter15_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8836]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter14_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8833]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter13_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8830]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter12_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8827]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter11_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8824]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter10_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8821]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter9_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8821]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter8_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8961]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter7_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8958]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter6_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8955]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp1_iter5_i2_i_reg_4902_reg' and it is trimmed from '9' to '8' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8952]
INFO: [Synth 8-256] done synthesizing module 'dualAryEqualize' (75#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:10]
INFO: [Synth 8-638] synthesizing module 'Cvt_YCrCb_to_RGB' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state49 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:88]
INFO: [Synth 8-638] synthesizing module 'contrastadj_fadd_pcA' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_fadd_pcA.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'contrastadj_ap_fadd_5_full_dsp_32' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_fadd_5_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 5 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_fadd_5_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_ap_fadd_5_full_dsp_32' (76#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_fadd_5_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_fadd_pcA' (77#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_fadd_pcA.v:11]
INFO: [Synth 8-638] synthesizing module 'contrastadj_uitofqcK' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_uitofqcK.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'contrastadj_ap_uitofp_4_no_dsp_32' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_uitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_uitofp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_ap_uitofp_4_no_dsp_32' (78#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_uitofqcK' (79#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_uitofqcK.v:11]
INFO: [Synth 8-638] synthesizing module 'contrastadj_dsub_rcU' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_dsub_rcU.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'contrastadj_ap_dsub_6_full_dsp_64' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_dsub_6_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 6 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_5' declared at 'c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/b20f/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_5' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_dsub_6_full_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_ap_dsub_6_full_dsp_64' (80#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/ip/contrastadj_ap_dsub_6_full_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'contrastadj_dsub_rcU' (81#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_dsub_rcU.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:2069]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:2079]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:2131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:2133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:2135]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:2137]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:2139]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:2141]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:2149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:2155]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:2171]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:2175]
INFO: [Synth 8-256] done synthesizing module 'Cvt_YCrCb_to_RGB' (82#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:10]
INFO: [Synth 8-638] synthesizing module 'Mat2AXIvideo' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Mat2AXIvideo.v:77]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Mat2AXIvideo.v:256]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Mat2AXIvideo.v:282]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Mat2AXIvideo.v:308]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Mat2AXIvideo.v:370]
INFO: [Synth 8-256] done synthesizing module 'Mat2AXIvideo' (83#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/fifo_w8_d1_A.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_shiftReg' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/fifo_w8_d1_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_shiftReg' (84#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/fifo_w8_d1_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A' (85#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/fifo_w8_d1_A.v:45]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_shiftReg' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_shiftReg' (86#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A' (87#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_Cvt_RGBsc4' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_Cvt_RGBsc4.v:45]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_Cvt_RGBsc4_shiftReg' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_Cvt_RGBsc4.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Cvt_RGBsc4_shiftReg' (88#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_Cvt_RGBsc4.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_Cvt_RGBsc4' (89#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_Cvt_RGBsc4.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_dualArytde' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_dualArytde.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dualArytde_shiftReg' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_dualArytde.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dualArytde_shiftReg' (90#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_dualArytde.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_dualArytde' (91#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_dualArytde.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_Cvt_YCrudo' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_Cvt_YCrudo.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_Cvt_YCrudo_shiftReg' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_Cvt_YCrudo.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Cvt_YCrudo_shiftReg' (92#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_Cvt_YCrudo.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_Cvt_YCrudo' (93#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_Cvt_YCrudo.v:45]
INFO: [Synth 8-638] synthesizing module 'start_for_Mat2AXIvdy' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_Mat2AXIvdy.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_Mat2AXIvdy_shiftReg' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_Mat2AXIvdy.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_Mat2AXIvdy_shiftReg' (94#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_Mat2AXIvdy.v:11]
INFO: [Synth 8-256] done synthesizing module 'start_for_Mat2AXIvdy' (95#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_Mat2AXIvdy.v:45]
INFO: [Synth 8-256] done synthesizing module 'contrastadj' (96#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_contrastadj_0_0' (97#1) [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ip/system_contrastadj_0_0/synth/system_contrastadj_0_0.v:56]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized126 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized126 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized126 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized126 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized126 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized25 has unconnected port B[18]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized108 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized108 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized108 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized108 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized108 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized74 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized74 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized74 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized74 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized74 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized128 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized128 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized128 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized2 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized2 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized2 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized2 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized57 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized57 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized57 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized57 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized57 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized144 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized144 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized144 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized122 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized122 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized122 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized120 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized120 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_4_viv__parameterized120 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[47]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[46]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[45]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[44]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[43]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[42]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[41]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[40]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[39]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[38]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[37]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[36]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[35]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[34]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[33]
WARNING: [Synth 8-3331] design flt_mult_round has unconnected port MANT_CASC_IN[32]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 612.727 ; gain = 366.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 612.727 ; gain = 366.418
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4420 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ip/system_contrastadj_0_0/constraints/contrastadj_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ip/system_contrastadj_0_0/constraints/contrastadj_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.runs/system_contrastadj_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.runs/system_contrastadj_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 203 instances were transformed.
  FDE => FDRE: 203 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.649 . Memory (MB): peak = 1215.891 ; gain = 13.797
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:13 ; elapsed = 00:01:26 . Memory (MB): peak = 1216.957 ; gain = 970.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:13 ; elapsed = 00:01:26 . Memory (MB): peak = 1216.957 ; gain = 970.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.runs/system_contrastadj_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:26 . Memory (MB): peak = 1216.957 ; gain = 970.648
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'contrastadj_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_i_i_fu_312_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_i_fu_324_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_2_reg_188_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/AXIvideo2Mat73.v:509]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:690]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:690]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_7_reg_627_reg' and it is trimmed from '41' to '16' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:391]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp4_reg_647_reg' and it is trimmed from '17' to '16' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:406]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond5_fu_185_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_197_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp5_fu_481_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp8_fu_503_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_fu_469_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:257]
WARNING: [Synth 8-6014] Unused sequential element j_reg_174_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:359]
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter6_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11065]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter7_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11066]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter8_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11067]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter9_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11068]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter10_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11069]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter11_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11070]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter12_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11071]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter13_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11072]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter14_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11073]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter15_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11074]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter16_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11075]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter17_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11076]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter18_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11077]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter19_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11078]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter20_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11079]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter21_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11080]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter22_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11081]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter23_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11082]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter24_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11083]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter25_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11084]
INFO: [Synth 8-4471] merging register 'ap_reg_pp1_iter26_i2_cast1612_i_reg_25557_reg[31:9]' into 'i2_cast1612_i_reg_25557_reg[31:9]' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:11085]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond3_i_fu_8031_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_i_fu_13167_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_16293_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_i_fu_17675_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i3_fu_17644_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_25_i9_fu_18015_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Range1_all_zeros_1_fu_18020_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_fu_17702_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_i_i_fu_17575_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_17534_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_17487_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_total_reg_25521_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8987]
WARNING: [Synth 8-6014] Unused sequential element i_1_reg_25511_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:9022]
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter42_g_1_reg_1169_reg' and it is trimmed from '32' to '31' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:1456]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter42_r_1_reg_1163_reg' and it is trimmed from '32' to '31' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:1458]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_pp0_iter34_b_1_reg_1102_reg' and it is trimmed from '32' to '31' bits. [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:1437]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_292_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_304_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs2_fu_655_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs4_fu_695_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs6_fu_398_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs5_fu_351_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs3_fu_608_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_561_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element j_reg_168_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:1394]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_168_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_180_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_last_V_fu_192_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_152_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Mat2AXIvideo.v:490]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/fifo_w32_d2_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/fifo_w32_d2_A.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/fifo_w32_d2_A.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_dualArytde.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_dualArytde.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_dualArytde.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_Cvt_YCrudo.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_Cvt_YCrudo.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_Cvt_YCrudo.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_Mat2AXIvdy.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_Mat2AXIvdy.v:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/start_for_Mat2AXIvdy.v:36]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'contrastadj_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:33 . Memory (MB): peak = 1216.957 ; gain = 970.648
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/dualAryEqualize_U0/contrastadj_fsub_fYi_U25/contrastadj_ap_fsub_5_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/dualAryEqualize_U0/contrastadj_fsub_fYi_U25/contrastadj_ap_fsub_5_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dualAryEqualize_U0/contrastadj_fsub_fYi_U25/contrastadj_ap_fsub_5_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/dualAryEqualize_U0/contrastadj_fsub_fYi_U25/contrastadj_ap_fsub_5_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized45) to 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized29) to 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized29) to 'contrastadj_sitofg8j:/contrastadj_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'contrastadj_fptruhbi:/contrastadj_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'contrastadj_fptruhbi:/contrastadj_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'contrastadj_fptruhbi:/contrastadj_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'contrastadj_fptruhbi:/contrastadj_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_fptruhbi:/contrastadj_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'contrastadj_fptruhbi:/contrastadj_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_fptruhbi:/contrastadj_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'contrastadj_fptruhbi:/contrastadj_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'contrastadj_fptruhbi:/contrastadj_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'contrastadj_fptruhbi:/contrastadj_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'contrastadj_fptruhbi:/contrastadj_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized45) to 'contrastadj_fptruhbi:/contrastadj_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'contrastadj_fpextibs:/contrastadj_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'contrastadj_fpextibs:/contrastadj_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'contrastadj_fpextibs:/contrastadj_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'contrastadj_fpextibs:/contrastadj_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_fpextibs:/contrastadj_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'contrastadj_fpextibs:/contrastadj_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_fcmp_jbC:/contrastadj_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'contrastadj_fcmp_jbC:/contrastadj_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_fcmp_jbC:/contrastadj_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'contrastadj_fcmp_jbC:/contrastadj_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_fcmp_jbC:/contrastadj_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'contrastadj_fcmp_jbC:/contrastadj_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_fcmp_jbC:/contrastadj_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'contrastadj_fcmp_jbC:/contrastadj_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_dadd_kbM:/contrastadj_ap_dadd_6_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'contrastadj_dadd_kbM:/contrastadj_ap_dadd_6_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_dadd_kbM:/contrastadj_ap_dadd_6_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'contrastadj_dadd_kbM:/contrastadj_ap_dadd_6_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/ALIGN_BLK/SUB_DELAY' (delay__parameterized5) to 'flt_add_logic:/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized5) to 'flt_add_logic:/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'contrastadj_dmul_lbW:/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'contrastadj_dmul_lbW:/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_dmul_lbW:/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'contrastadj_dmul_lbW:/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_dmul_lbW:/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized5) to 'contrastadj_dmul_lbW:/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'contrastadj_dmul_lbW:/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized81) to 'contrastadj_dmul_lbW:/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'contrastadj_dmul_lbW:/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized81) to 'contrastadj_dmul_lbW:/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized45) to 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized96) to 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized96) to 'inst/dualAryEqualize_U0/contrastadj_sitodmb6_U36/contrastadj_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'contrastadj_fadd_pcA:/contrastadj_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'contrastadj_fadd_pcA:/contrastadj_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_fadd_pcA:/contrastadj_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'contrastadj_fadd_pcA:/contrastadj_ap_fadd_5_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized45) to 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized29) to 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized29) to 'contrastadj_uitofqcK:/contrastadj_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'contrastadj_dsub_rcU:/contrastadj_ap_dsub_6_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'contrastadj_dsub_rcU:/contrastadj_ap_dsub_6_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'contrastadj_dsub_rcU:/contrastadj_ap_dsub_6_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'contrastadj_dsub_rcU:/contrastadj_ap_dsub_6_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |dualAryEqualize__GB0  |           1|     27103|
|2     |dualAryEqualize__GB1  |           1|     12165|
|3     |dualAryEqualize__GB2  |           1|     17955|
|4     |Cvt_YCrCb_to_RGB__GB0 |           1|     32074|
|5     |Cvt_YCrCb_to_RGB__GB1 |           1|      7273|
|6     |contrastadj__GC0      |           1|      3465|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_total_reg_25521_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8987]
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mul_3ocq.v:20]
WARNING: [Synth 8-6014] Unused sequential element contrastadj_mul_3ocq_U41/contrastadj_mul_3ocq_MulnS_0_U/p_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mul_3ocq.v:23]
WARNING: [Synth 8-6014] Unused sequential element count_total_reg_25521_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:8987]
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Range1_all_zeros_1_fu_18020_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_25_i9_fu_18015_p2" won't be mapped to RAM because address size (54) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_fu_17702_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_i_fu_17675_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_i3_fu_17644_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_i_i_i_fu_17575_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs1_fu_17534_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "notrhs_fu_17487_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_16293_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_i_fu_13167_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_i_fu_8031_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_1_reg_25511_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/dualAryEqualize.v:9022]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element j_reg_168_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_YCrCb_to_RGB.v:1394]
INFO: [Synth 8-4471] merging register 'contrastadj_uitofqcK_U64/ce_r_reg' into 'contrastadj_uitofqcK_U65/ce_r_reg' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_uitofqcK.v:46]
INFO: [Synth 8-4471] merging register 'contrastadj_uitofqcK_U63/ce_r_reg' into 'contrastadj_uitofqcK_U65/ce_r_reg' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_uitofqcK.v:46]
INFO: [Synth 8-4471] merging register 'contrastadj_fadd_pcA_U60/ce_r_reg' into 'contrastadj_uitofqcK_U65/ce_r_reg' [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_fadd_pcA.v:53]
WARNING: [Synth 8-6014] Unused sequential element contrastadj_uitofqcK_U64/ce_r_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_uitofqcK.v:46]
WARNING: [Synth 8-6014] Unused sequential element contrastadj_uitofqcK_U63/ce_r_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_uitofqcK.v:46]
WARNING: [Synth 8-6014] Unused sequential element contrastadj_fadd_pcA_U60/ce_r_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_fadd_pcA.v:53]
WARNING: [Synth 8-6014] Unused sequential element Cvt_RGB_to_YCrCb_U0/p_Val2_7_reg_627_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:391]
WARNING: [Synth 8-6014] Unused sequential element Cvt_RGB_to_YCrCb_U0/tmp_20_reg_632_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:257]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:257]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mac_mbkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mac_mcud.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:257]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mac_mdEe.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/contrastadj_mac_mdEe.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:406]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:406]
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat73_U0/t_V_2_reg_188_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/AXIvideo2Mat73.v:509]
WARNING: [Synth 8-6014] Unused sequential element Cvt_RGB_to_YCrCb_U0/j_reg_174_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Cvt_RGB_to_YCrCb.v:359]
WARNING: [Synth 8-6014] Unused sequential element Mat2AXIvideo_U0/t_V_1_reg_152_reg was removed.  [c:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ipshared/cba1/hdl/verilog/Mat2AXIvideo.v:490]
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[63]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[59]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[60]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[61]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[0]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[1]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[2]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[3]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[4]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[5]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[6]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[7]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[8]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[9]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[10]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[11]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[12]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[13]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[14]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[15]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[16]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[0]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[1]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[2]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[3]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[4]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[5]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[6]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[7]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[8]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[9]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[10]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[11]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[12]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[13]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[14]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[15]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[16]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[17]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[18]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[19]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[20]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[21]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[22]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[23]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[24]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[25]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[26]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[27]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/tmp_50_i_reg_25578_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\tmp_50_i_reg_25578_reg[28] )
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[52]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[53]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[54]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[55]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[56]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[57]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[58]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[59]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[60]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[61]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[62]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[17]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[18]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[19]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[20]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[21]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[22]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[23]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[24]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[25]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[26]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[27]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[28]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[29]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[30]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[31]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[33]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[32]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[33]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[34]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[35]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[36]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[36]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[40]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[37]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[38]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[38]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[39]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[39]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[41]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[40]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[42]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[41]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[43]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[42]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[47]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[43]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[44]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[44]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[45]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[46]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[46]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[47]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[48]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[48]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[49]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/din1_buf1_reg[51]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/\din1_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/\din1_buf1_reg[51] )
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/NORMALIZE_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/contrastadj_ap_dmul_5_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/\contrastadj_ap_dmul_5_max_dsp_64_u/U0 /i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/\i2_cast1612_i_reg_25557_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U35/\contrastadj_ap_dmul_5_max_dsp_64_u/U0 /i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/dualAryEqualize_U0i_4_0/contrastadj_sitodmb6_U36/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U35/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/contrastadj_dadd_kbM_U33/\contrastadj_ap_dadd_6_full_dsp_64_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/dualAryEqualize_U0i_4_0/contrastadj_dadd_kbM_U33/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/\din0_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_0/contrastadj_dmul_lbW_U34/\contrastadj_ap_dmul_5_max_dsp_64_u/U0 /i_synth/\MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized9__1.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[63]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[62]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[61]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[60]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[59]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[58]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[57]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[56]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[55]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[54]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[53]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[52]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[51]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[50]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[49]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[48]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[47]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[46]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[45]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[44]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[43]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[42]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[41]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[40]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[39]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[38]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[37]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[36]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[35]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[34]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[33]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[32]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[27]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[26]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[25]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[24]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[23]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[22]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[21]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[20]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[19]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[18]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[17]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[16]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[15]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[14]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[13]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[12]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[11]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[10]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[9]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[8]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[7]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[6]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[5]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[4]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[3]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[2]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[1]) is unused and will be removed from module contrastadj_dadd_kbM__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[0]) is unused and will be removed from module contrastadj_dadd_kbM__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized11__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized11__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized11__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized11__1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/B_IN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_5_viv__parameterized11__1.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module contrastadj_dmul_lbW__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[63]) is unused and will be removed from module contrastadj_dmul_lbW__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[62]) is unused and will be removed from module contrastadj_dmul_lbW__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[61]) is unused and will be removed from module contrastadj_dmul_lbW__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[60]) is unused and will be removed from module contrastadj_dmul_lbW__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[59]) is unused and will be removed from module contrastadj_dmul_lbW__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[58]) is unused and will be removed from module contrastadj_dmul_lbW__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[57]) is unused and will be removed from module contrastadj_dmul_lbW__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[56]) is unused and will be removed from module contrastadj_dmul_lbW__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[55]) is unused and will be removed from module contrastadj_dmul_lbW__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[54]) is unused and will be removed from module contrastadj_dmul_lbW__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[53]) is unused and will be removed from module contrastadj_dmul_lbW__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[52]) is unused and will be removed from module contrastadj_dmul_lbW__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[51]) is unused and will be removed from module contrastadj_dmul_lbW__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[50]) is unused and will be removed from module contrastadj_dmul_lbW__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[49]) is unused and will be removed from module contrastadj_dmul_lbW__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[48]) is unused and will be removed from module contrastadj_dmul_lbW__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[47]) is unused and will be removed from module contrastadj_dmul_lbW__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/contrastadj_sitofg8j_U27/\din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/dualAryEqualize_U0i_4_1/contrastadj_sitofg8j_U26/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/dualAryEqualize_U0i_4_1/contrastadj_sitofg8j_U27/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_29_reg_25670_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\tmp_24_i_reg_25774_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/dualAryEqualize_U0i_4_1/contrastadj_fsub_fYi_U25/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/contrastadj_sitofg8j_U27/\contrastadj_ap_sitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\p_Val2_s_reg_25675_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/contrastadj_sitofg8j_U27/\contrastadj_ap_sitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_p_Val2_s_reg_25675_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter47_tmp_31_reg_25718_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/contrastadj_sitofg8j_U27/\contrastadj_ap_sitofp_4_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter48_tmp_31_reg_25718_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter48_tmp_31_reg_25718_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter48_tmp_31_reg_25718_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter48_tmp_31_reg_25718_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter48_tmp_31_reg_25718_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/dualAryEqualize_U0i_4_1/\ap_reg_pp1_iter48_tmp_31_reg_25718_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:27 . Memory (MB): peak = 1216.957 ; gain = 970.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |dualAryEqualize__GB0  |           1|     24594|
|2     |dualAryEqualize__GB1  |           1|      6307|
|3     |dualAryEqualize__GB2  |           1|     18060|
|4     |Cvt_YCrCb_to_RGB__GB0 |           1|     23695|
|5     |Cvt_YCrCb_to_RGB__GB1 |           1|      5357|
|6     |contrastadj__GC0      |           1|      2472|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:24 ; elapsed = 00:02:40 . Memory (MB): peak = 1244.508 ; gain = 998.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:02:45 . Memory (MB): peak = 1294.695 ; gain = 1048.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |dualAryEqualize__GB0  |           1|     24594|
|2     |dualAryEqualize__GB1  |           1|      6307|
|3     |dualAryEqualize__GB2  |           1|     18060|
|4     |Cvt_YCrCb_to_RGB__GB0 |           1|     23695|
|5     |Cvt_YCrCb_to_RGB__GB1 |           1|      5357|
|6     |contrastadj__GC0      |           1|      2472|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:50 ; elapsed = 00:03:08 . Memory (MB): peak = 1325.004 ; gain = 1078.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:52 ; elapsed = 00:03:11 . Memory (MB): peak = 1325.004 ; gain = 1078.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:52 ; elapsed = 00:03:11 . Memory (MB): peak = 1325.004 ; gain = 1078.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:58 ; elapsed = 00:03:16 . Memory (MB): peak = 1325.004 ; gain = 1078.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:58 ; elapsed = 00:03:17 . Memory (MB): peak = 1325.004 ; gain = 1078.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:59 ; elapsed = 00:03:17 . Memory (MB): peak = 1325.004 ; gain = 1078.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:59 ; elapsed = 00:03:17 . Memory (MB): peak = 1325.004 ; gain = 1078.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   194|
|2     |DSP48E1    |     5|
|3     |DSP48E1_1  |     5|
|4     |DSP48E1_10 |     7|
|5     |DSP48E1_11 |     7|
|6     |DSP48E1_12 |     2|
|7     |DSP48E1_13 |     2|
|8     |DSP48E1_14 |     4|
|9     |DSP48E1_15 |     4|
|10    |DSP48E1_16 |     2|
|11    |DSP48E1_17 |     2|
|12    |DSP48E1_19 |     1|
|13    |DSP48E1_2  |    12|
|14    |DSP48E1_20 |     1|
|15    |DSP48E1_21 |     1|
|16    |DSP48E1_22 |     1|
|17    |DSP48E1_3  |     7|
|18    |DSP48E1_4  |     7|
|19    |DSP48E1_5  |     7|
|20    |DSP48E1_6  |     7|
|21    |DSP48E1_7  |     7|
|22    |DSP48E1_8  |     7|
|23    |DSP48E1_9  |    14|
|24    |LUT1       |   445|
|25    |LUT2       |  1411|
|26    |LUT3       |  2048|
|27    |LUT4       |  1520|
|28    |LUT5       |  1901|
|29    |LUT6       |  9467|
|30    |MUXCY      |  2542|
|31    |MUXF7      |  2782|
|32    |MUXF8      |  1370|
|33    |RAMB18E1_1 |     1|
|34    |SRL16E     |   339|
|35    |SRLC32E    |    26|
|36    |XORCY      |  1188|
|37    |FDE        |   203|
|38    |FDRE       | 21609|
|39    |FDSE       |   271|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:59 ; elapsed = 00:03:17 . Memory (MB): peak = 1325.004 ; gain = 1078.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 412 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:50 ; elapsed = 00:02:50 . Memory (MB): peak = 1325.004 ; gain = 474.465
Synthesis Optimization Complete : Time (s): cpu = 00:02:59 ; elapsed = 00:03:18 . Memory (MB): peak = 1325.004 ; gain = 1078.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8392 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1002 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 799 instances
  FDE => FDRE: 203 instances

INFO: [Common 17-83] Releasing license: Synthesis
661 Infos, 323 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:13 ; elapsed = 00:03:32 . Memory (MB): peak = 1325.004 ; gain = 1090.211
INFO: [Coretcl 2-1174] Renamed 1959 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/wnagds/Desktop/FPGA/22_ov5640_single/ov5640_single.runs/system_contrastadj_0_0_synth_1/system_contrastadj_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1325.004 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_contrastadj_0_0_utilization_synth.rpt -pb system_contrastadj_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1325.004 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1325.004 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 24 22:19:12 2023...
