**SystemVerilog** is capable of modeling digital logic at many different levels of detail, referred to as *abstraction levels*. 
> Abstract means lack of detail. The more abstract, the less detail that the model contains about the hardware that it represents.

![[Pasted image 20240122110301.png]]
<center><em>Abstraction levels</em></center>
