

================================================================
== Vivado HLS Report for 'TransformKernel'
================================================================
* Date:           Sat Dec 18 10:02:45 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_project_winograd_3_8
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.372|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    376|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    283|
|Register         |        -|      -|     195|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     195|    659|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |p_Val2_25_fu_406_p2    |     +    |      0|  0|  14|          10|          10|
    |p_Val2_26_fu_471_p2    |     +    |      0|  0|   8|          10|          10|
    |p_Val2_27_fu_596_p2    |     +    |      0|  0|   8|           9|           9|
    |p_Val2_2_fu_310_p2     |     +    |      0|  0|  15|           9|           9|
    |p_Val2_32_fu_688_p2    |     +    |      0|  0|   8|           9|           9|
    |p_Val2_6_fu_368_p2     |     +    |      0|  0|   8|           9|           9|
    |p_Val2_8_fu_397_p2     |     +    |      0|  0|  14|          10|          10|
    |p_Val2_9_fu_437_p2     |     +    |      0|  0|   8|          10|          10|
    |tmp_11_fu_445_p2       |     +    |      0|  0|   8|          10|          10|
    |tmp_13_fu_455_p2       |     +    |      0|  0|   8|          10|          10|
    |tmp_15_fu_465_p2       |     +    |      0|  0|   8|          10|          10|
    |tmp_17_fu_553_p2       |     +    |      0|  0|   8|          10|          10|
    |tmp_21_fu_482_p2       |     +    |      0|  0|   8|          10|          10|
    |tmp_22_fu_488_p2       |     +    |      0|  0|   8|          10|          10|
    |tmp_23_fu_575_p2       |     +    |      0|  0|   8|          10|          10|
    |tmp_26_fu_605_p2       |     +    |      0|  0|   8|           9|           9|
    |tmp_27_cast_fu_544_p2  |     +    |      0|  0|   8|          10|          10|
    |tmp_28_fu_417_p2       |     +    |      0|  0|   8|           9|           9|
    |tmp_2_fu_377_p2        |     +    |      0|  0|   8|           9|           9|
    |tmp_32_fu_511_p2       |     +    |      0|  0|   8|          10|          10|
    |tmp_33_fu_626_p2       |     +    |      0|  0|   8|          10|          10|
    |tmp_35_fu_522_p2       |     +    |      0|  0|   8|          10|          10|
    |tmp_37_fu_534_p2       |     +    |      0|  0|   8|          10|          10|
    |tmp_38_fu_647_p2       |     +    |      0|  0|   8|          10|          10|
    |tmp_3_fu_343_p2        |     +    |      0|  0|  15|           9|           9|
    |tmp_40_fu_668_p2       |     +    |      0|  0|   8|           9|           9|
    |tmp_43_fu_693_p2       |     +    |      0|  0|   8|           9|           9|
    |tmp_45_fu_714_p2       |     +    |      0|  0|   8|           9|           9|
    |tmp_57_cast_fu_621_p2  |     +    |      0|  0|   8|          10|          10|
    |tmp_5_fu_320_p2        |     +    |      0|  0|  15|           9|           9|
    |p_Val2_28_fu_412_p2    |     -    |      0|  0|   8|           9|           9|
    |p_Val2_29_fu_494_p2    |     -    |      0|  0|   8|          10|          10|
    |p_Val2_30_fu_517_p2    |     -    |      0|  0|   8|          10|          10|
    |p_Val2_31_fu_663_p2    |     -    |      0|  0|   8|           9|           9|
    |p_Val2_33_fu_709_p2    |     -    |      0|  0|   8|           9|           9|
    |p_Val2_4_fu_337_p2     |     -    |      0|  0|  15|           9|           9|
    |tmp_20_fu_476_p2       |     -    |      0|  0|   8|          10|          10|
    |tmp_30_fu_499_p2       |     -    |      0|  0|   8|          10|          10|
    |tmp_31_fu_505_p2       |     -    |      0|  0|   8|          10|          10|
    |tmp_36_fu_528_p2       |     -    |      0|  0|   8|          10|          10|
    |tmp_38_cast_fu_570_p2  |     -    |      0|  0|   8|          10|          10|
    |tmp_65_cast_fu_642_p2  |     -    |      0|  0|   8|          10|          10|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 376|         404|         404|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  50|         11|    1|         11|
    |k_V_address0    |  33|          6|    4|         24|
    |k_V_address1    |  27|          5|    4|         20|
    |w_k_V_address0  |  44|          9|    4|         36|
    |w_k_V_address1  |  44|          9|    4|         36|
    |w_k_V_d0        |  44|          9|    8|         72|
    |w_k_V_d1        |  41|          8|    8|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           | 283|         57|   33|        263|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  10|   0|   10|          0|
    |p_Val2_21_reg_799    |   8|   0|    8|          0|
    |p_Val2_25_reg_804    |  10|   0|   10|          0|
    |p_Val2_2_reg_766     |   9|   0|    9|          0|
    |p_Val2_4_reg_777     |   9|   0|    9|          0|
    |p_Val2_8_reg_793     |  10|   0|   10|          0|
    |reg_292              |   8|   0|    8|          0|
    |reg_298              |   8|   0|    8|          0|
    |tmp_12_cast_reg_787  |   9|   0|    9|          0|
    |tmp_15_reg_825       |  10|   0|   10|          0|
    |tmp_22_reg_830       |  10|   0|   10|          0|
    |tmp_27_reg_845       |   8|   0|    8|          0|
    |tmp_29_reg_810       |   8|   0|    8|          0|
    |tmp_32_reg_835       |  10|   0|   10|          0|
    |tmp_34_reg_850       |   8|   0|    8|          0|
    |tmp_37_reg_840       |  10|   0|   10|          0|
    |tmp_39_reg_855       |   8|   0|    8|          0|
    |tmp_41_reg_860       |   8|   0|    8|          0|
    |tmp_44_reg_865       |   8|   0|    8|          0|
    |tmp_46_reg_870       |   8|   0|    8|          0|
    |tmp_4_cast_reg_771   |   9|   0|    9|          0|
    |tmp_reg_760          |   9|   0|    9|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 195|   0|  195|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | TransformKernel | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | TransformKernel | return value |
|ap_start        |  in |    1| ap_ctrl_hs | TransformKernel | return value |
|ap_done         | out |    1| ap_ctrl_hs | TransformKernel | return value |
|ap_idle         | out |    1| ap_ctrl_hs | TransformKernel | return value |
|ap_ready        | out |    1| ap_ctrl_hs | TransformKernel | return value |
|k_V_address0    | out |    4|  ap_memory |       k_V       |     array    |
|k_V_ce0         | out |    1|  ap_memory |       k_V       |     array    |
|k_V_q0          |  in |    8|  ap_memory |       k_V       |     array    |
|k_V_address1    | out |    4|  ap_memory |       k_V       |     array    |
|k_V_ce1         | out |    1|  ap_memory |       k_V       |     array    |
|k_V_q1          |  in |    8|  ap_memory |       k_V       |     array    |
|w_k_V_address0  | out |    4|  ap_memory |      w_k_V      |     array    |
|w_k_V_ce0       | out |    1|  ap_memory |      w_k_V      |     array    |
|w_k_V_we0       | out |    1|  ap_memory |      w_k_V      |     array    |
|w_k_V_d0        | out |    8|  ap_memory |      w_k_V      |     array    |
|w_k_V_address1  | out |    4|  ap_memory |      w_k_V      |     array    |
|w_k_V_ce1       | out |    1|  ap_memory |      w_k_V      |     array    |
|w_k_V_we1       | out |    1|  ap_memory |      w_k_V      |     array    |
|w_k_V_d1        | out |    8|  ap_memory |      w_k_V      |     array    |
+----------------+-----+-----+------------+-----------------+--------------+

