// Seed: 3470153389
`timescale 1ps / 1ps
module module_0;
  assign id_0 = id_0;
  tri1  id_1;
  logic id_2;
  assign id_1[1] = 1;
endmodule
