# Marc Marcos 

## Hi ğŸ‘‹, 
I'm Marc Marcos, I'm a computer engineering student ğŸ‘¨â€ğŸ’» who is passionate about hardware, embedded systems and open source development.

- ğŸ”­ Iâ€™m currently working on a ![RISCV core in System Verilog](https://github.com/marc-marcos/riscv-core) and a ![Custom ESP32 PCB](https://github.com/marc-marcos)
- ğŸŒ± Iâ€™m currently learning (System) Verilog and computer architecture 
- âš¡ Languages: C, C++, Verilog, Python and Rust

<br>
