// Seed: 3005721034
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wire id_2,
    output supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wor id_8,
    output wand id_9,
    input supply0 id_10,
    input wand id_11,
    input tri id_12,
    output tri1 id_13,
    input supply1 id_14,
    output tri1 id_15
);
  wire id_17 = 1 == id_2;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri  id_0,
    output tri1 id_1
);
  assign id_0 = id_3;
  wire id_4;
  wire id_5;
  assign id_3 = id_5;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_5,
      id_0,
      id_1,
      id_3,
      id_5,
      id_5,
      id_5,
      id_3,
      id_5,
      id_5,
      id_0,
      id_3,
      id_5
  );
  wire id_6;
endmodule
