library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity mli is
	port(clk: in std_logic;
		  clr: in std_logic;
		  input: in std_logic_vector(15 downto 0);
		  seuil_ouput_high: in std_logic_vector(15 downto 0);
		  seuil_output_low: in std_logic_vector(15 downto 0);
		  half_period: out std_logic_vector(15 downto 0);
		  ouput_high: out std_logic;
		  output_low: out std_logic);
end entity;

architecture seq of mli is

	signal cpt_output, cmp_output
	
begin
	compteur_decompteur: entity work.cpt_dcpt port map(clk, clr, cmp_output, cpt_output);
	comparateur: entity work.cmp port map(clk, 