Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: reset.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "reset.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "reset"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : reset
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "State_Machine.v" in library work
Compiling verilog file "reg_file.v" in library work
Module <State_Machine> compiled
Compiling verilog file "dataPath.v" in library work
Module <reg_file> compiled
Compiling verilog file "reset.v" in library work
Module <dataPath> compiled
Module <reset> compiled
No errors in compilation
Analysis of file <"reset.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <reset> in library <work>.

Analyzing hierarchy for module <State_Machine> in library <work>.

Analyzing hierarchy for module <dataPath> in library <work>.

Analyzing hierarchy for module <reg_file> in library <work> with parameters.
	NUM_REGS = "00000000000000000000000000010000"
	SIZE = "00000000000000000000000000011111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <reset>.
Module <reset> is correct for synthesis.
 
Analyzing module <State_Machine> in library <work>.
Module <State_Machine> is correct for synthesis.
 
Analyzing module <dataPath> in library <work>.
Module <dataPath> is correct for synthesis.
 
Analyzing module <reg_file> in library <work>.
	NUM_REGS = 32'sb00000000000000000000000000010000
	SIZE = 32'sb00000000000000000000000000011111
Module <reg_file> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <State_Machine>.
    Related source file is "State_Machine.v".
WARNING:Xst:737 - Found 1-bit latch for signal <activo>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <state>.
WARNING:Xst:737 - Found 5-bit latch for signal <nextState>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <rst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <enable>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 5-bit register for signal <state>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <State_Machine> synthesized.


Synthesizing Unit <dataPath>.
    Related source file is "dataPath.v".
    Found 4-bit comparator greatequal for signal <compare$cmp_ge0000> created at line 45.
    Found 4-bit up counter for signal <contador>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <dataPath> synthesized.


Synthesizing Unit <reg_file>.
    Related source file is "reg_file.v".
WARNING:Xst:647 - Input <wr_data<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x31-bit dual-port RAM <Mram_rf> for signal <rf>.
    Summary:
	inferred   1 RAM(s).
Unit <reg_file> synthesized.


Synthesizing Unit <reset>.
    Related source file is "reset.v".
Unit <reset> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x31-bit dual-port RAM                               : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 1
 5-bit register                                        : 1
# Latches                                              : 4
 1-bit latch                                           : 3
 5-bit latch                                           : 1
# Comparators                                          : 1
 4-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_3> (without init value) has a constant value of 0 in block <stm1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <state_4> of sequential type is unconnected in block <stm1>.

Synthesizing (advanced) Unit <reg_file>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rf> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 31-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <wr_data>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 31-bit                    |          |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to signal <rd_data>       |          |
    -----------------------------------------------------------------------
Unit <reg_file> synthesized (advanced).
WARNING:Xst:2677 - Node <state_4> of sequential type is unconnected in block <State_Machine>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x31-bit dual-port distributed RAM                   : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Latches                                              : 4
 1-bit latch                                           : 3
 5-bit latch                                           : 1
# Comparators                                          : 1
 4-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <nextState_3> (without init value) has a constant value of 0 in block <State_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_3> (without init value) has a constant value of 0 in block <State_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <nextState_4> of sequential type is unconnected in block <State_Machine>.

Optimizing unit <reset> ...

Optimizing unit <State_Machine> ...
WARNING:Xst:2677 - Node <dp1/contador_1> of sequential type is unconnected in block <reset>.
WARNING:Xst:2677 - Node <dp1/contador_2> of sequential type is unconnected in block <reset>.
WARNING:Xst:2677 - Node <dp1/contador_3> of sequential type is unconnected in block <reset>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block reset, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : reset.ngr
Top Level Output File Name         : reset
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 76

Cell Usage :
# BELS                             : 50
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 38
#      LUT3                        : 8
#      LUT4                        : 2
# FlipFlops/Latches                : 10
#      FDR                         : 2
#      FDRE                        : 1
#      FDS                         : 1
#      LD                          : 5
#      LD_1                        : 1
# RAMS                             : 31
#      RAM16X1D                    : 31
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 74
#      IBUF                        : 42
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                       58  out of    768     7%  
 Number of Slice Flip Flops:             10  out of   1536     0%  
 Number of 4 input LUTs:                111  out of   1536     7%  
    Number used as logic:                49
    Number used as RAMs:                 62
 Number of IOs:                          76
 Number of bonded IOBs:                  75  out of    124    60%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+--------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)    | Load  |
-----------------------------------------------+--------------------------+-------+
clk                                            | BUFGP                    | 35    |
stm1/nextState_or0000(stm1/nextState_or00001:O)| NONE(*)(stm1/nextState_2)| 3     |
rst                                            | IBUF+BUFG                | 1     |
stm1/rst_not0001(stm1/rst_not00011:O)          | NONE(*)(stm1/rst)        | 2     |
-----------------------------------------------+--------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.275ns (Maximum Frequency: 305.385MHz)
   Minimum input arrival time before clock: 3.937ns
   Maximum output required time after clock: 7.142ns
   Maximum combinational path delay: 8.354ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.275ns (frequency: 305.385MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               3.275ns (Levels of Logic = 1)
  Source:            dp1/contador_0 (FF)
  Destination:       rf1/Mram_rf7 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: dp1/contador_0 to rf1/Mram_rf7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.626   0.965  dp1/contador_0 (dp1/contador_0)
     LUT3:I2->O           18   0.479   1.204  addres<0>1 (addres<0>)
     RAM16X1D:A0               0.000          rf1/Mram_rf26
    ----------------------------------------
    Total                      3.275ns (1.105ns logic, 2.170ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rst'
  Clock period: 2.853ns (frequency: 350.530MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.853ns (Levels of Logic = 1)
  Source:            stm1/activo (LATCH)
  Destination:       stm1/activo (LATCH)
  Source Clock:      rst rising
  Destination Clock: rst rising

  Data Path: stm1/activo to stm1/activo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q            42   0.551   1.647  stm1/activo (stm1/activo)
     LUT4:I3->O            1   0.479   0.000  stm1/activo_mux00001 (stm1/activo_mux0000)
     LD_1:D                    0.176          stm1/activo
    ----------------------------------------
    Total                      2.853ns (1.206ns logic, 1.647ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 313 / 313
-------------------------------------------------------------------------
Offset:              3.937ns (Levels of Logic = 2)
  Source:            enable (PAD)
  Destination:       rf1/Mram_rf1 (RAM)
  Destination Clock: clk rising

  Data Path: enable to rf1/Mram_rf1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.851  enable_IBUF (enable_IBUF)
     LUT3:I1->O           31   0.479   1.570  en1 (en)
     RAM16X1D:WE               0.322          rf1/Mram_rf1
    ----------------------------------------
    Total                      3.937ns (1.516ns logic, 2.421ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stm1/nextState_or0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.410ns (Levels of Logic = 2)
  Source:            go (PAD)
  Destination:       stm1/nextState_0 (LATCH)
  Destination Clock: stm1/nextState_or0000 falling

  Data Path: go to stm1/nextState_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  go_IBUF (go_IBUF)
     LUT2:I0->O            1   0.479   0.000  stm1/nextState_mux0000<0>1 (stm1/nextState_mux0000<0>)
     LD:D                      0.176          stm1/nextState_0
    ----------------------------------------
    Total                      2.410ns (1.370ns logic, 1.040ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'stm1/rst_not0001'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.571ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       stm1/rst (LATCH)
  Destination Clock: stm1/rst_not0001 falling

  Data Path: rst to stm1/rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.715   1.201  rst_IBUF (rst_IBUF1)
     LUT2:I0->O            1   0.479   0.000  stm1/rst_mux00001 (stm1/rst_mux0000)
     LD:D                      0.176          stm1/rst
    ----------------------------------------
    Total                      2.571ns (1.370ns logic, 1.201ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              7.142ns (Levels of Logic = 1)
  Source:            rf1/Mram_rf31 (RAM)
  Destination:       rd_data<30> (PAD)
  Source Clock:      clk rising

  Data Path: rf1/Mram_rf31 to rd_data<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM16X1D:WCLK->DPO    1   1.552   0.681  rf1/Mram_rf31 (rd_data_30_OBUF)
     OBUF:I->O                 4.909          rd_data_30_OBUF (rd_data<30>)
    ----------------------------------------
    Total                      7.142ns (6.461ns logic, 0.681ns route)
                                       (90.5% logic, 9.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 124 / 31
-------------------------------------------------------------------------
Delay:               8.354ns (Levels of Logic = 3)
  Source:            rd_addr<2> (PAD)
  Destination:       rd_data<30> (PAD)

  Data Path: rd_addr<2> to rd_data<30>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            31   0.715   1.570  rd_addr_2_IBUF (rd_addr_2_IBUF)
     RAM16X1D:DPRA2->DPO    1   0.479   0.681  rf1/Mram_rf1 (rd_data_0_OBUF)
     OBUF:I->O                 4.909          rd_data_0_OBUF (rd_data<0>)
    ----------------------------------------
    Total                      8.354ns (6.103ns logic, 2.251ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.28 secs
 
--> 

Total memory usage is 291144 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    5 (   0 filtered)

