{
  "design": {
    "design_info": {
      "boundary_crc": "0x4BABB6FC82FF51D0",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../DAC_controller.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "pmod_dac_ad5541a": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconcat_0": ""
    },
    "ports": {
      "ja2": {
        "direction": "O"
      },
      "ja1": {
        "direction": "O"
      },
      "ja3": {
        "direction": "O"
      },
      "btn": {
        "direction": "I",
        "left": "0",
        "right": "3"
      },
      "led0": {
        "direction": "O"
      },
      "sysclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "sw1",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sw1": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "sw0": {
        "direction": "I"
      },
      "ja": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "124.615"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "PRIM_IN_FREQ": {
            "value": "125.00"
          }
        }
      },
      "pmod_dac_ad5541a": {
        "vlnv": "xilinx.com:module_ref:pmod_dac_ad5541a:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_pmod_dac_ad5541a_0_0",
        "xci_path": "ip/design_1_pmod_dac_ad5541a_0_0/design_1_pmod_dac_ad5541a_0_0.xci",
        "inst_hier_path": "pmod_dac_ad5541a",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pmod_dac_ad5541a",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "dac_tx_ena": {
            "direction": "I"
          },
          "dac_data": {
            "direction": "I",
            "left": "15",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "16",
                "value_src": "ip_prop"
              }
            }
          },
          "update_output_n": {
            "direction": "I"
          },
          "busy": {
            "direction": "O"
          },
          "ldac_n": {
            "direction": "O"
          },
          "mosi": {
            "direction": "O"
          },
          "sclk": {
            "direction": "O"
          },
          "ss_n": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_1_1",
        "xci_path": "ip/design_1_xlconstant_1_1/design_1_xlconstant_1_1.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "3333"
          },
          "CONST_WIDTH": {
            "value": "12"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "design_1_xlconcat_0_0",
        "xci_path": "ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "4"
          },
          "IN1_WIDTH": {
            "value": "12"
          },
          "NUM_PORTS": {
            "value": "2"
          }
        }
      }
    },
    "nets": {
      "btn_1": {
        "ports": [
          "btn",
          "xlconcat_0/In0"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "pmod_dac_ad5541a/clk"
        ]
      },
      "pmod_dac_ad5541a_0_busy": {
        "ports": [
          "pmod_dac_ad5541a/busy",
          "led0"
        ]
      },
      "pmod_dac_ad5541a_0_ldac_n": {
        "ports": [
          "pmod_dac_ad5541a/ldac_n",
          "ja2"
        ]
      },
      "pmod_dac_ad5541a_0_mosi": {
        "ports": [
          "pmod_dac_ad5541a/mosi",
          "ja1"
        ]
      },
      "pmod_dac_ad5541a_0_sclk": {
        "ports": [
          "pmod_dac_ad5541a/sclk",
          "ja3"
        ]
      },
      "pmod_dac_ad5541a_ss_n": {
        "ports": [
          "pmod_dac_ad5541a/ss_n",
          "ja"
        ]
      },
      "reset_0_1": {
        "ports": [
          "sw1",
          "clk_wiz_0/reset",
          "pmod_dac_ad5541a/reset"
        ]
      },
      "sw0_1": {
        "ports": [
          "sw0",
          "pmod_dac_ad5541a/dac_tx_ena"
        ]
      },
      "sysclk_1": {
        "ports": [
          "sysclk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "pmod_dac_ad5541a/dac_data"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "pmod_dac_ad5541a/update_output_n"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "xlconcat_0/In1"
        ]
      }
    }
  }
}