{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641716331359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641716331360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 09 00:18:51 2022 " "Processing started: Sun Jan 09 00:18:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641716331360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641716331360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ca6_final -c ca6_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off ca6_final -c ca6_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641716331360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641716331605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641716331605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "CU.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/CU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641716338530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ca6_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ca6_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ca6_final " "Found entity 1: ca6_final" {  } { { "ca6_final.bdf" "" { Schematic "C:/apps/lesson/QuartusPrime/New folder (5)/ca6_final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641716338531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ca6_final " "Elaborating entity \"ca6_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641716338614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst9 " "Elaborating entity \"controller\" for hierarchy \"controller:inst9\"" {  } { { "ca6_final.bdf" "inst9" { Schematic "C:/apps/lesson/QuartusPrime/New folder (5)/ca6_final.bdf" { { 112 304 448 320 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338622 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ca6.bdf 1 1 " "Using design file ca6.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ca6 " "Found entity 1: ca6" {  } { { "ca6.bdf" "" { Schematic "C:/apps/lesson/QuartusPrime/New folder (5)/ca6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338639 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641716338639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ca6 ca6:inst " "Elaborating entity \"ca6\" for hierarchy \"ca6:inst\"" {  } { { "ca6_final.bdf" "inst" { Schematic "C:/apps/lesson/QuartusPrime/New folder (5)/ca6_final.bdf" { { 104 808 1016 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338640 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter8.v 1 1 " "Using design file counter8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter8 " "Found entity 1: counter8" {  } { { "counter8.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/counter8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338655 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641716338655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter8 ca6:inst\|counter8:inst " "Elaborating entity \"counter8\" for hierarchy \"ca6:inst\|counter8:inst\"" {  } { { "ca6.bdf" "inst" { Schematic "C:/apps/lesson/QuartusPrime/New folder (5)/ca6.bdf" { { -48 200 344 80 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter ca6:inst\|counter8:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"ca6:inst\|counter8:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter8.v" "LPM_COUNTER_component" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/counter8.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ca6:inst\|counter8:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"ca6:inst\|counter8:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter8.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/counter8.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ca6:inst\|counter8:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"ca6:inst\|counter8:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716338678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716338678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716338678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716338678 ""}  } { { "counter8.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/counter8.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641716338678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fbj " "Found entity 1: cntr_fbj" {  } { { "db/cntr_fbj.tdf" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/db/cntr_fbj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641716338708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fbj ca6:inst\|counter8:inst\|lpm_counter:LPM_COUNTER_component\|cntr_fbj:auto_generated " "Elaborating entity \"cntr_fbj\" for hierarchy \"ca6:inst\|counter8:inst\|lpm_counter:LPM_COUNTER_component\|cntr_fbj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/apps/lesson/quartusprime/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338708 ""}
{ "Warning" "WSGN_SEARCH_FILE" "concat32.v 1 1 " "Using design file concat32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 concat32 " "Found entity 1: concat32" {  } { { "concat32.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/concat32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338715 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641716338715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat32 ca6:inst\|concat32:inst17 " "Elaborating entity \"concat32\" for hierarchy \"ca6:inst\|concat32:inst17\"" {  } { { "ca6.bdf" "inst17" { Schematic "C:/apps/lesson/QuartusPrime/New folder (5)/ca6.bdf" { { 400 864 1032 480 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338715 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp concat32.v(3) " "Verilog HDL or VHDL warning at concat32.v(3): object \"temp\" assigned a value but never read" {  } { { "concat32.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/concat32.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641716338715 "|ca6_final|ca6:inst|concat32:inst17"}
{ "Warning" "WSGN_SEARCH_FILE" "register32_v2.v 1 1 " "Using design file register32_v2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register32_v2 " "Found entity 1: register32_v2" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338721 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641716338721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32_v2 ca6:inst\|register32_v2:inst16 " "Elaborating entity \"register32_v2\" for hierarchy \"ca6:inst\|register32_v2:inst16\"" {  } { { "ca6.bdf" "inst16" { Schematic "C:/apps/lesson/QuartusPrime/New folder (5)/ca6.bdf" { { 400 624 824 544 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338721 ""}
{ "Warning" "WSGN_SEARCH_FILE" "const0.v 2 2 " "Using design file const0.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 const0_lpm_constant_r09 " "Found entity 1: const0_lpm_constant_r09" {  } { { "const0.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/const0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338727 ""} { "Info" "ISGN_ENTITY_NAME" "2 const0 " "Found entity 2: const0" {  } { { "const0.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/const0.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338727 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641716338727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const0 ca6:inst\|const0:inst10 " "Elaborating entity \"const0\" for hierarchy \"ca6:inst\|const0:inst10\"" {  } { { "ca6.bdf" "inst10" { Schematic "C:/apps/lesson/QuartusPrime/New folder (5)/ca6.bdf" { { 488 432 544 536 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const0_lpm_constant_r09 ca6:inst\|const0:inst10\|const0_lpm_constant_r09:const0_lpm_constant_r09_component " "Elaborating entity \"const0_lpm_constant_r09\" for hierarchy \"ca6:inst\|const0:inst10\|const0_lpm_constant_r09:const0_lpm_constant_r09_component\"" {  } { { "const0.v" "const0_lpm_constant_r09_component" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/const0.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder32.v 1 1 " "Using design file adder32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "adder32.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/adder32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338733 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641716338733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32 ca6:inst\|adder32:inst7 " "Elaborating entity \"adder32\" for hierarchy \"ca6:inst\|adder32:inst7\"" {  } { { "ca6.bdf" "inst7" { Schematic "C:/apps/lesson/QuartusPrime/New folder (5)/ca6.bdf" { { 296 864 1024 392 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ca6:inst\|adder32:inst7\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ca6:inst\|adder32:inst7\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adder32.v" "LPM_ADD_SUB_component" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/adder32.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ca6:inst\|adder32:inst7\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ca6:inst\|adder32:inst7\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adder32.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/adder32.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ca6:inst\|adder32:inst7\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ca6:inst\|adder32:inst7\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716338750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716338750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716338750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716338750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716338750 ""}  } { { "adder32.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/adder32.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641716338750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bqh " "Found entity 1: add_sub_bqh" {  } { { "db/add_sub_bqh.tdf" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/db/add_sub_bqh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641716338776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bqh ca6:inst\|adder32:inst7\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_bqh:auto_generated " "Elaborating entity \"add_sub_bqh\" for hierarchy \"ca6:inst\|adder32:inst7\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_bqh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/apps/lesson/quartusprime/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338777 ""}
{ "Warning" "WSGN_SEARCH_FILE" "const1.v 2 2 " "Using design file const1.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 const1_lpm_constant_be9 " "Found entity 1: const1_lpm_constant_be9" {  } { { "const1.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/const1.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338784 ""} { "Info" "ISGN_ENTITY_NAME" "2 const1 " "Found entity 2: const1" {  } { { "const1.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/const1.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338784 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641716338784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const1 ca6:inst\|const1:inst9 " "Elaborating entity \"const1\" for hierarchy \"ca6:inst\|const1:inst9\"" {  } { { "ca6.bdf" "inst9" { Schematic "C:/apps/lesson/QuartusPrime/New folder (5)/ca6.bdf" { { 488 16 128 536 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const1_lpm_constant_be9 ca6:inst\|const1:inst9\|const1_lpm_constant_be9:const1_lpm_constant_be9_component " "Elaborating entity \"const1_lpm_constant_be9\" for hierarchy \"ca6:inst\|const1:inst9\|const1_lpm_constant_be9:const1_lpm_constant_be9_component\"" {  } { { "const1.v" "const1_lpm_constant_be9_component" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/const1.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338784 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mult.v 1 1 " "Using design file mult.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/mult.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338790 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641716338790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult ca6:inst\|mult:inst2 " "Elaborating entity \"mult\" for hierarchy \"ca6:inst\|mult:inst2\"" {  } { { "ca6.bdf" "inst2" { Schematic "C:/apps/lesson/QuartusPrime/New folder (5)/ca6.bdf" { { 168 864 1024 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338790 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2.v 1 1 " "Using design file mux2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/mux2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338796 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641716338796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 ca6:inst\|mux2:inst5 " "Elaborating entity \"mux2\" for hierarchy \"ca6:inst\|mux2:inst5\"" {  } { { "ca6.bdf" "inst5" { Schematic "C:/apps/lesson/QuartusPrime/New folder (5)/ca6.bdf" { { 112 608 752 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ca6:inst\|mux2:inst5\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ca6:inst\|mux2:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "LPM_MUX_component" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/mux2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ca6:inst\|mux2:inst5\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ca6:inst\|mux2:inst5\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/mux2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ca6:inst\|mux2:inst5\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ca6:inst\|mux2:inst5\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716338812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716338812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716338812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716338812 ""}  } { { "mux2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/mux2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641716338812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641716338840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc ca6:inst\|mux2:inst5\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"ca6:inst\|mux2:inst5\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/apps/lesson/quartusprime/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338840 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register16.v 1 1 " "Using design file register16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register16 " "Found entity 1: register16" {  } { { "register16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338847 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641716338847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register16 ca6:inst\|register16:inst4 " "Elaborating entity \"register16\" for hierarchy \"ca6:inst\|register16:inst4\"" {  } { { "ca6.bdf" "inst4" { Schematic "C:/apps/lesson/QuartusPrime/New folder (5)/ca6.bdf" { { 136 200 400 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338847 ""}
{ "Warning" "WSGN_SEARCH_FILE" "const1_16.v 1 1 " "Using design file const1_16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 const1_16 " "Found entity 1: const1_16" {  } { { "const1_16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/const1_16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338853 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641716338853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const1_16 ca6:inst\|const1_16:inst18 " "Elaborating entity \"const1_16\" for hierarchy \"ca6:inst\|const1_16:inst18\"" {  } { { "ca6.bdf" "inst18" { Schematic "C:/apps/lesson/QuartusPrime/New folder (5)/ca6.bdf" { { 288 -56 56 336 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant ca6:inst\|const1_16:inst18\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"ca6:inst\|const1_16:inst18\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const1_16.v" "LPM_CONSTANT_component" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/const1_16.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ca6:inst\|const1_16:inst18\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"ca6:inst\|const1_16:inst18\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const1_16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/const1_16.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ca6:inst\|const1_16:inst18\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"ca6:inst\|const1_16:inst18\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 65535 " "Parameter \"lpm_cvalue\" = \"65535\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716338863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716338863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716338863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716338863 ""}  } { { "const1_16.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/const1_16.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641716338863 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom.v 1 1 " "Using design file rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/rom.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716338869 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641716338869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom ca6:inst\|rom:inst23 " "Elaborating entity \"rom\" for hierarchy \"ca6:inst\|rom:inst23\"" {  } { { "ca6.bdf" "inst23" { Schematic "C:/apps/lesson/QuartusPrime/New folder (5)/ca6.bdf" { { -48 376 552 32 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716338870 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ca6:inst\|mult:inst2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ca6:inst\|mult:inst2\|Mult0\"" {  } { { "mult.v" "Mult0" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/mult.v" 3 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641716339112 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641716339112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ca6:inst\|mult:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ca6:inst\|mult:inst2\|lpm_mult:Mult0\"" {  } { { "mult.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/mult.v" 3 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716339145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ca6:inst\|mult:inst2\|lpm_mult:Mult0 " "Instantiated megafunction \"ca6:inst\|mult:inst2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716339145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716339145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716339145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716339145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716339145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716339145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716339145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716339145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641716339145 ""}  } { { "mult.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/mult.v" 3 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641716339145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641716339177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641716339177 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[31\] ca6:inst\|register32_v2:inst13\|ParOut\[31\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[30\] ca6:inst\|register32_v2:inst13\|ParOut\[30\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[30\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[30\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[29\] ca6:inst\|register32_v2:inst13\|ParOut\[29\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[29\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[29\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[28\] ca6:inst\|register32_v2:inst13\|ParOut\[28\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[28\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[28\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[27\] ca6:inst\|register32_v2:inst13\|ParOut\[27\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[27\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[27\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[26\] ca6:inst\|register32_v2:inst13\|ParOut\[26\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[26\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[26\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[25\] ca6:inst\|register32_v2:inst13\|ParOut\[25\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[25\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[25\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[24\] ca6:inst\|register32_v2:inst13\|ParOut\[24\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[24\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[24\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[23\] ca6:inst\|register32_v2:inst13\|ParOut\[23\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[23\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[23\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[22\] ca6:inst\|register32_v2:inst13\|ParOut\[22\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[22\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[22\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[21\] ca6:inst\|register32_v2:inst13\|ParOut\[21\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[21\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[21\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[20\] ca6:inst\|register32_v2:inst13\|ParOut\[20\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[20\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[20\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[19\] ca6:inst\|register32_v2:inst13\|ParOut\[19\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[19\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[19\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[18\] ca6:inst\|register32_v2:inst13\|ParOut\[18\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[18\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[18\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[17\] ca6:inst\|register32_v2:inst13\|ParOut\[17\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[17\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[17\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[16\] ca6:inst\|register32_v2:inst13\|ParOut\[16\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[16\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[16\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[15\] ca6:inst\|register32_v2:inst13\|ParOut\[15\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[15\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[15\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[14\] ca6:inst\|register32_v2:inst13\|ParOut\[14\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[14\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[14\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[13\] ca6:inst\|register32_v2:inst13\|ParOut\[13\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[13\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[13\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[12\] ca6:inst\|register32_v2:inst13\|ParOut\[12\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[12\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[12\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[11\] ca6:inst\|register32_v2:inst13\|ParOut\[11\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[11\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[11\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[10\] ca6:inst\|register32_v2:inst13\|ParOut\[10\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[10\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[10\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[9\] ca6:inst\|register32_v2:inst13\|ParOut\[9\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[9\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[9\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[8\] ca6:inst\|register32_v2:inst13\|ParOut\[8\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[8\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[8\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[7\] ca6:inst\|register32_v2:inst13\|ParOut\[7\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[7\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[7\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[6\] ca6:inst\|register32_v2:inst13\|ParOut\[6\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[6\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[6\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[5\] ca6:inst\|register32_v2:inst13\|ParOut\[5\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[5\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[5\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[4\] ca6:inst\|register32_v2:inst13\|ParOut\[4\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[4\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[4\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[3\] ca6:inst\|register32_v2:inst13\|ParOut\[3\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[3\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[3\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[2\] ca6:inst\|register32_v2:inst13\|ParOut\[2\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[2\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[2\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[1\] ca6:inst\|register32_v2:inst13\|ParOut\[1\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[1\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[1\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ca6:inst\|register32_v2:inst13\|ParOut\[0\] ca6:inst\|register32_v2:inst13\|ParOut\[0\]~_emulated ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1 " "Register \"ca6:inst\|register32_v2:inst13\|ParOut\[0\]\" is converted into an equivalent circuit using register \"ca6:inst\|register32_v2:inst13\|ParOut\[0\]~_emulated\" and latch \"ca6:inst\|register32_v2:inst13\|ParOut\[31\]~1\"" {  } { { "register32_v2.v" "" { Text "C:/apps/lesson/QuartusPrime/New folder (5)/register32_v2.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1641716339448 "|ca6_final|ca6:inst|register32_v2:inst13|ParOut[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1641716339448 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641716339585 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641716339991 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641716340132 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641716340132 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "195 " "Implemented 195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641716340182 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641716340182 ""} { "Info" "ICUT_CUT_TM_LCELLS" "156 " "Implemented 156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641716340182 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1641716340182 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641716340182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641716340200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 09 00:19:00 2022 " "Processing ended: Sun Jan 09 00:19:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641716340200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641716340200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641716340200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641716340200 ""}
