Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 20 23:32:18 2024
| Host         : LAPTOP-I606K2C4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_top_timing_summary_routed.rpt -rpx CPU_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: fpga_clk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock1/tube_clk_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[0][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[10][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[11][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[12][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[13][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[14][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[15][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[16][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[17][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[18][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[19][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[1][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[20][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[21][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[22][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[23][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[24][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[25][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[26][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[27][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[28][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[29][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[2][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[30][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[31][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[3][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[4][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[5][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[6][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[7][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[8][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: decode32_1/r_reg[9][9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: executs32_1/ALU_ctl_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: executs32_1/ALU_ctl_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: executs32_1/ALU_ctl_reg[2]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart_bmpg_1/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 838 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.103     -463.653                    587                 3101        0.076        0.000                      0                 3101        3.000        0.000                       0                  1332  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clock1/clk/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_cpuclk        {0.000 21.739}       43.478          23.000          
  clk_out2_cpuclk        {0.000 50.000}       100.000         10.000          
  clkfbout_cpuclk        {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock1/clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk              1.676        0.000                      0                 2672        0.224        0.000                      0                 2672       21.239        0.000                       0                  1156  
  clk_out2_cpuclk             93.932        0.000                      0                  301        0.076        0.000                      0                  301       49.020        0.000                       0                   172  
  clkfbout_cpuclk                                                                                                                                                         47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_cpuclk  clk_out1_cpuclk       -2.103     -463.653                    587                  656        0.232        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock1/clk/inst/clk_in1
  To Clock:  clock1/clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock1/clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock1/clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        1.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.034ns  (logic 3.694ns (19.407%)  route 15.340ns (80.593%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 26.212 - 21.739 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.218     2.218    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.342 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.051    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.147 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.614     4.761    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.215 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.558     8.772    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.896 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=9, routed)           1.840    10.736    Ifetc32_1/Instruction[13]
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.860 f  Ifetc32_1/PC[31]_i_110/O
                         net (fo=2, routed)           0.697    11.557    Ifetc32_1/PC[31]_i_110_n_1
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.681 f  Ifetc32_1/PC[31]_i_53/O
                         net (fo=8, routed)           0.440    12.121    Ifetc32_1/PC[31]_i_53_n_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.245 f  Ifetc32_1/PC[31]_i_21/O
                         net (fo=40, routed)          1.373    13.618    Ifetc32_1/PC_reg[23]_0[0]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.124    13.742 f  Ifetc32_1/r[0][27]_i_7/O
                         net (fo=10, routed)          0.986    14.728    Ifetc32_1/r_reg[0][27]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.852 f  Ifetc32_1/r[0][31]_i_19/O
                         net (fo=5, routed)           0.878    15.730    Ifetc32_1/r[0][31]_i_19_n_1
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.854 r  Ifetc32_1/r[0][31]_i_23/O
                         net (fo=29, routed)          1.175    17.029    Ifetc32_1/r_reg[0][13]_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.124    17.153 f  Ifetc32_1/r[0][13]_i_6/O
                         net (fo=1, routed)           0.757    17.911    executs32_1/r_reg[27][13]
    SLICE_X56Y27         LUT6 (Prop_lut6_I1_O)        0.124    18.035 r  executs32_1/r[0][13]_i_4/O
                         net (fo=4, routed)           0.707    18.742    executs32_1/r_reg[0][30][8]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124    18.866 r  executs32_1/ram_i_5/O
                         net (fo=15, routed)          4.929    23.795    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.969    23.708    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.830 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.465    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.719 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.493    26.212    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.212    
                         clock uncertainty           -0.175    26.037    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    25.471    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.471    
                         arrival time                         -23.795    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.975ns  (logic 3.694ns (19.468%)  route 15.281ns (80.532%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 26.201 - 21.739 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.218     2.218    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.342 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.051    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.147 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.614     4.761    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.215 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.558     8.772    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.896 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=9, routed)           1.840    10.736    Ifetc32_1/Instruction[13]
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.860 f  Ifetc32_1/PC[31]_i_110/O
                         net (fo=2, routed)           0.697    11.557    Ifetc32_1/PC[31]_i_110_n_1
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.681 f  Ifetc32_1/PC[31]_i_53/O
                         net (fo=8, routed)           0.440    12.121    Ifetc32_1/PC[31]_i_53_n_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.245 f  Ifetc32_1/PC[31]_i_21/O
                         net (fo=40, routed)          1.373    13.618    Ifetc32_1/PC_reg[23]_0[0]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.124    13.742 f  Ifetc32_1/r[0][27]_i_7/O
                         net (fo=10, routed)          0.986    14.728    Ifetc32_1/r_reg[0][27]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.852 f  Ifetc32_1/r[0][31]_i_19/O
                         net (fo=5, routed)           0.878    15.730    Ifetc32_1/r[0][31]_i_19_n_1
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.854 r  Ifetc32_1/r[0][31]_i_23/O
                         net (fo=29, routed)          1.175    17.029    Ifetc32_1/r_reg[0][13]_0
    SLICE_X54Y23         LUT6 (Prop_lut6_I0_O)        0.124    17.153 f  Ifetc32_1/r[0][13]_i_6/O
                         net (fo=1, routed)           0.757    17.911    executs32_1/r_reg[27][13]
    SLICE_X56Y27         LUT6 (Prop_lut6_I1_O)        0.124    18.035 r  executs32_1/r[0][13]_i_4/O
                         net (fo=4, routed)           0.707    18.742    executs32_1/r_reg[0][30][8]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.124    18.866 r  executs32_1/ram_i_5/O
                         net (fo=15, routed)          4.870    23.736    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X1Y22         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.969    23.708    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.830 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.465    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.719 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.482    26.201    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    26.201    
                         clock uncertainty           -0.175    26.026    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    25.460    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         25.460    
                         arrival time                         -23.736    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/PC_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.595ns  (logic 5.061ns (30.496%)  route 11.534ns (69.504%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 23.185 - 21.739 ) 
    Source Clock Delay      (SCD):    4.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.218     2.218    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.342 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.051    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.147 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.608     4.755    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.209 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.661     8.870    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.994 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         2.180    11.174    Ifetc32_1/douta[9]
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.298 r  Ifetc32_1/PC[11]_i_21/O
                         net (fo=1, routed)           0.648    11.946    Ifetc32_1/PC[11]_i_21_n_1
    SLICE_X15Y21         LUT5 (Prop_lut5_I4_O)        0.152    12.098 r  Ifetc32_1/PC[11]_i_10/O
                         net (fo=2, routed)           1.051    13.149    Ifetc32_1/Sign_extend[10]
    SLICE_X40Y21         LUT5 (Prop_lut5_I0_O)        0.332    13.481 r  Ifetc32_1/r[0][22]_i_6/O
                         net (fo=9, routed)           0.923    14.405    Ifetc32_1/r_reg[0][22]
    SLICE_X49Y25         LUT3 (Prop_lut3_I0_O)        0.124    14.529 r  Ifetc32_1/r[0][11]_i_16/O
                         net (fo=1, routed)           0.000    14.529    decode32_1/r_reg[27][11]_0[2]
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.927 r  decode32_1/r_reg[0][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.927    decode32_1/r_reg[0][11]_i_13_n_1
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.041 r  decode32_1/r_reg[0][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.041    decode32_1/r_reg[0][15]_i_17_n_1
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.354 r  decode32_1/r_reg[0][19]_i_15/O[3]
                         net (fo=1, routed)           0.673    16.027    executs32_1/data2[19]
    SLICE_X55Y23         LUT3 (Prop_lut3_I2_O)        0.306    16.333 f  executs32_1/r[0][19]_i_12/O
                         net (fo=2, routed)           0.737    17.070    executs32_1/r_reg[0][19]_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124    17.194 r  executs32_1/PC[31]_i_60/O
                         net (fo=1, routed)           0.848    18.042    Ifetc32_1/r_reg[27][19]
    SLICE_X58Y23         LUT6 (Prop_lut6_I0_O)        0.124    18.166 r  Ifetc32_1/PC[31]_i_23/O
                         net (fo=1, routed)           1.217    19.383    Ifetc32_1/PC[31]_i_23_n_1
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124    19.507 r  Ifetc32_1/PC[31]_i_12/O
                         net (fo=1, routed)           0.616    20.122    Ifetc32_1/PC[31]_i_12_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124    20.246 r  Ifetc32_1/PC[31]_i_5/O
                         net (fo=32, routed)          0.980    21.226    Ifetc32_1/PC[31]_i_5_n_1
    SLICE_X56Y32         LUT5 (Prop_lut5_I2_O)        0.124    21.350 r  Ifetc32_1/PC[28]_i_1/O
                         net (fo=1, routed)           0.000    21.350    Ifetc32_1/Next_PC[28]
    SLICE_X56Y32         FDCE                                         r  Ifetc32_1/PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.445    23.185    Ifetc32_1/CLK
    SLICE_X56Y32         FDCE                                         r  Ifetc32_1/PC_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.000    23.185    
                         clock uncertainty           -0.175    23.010    
    SLICE_X56Y32         FDCE (Setup_fdce_C_D)        0.082    23.092    Ifetc32_1/PC_reg[28]
  -------------------------------------------------------------------
                         required time                         23.092    
                         arrival time                         -21.350    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.949ns  (logic 3.989ns (21.051%)  route 14.960ns (78.949%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 26.201 - 21.739 ) 
    Source Clock Delay      (SCD):    4.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.218     2.218    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.342 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.051    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.147 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.608     4.755    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.209 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.494     8.703    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[7]
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.827 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.344    11.171    decode32_1/douta[8]
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.295 f  decode32_1/write_data_reg[21]_i_11/O
                         net (fo=1, routed)           0.000    11.295    decode32_1/write_data_reg[21]_i_11_n_1
    SLICE_X35Y28         MUXF7 (Prop_muxf7_I1_O)      0.245    11.540 f  decode32_1/write_data_reg[21]_i_4/O
                         net (fo=1, routed)           0.919    12.459    decode32_1/write_data_reg[21]_i_4_n_1
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.298    12.757 f  decode32_1/write_data_reg[21]_i_1/O
                         net (fo=5, routed)           1.379    14.136    Ifetc32_1/Read_data_2[11]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.260 f  Ifetc32_1/r[0][21]_i_11/O
                         net (fo=5, routed)           0.830    15.090    Ifetc32_1/r_reg[0][21]_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124    15.214 f  Ifetc32_1/r[0][30]_i_21/O
                         net (fo=1, routed)           0.624    15.838    Ifetc32_1/r[0][30]_i_21_n_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.962 f  Ifetc32_1/r[0][30]_i_14/O
                         net (fo=11, routed)          0.601    16.562    Ifetc32_1/r_reg[0][17]_2
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.686 f  Ifetc32_1/r[0][4]_i_7/O
                         net (fo=2, routed)           0.655    17.342    executs32_1/r_reg[27][1]_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.466 r  executs32_1/r[0][4]_i_4/O
                         net (fo=2, routed)           1.077    18.542    executs32_1/r_reg[0][30][4]
    SLICE_X44Y29         LUT4 (Prop_lut4_I0_O)        0.124    18.666 r  executs32_1/ram_i_14/O
                         net (fo=15, routed)          5.037    23.704    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y22         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.969    23.708    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.830 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.465    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.719 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.482    26.201    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    26.201    
                         clock uncertainty           -0.175    26.026    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    25.460    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         25.460    
                         arrival time                         -23.704    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.950ns  (logic 3.989ns (21.050%)  route 14.961ns (78.950%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 26.204 - 21.739 ) 
    Source Clock Delay      (SCD):    4.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.218     2.218    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.342 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.051    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.147 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.608     4.755    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.209 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.494     8.703    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[7]
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.827 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.344    11.171    decode32_1/douta[8]
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.295 f  decode32_1/write_data_reg[21]_i_11/O
                         net (fo=1, routed)           0.000    11.295    decode32_1/write_data_reg[21]_i_11_n_1
    SLICE_X35Y28         MUXF7 (Prop_muxf7_I1_O)      0.245    11.540 f  decode32_1/write_data_reg[21]_i_4/O
                         net (fo=1, routed)           0.919    12.459    decode32_1/write_data_reg[21]_i_4_n_1
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.298    12.757 f  decode32_1/write_data_reg[21]_i_1/O
                         net (fo=5, routed)           1.379    14.136    Ifetc32_1/Read_data_2[11]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.260 f  Ifetc32_1/r[0][21]_i_11/O
                         net (fo=5, routed)           0.830    15.090    Ifetc32_1/r_reg[0][21]_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124    15.214 f  Ifetc32_1/r[0][30]_i_21/O
                         net (fo=1, routed)           0.624    15.838    Ifetc32_1/r[0][30]_i_21_n_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.962 f  Ifetc32_1/r[0][30]_i_14/O
                         net (fo=11, routed)          0.601    16.562    Ifetc32_1/r_reg[0][17]_2
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.686 f  Ifetc32_1/r[0][4]_i_7/O
                         net (fo=2, routed)           0.655    17.342    executs32_1/r_reg[27][1]_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.466 r  executs32_1/r[0][4]_i_4/O
                         net (fo=2, routed)           1.077    18.542    executs32_1/r_reg[0][30][4]
    SLICE_X44Y29         LUT4 (Prop_lut4_I0_O)        0.124    18.666 r  executs32_1/ram_i_14/O
                         net (fo=15, routed)          5.039    23.705    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.969    23.708    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.830 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.465    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.719 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.485    26.204    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.204    
                         clock uncertainty           -0.175    26.029    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    25.463    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.463    
                         arrival time                         -23.705    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.905ns  (logic 3.989ns (21.100%)  route 14.916ns (78.900%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 26.203 - 21.739 ) 
    Source Clock Delay      (SCD):    4.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.218     2.218    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.342 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.051    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.147 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.608     4.755    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.209 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.494     8.703    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_10[7]
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.827 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=259, routed)         2.344    11.171    decode32_1/douta[8]
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.295 f  decode32_1/write_data_reg[21]_i_11/O
                         net (fo=1, routed)           0.000    11.295    decode32_1/write_data_reg[21]_i_11_n_1
    SLICE_X35Y28         MUXF7 (Prop_muxf7_I1_O)      0.245    11.540 f  decode32_1/write_data_reg[21]_i_4/O
                         net (fo=1, routed)           0.919    12.459    decode32_1/write_data_reg[21]_i_4_n_1
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.298    12.757 f  decode32_1/write_data_reg[21]_i_1/O
                         net (fo=5, routed)           1.379    14.136    Ifetc32_1/Read_data_2[11]
    SLICE_X56Y29         LUT3 (Prop_lut3_I2_O)        0.124    14.260 f  Ifetc32_1/r[0][21]_i_11/O
                         net (fo=5, routed)           0.830    15.090    Ifetc32_1/r_reg[0][21]_0
    SLICE_X56Y28         LUT4 (Prop_lut4_I2_O)        0.124    15.214 f  Ifetc32_1/r[0][30]_i_21/O
                         net (fo=1, routed)           0.624    15.838    Ifetc32_1/r[0][30]_i_21_n_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.962 f  Ifetc32_1/r[0][30]_i_14/O
                         net (fo=11, routed)          0.601    16.562    Ifetc32_1/r_reg[0][17]_2
    SLICE_X48Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.686 f  Ifetc32_1/r[0][4]_i_7/O
                         net (fo=2, routed)           0.655    17.342    executs32_1/r_reg[27][1]_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.466 r  executs32_1/r[0][4]_i_4/O
                         net (fo=2, routed)           1.077    18.542    executs32_1/r_reg[0][30][4]
    SLICE_X44Y29         LUT4 (Prop_lut4_I0_O)        0.124    18.666 r  executs32_1/ram_i_14/O
                         net (fo=15, routed)          4.993    23.660    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y5          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.969    23.708    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.830 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.465    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.719 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.484    26.203    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.203    
                         clock uncertainty           -0.175    26.028    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    25.462    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.462    
                         arrival time                         -23.660    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.894ns  (logic 3.694ns (19.551%)  route 15.200ns (80.449%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 26.204 - 21.739 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.218     2.218    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.342 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.051    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.147 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.614     4.761    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.215 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.558     8.772    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.896 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=9, routed)           1.840    10.736    Ifetc32_1/Instruction[13]
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.860 f  Ifetc32_1/PC[31]_i_110/O
                         net (fo=2, routed)           0.697    11.557    Ifetc32_1/PC[31]_i_110_n_1
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.681 f  Ifetc32_1/PC[31]_i_53/O
                         net (fo=8, routed)           0.440    12.121    Ifetc32_1/PC[31]_i_53_n_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.245 f  Ifetc32_1/PC[31]_i_21/O
                         net (fo=40, routed)          1.373    13.618    Ifetc32_1/PC_reg[23]_0[0]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.124    13.742 f  Ifetc32_1/r[0][27]_i_7/O
                         net (fo=10, routed)          0.986    14.728    Ifetc32_1/r_reg[0][27]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.852 f  Ifetc32_1/r[0][31]_i_19/O
                         net (fo=5, routed)           0.878    15.730    Ifetc32_1/r[0][31]_i_19_n_1
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.854 r  Ifetc32_1/r[0][31]_i_23/O
                         net (fo=29, routed)          0.987    16.841    Ifetc32_1/r_reg[0][13]_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I1_O)        0.124    16.965 f  Ifetc32_1/r[0][7]_i_7/O
                         net (fo=2, routed)           0.816    17.781    executs32_1/r_reg[27][7]_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.905 r  executs32_1/r[0][7]_i_4/O
                         net (fo=2, routed)           0.557    18.462    executs32_1/r_reg[0][30][6]
    SLICE_X47Y28         LUT4 (Prop_lut4_I0_O)        0.124    18.586 r  executs32_1/ram_i_11/O
                         net (fo=15, routed)          5.069    23.655    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.969    23.708    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.830 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.465    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.719 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.485    26.204    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    26.204    
                         clock uncertainty           -0.175    26.029    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    25.463    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.463    
                         arrival time                         -23.655    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/PC_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.472ns  (logic 5.061ns (30.725%)  route 11.411ns (69.275%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 23.182 - 21.739 ) 
    Source Clock Delay      (SCD):    4.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.218     2.218    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.342 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.051    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.147 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.608     4.755    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.209 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.661     8.870    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.994 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         2.180    11.174    Ifetc32_1/douta[9]
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.298 r  Ifetc32_1/PC[11]_i_21/O
                         net (fo=1, routed)           0.648    11.946    Ifetc32_1/PC[11]_i_21_n_1
    SLICE_X15Y21         LUT5 (Prop_lut5_I4_O)        0.152    12.098 r  Ifetc32_1/PC[11]_i_10/O
                         net (fo=2, routed)           1.051    13.149    Ifetc32_1/Sign_extend[10]
    SLICE_X40Y21         LUT5 (Prop_lut5_I0_O)        0.332    13.481 r  Ifetc32_1/r[0][22]_i_6/O
                         net (fo=9, routed)           0.923    14.405    Ifetc32_1/r_reg[0][22]
    SLICE_X49Y25         LUT3 (Prop_lut3_I0_O)        0.124    14.529 r  Ifetc32_1/r[0][11]_i_16/O
                         net (fo=1, routed)           0.000    14.529    decode32_1/r_reg[27][11]_0[2]
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.927 r  decode32_1/r_reg[0][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.927    decode32_1/r_reg[0][11]_i_13_n_1
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.041 r  decode32_1/r_reg[0][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.041    decode32_1/r_reg[0][15]_i_17_n_1
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.354 r  decode32_1/r_reg[0][19]_i_15/O[3]
                         net (fo=1, routed)           0.673    16.027    executs32_1/data2[19]
    SLICE_X55Y23         LUT3 (Prop_lut3_I2_O)        0.306    16.333 f  executs32_1/r[0][19]_i_12/O
                         net (fo=2, routed)           0.737    17.070    executs32_1/r_reg[0][19]_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124    17.194 r  executs32_1/PC[31]_i_60/O
                         net (fo=1, routed)           0.848    18.042    Ifetc32_1/r_reg[27][19]
    SLICE_X58Y23         LUT6 (Prop_lut6_I0_O)        0.124    18.166 r  Ifetc32_1/PC[31]_i_23/O
                         net (fo=1, routed)           1.217    19.383    Ifetc32_1/PC[31]_i_23_n_1
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124    19.507 r  Ifetc32_1/PC[31]_i_12/O
                         net (fo=1, routed)           0.616    20.122    Ifetc32_1/PC[31]_i_12_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124    20.246 r  Ifetc32_1/PC[31]_i_5/O
                         net (fo=32, routed)          0.857    21.103    Ifetc32_1/PC[31]_i_5_n_1
    SLICE_X55Y31         LUT5 (Prop_lut5_I2_O)        0.124    21.227 r  Ifetc32_1/PC[26]_i_1/O
                         net (fo=1, routed)           0.000    21.227    Ifetc32_1/Next_PC[26]
    SLICE_X55Y31         FDCE                                         r  Ifetc32_1/PC_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.442    23.182    Ifetc32_1/CLK
    SLICE_X55Y31         FDCE                                         r  Ifetc32_1/PC_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.000    23.182    
                         clock uncertainty           -0.175    23.007    
    SLICE_X55Y31         FDCE (Setup_fdce_C_D)        0.034    23.041    Ifetc32_1/PC_reg[26]
  -------------------------------------------------------------------
                         required time                         23.041    
                         arrival time                         -21.227    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.827ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.872ns  (logic 3.694ns (19.574%)  route 15.178ns (80.426%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 26.201 - 21.739 ) 
    Source Clock Delay      (SCD):    4.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.218     2.218    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.342 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.051    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.147 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.614     4.761    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.215 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.558     8.772    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14[0]
    SLICE_X48Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.896 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0/O
                         net (fo=9, routed)           1.840    10.736    Ifetc32_1/Instruction[13]
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.860 f  Ifetc32_1/PC[31]_i_110/O
                         net (fo=2, routed)           0.697    11.557    Ifetc32_1/PC[31]_i_110_n_1
    SLICE_X35Y22         LUT4 (Prop_lut4_I2_O)        0.124    11.681 f  Ifetc32_1/PC[31]_i_53/O
                         net (fo=8, routed)           0.440    12.121    Ifetc32_1/PC[31]_i_53_n_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.245 f  Ifetc32_1/PC[31]_i_21/O
                         net (fo=40, routed)          1.373    13.618    Ifetc32_1/PC_reg[23]_0[0]
    SLICE_X48Y30         LUT3 (Prop_lut3_I0_O)        0.124    13.742 f  Ifetc32_1/r[0][27]_i_7/O
                         net (fo=10, routed)          0.986    14.728    Ifetc32_1/r_reg[0][27]_0
    SLICE_X46Y28         LUT6 (Prop_lut6_I3_O)        0.124    14.852 f  Ifetc32_1/r[0][31]_i_19/O
                         net (fo=5, routed)           0.878    15.730    Ifetc32_1/r[0][31]_i_19_n_1
    SLICE_X47Y28         LUT6 (Prop_lut6_I3_O)        0.124    15.854 r  Ifetc32_1/r[0][31]_i_23/O
                         net (fo=29, routed)          0.907    16.761    Ifetc32_1/r_reg[0][13]_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I2_O)        0.124    16.885 f  Ifetc32_1/r[0][9]_i_6/O
                         net (fo=1, routed)           0.760    17.645    executs32_1/r_reg[27][9]_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I2_O)        0.124    17.769 r  executs32_1/r[0][9]_i_4/O
                         net (fo=2, routed)           0.730    18.500    executs32_1/r_reg[0][9]_0
    SLICE_X44Y28         LUT4 (Prop_lut4_I0_O)        0.124    18.624 r  executs32_1/ram_i_9/O
                         net (fo=15, routed)          5.009    23.633    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X1Y22         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.969    23.708    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.122    23.830 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.634    24.465    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.254    24.719 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          1.482    26.201    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    26.201    
                         clock uncertainty           -0.175    26.026    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    25.460    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         25.460    
                         arrival time                         -23.633    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/PC_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.455ns  (logic 5.061ns (30.756%)  route 11.394ns (69.244%))
  Logic Levels:           14  (CARRY4=3 LUT3=2 LUT5=3 LUT6=6)
  Clock Path Skew:        -3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 23.181 - 21.739 ) 
    Source Clock Delay      (SCD):    4.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        2.218     2.218    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.124     2.342 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.709     3.051    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.147 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.608     4.755    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.209 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.661     8.870    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.994 r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=131, routed)         2.180    11.174    Ifetc32_1/douta[9]
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    11.298 r  Ifetc32_1/PC[11]_i_21/O
                         net (fo=1, routed)           0.648    11.946    Ifetc32_1/PC[11]_i_21_n_1
    SLICE_X15Y21         LUT5 (Prop_lut5_I4_O)        0.152    12.098 r  Ifetc32_1/PC[11]_i_10/O
                         net (fo=2, routed)           1.051    13.149    Ifetc32_1/Sign_extend[10]
    SLICE_X40Y21         LUT5 (Prop_lut5_I0_O)        0.332    13.481 r  Ifetc32_1/r[0][22]_i_6/O
                         net (fo=9, routed)           0.923    14.405    Ifetc32_1/r_reg[0][22]
    SLICE_X49Y25         LUT3 (Prop_lut3_I0_O)        0.124    14.529 r  Ifetc32_1/r[0][11]_i_16/O
                         net (fo=1, routed)           0.000    14.529    decode32_1/r_reg[27][11]_0[2]
    SLICE_X49Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.927 r  decode32_1/r_reg[0][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.927    decode32_1/r_reg[0][11]_i_13_n_1
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.041 r  decode32_1/r_reg[0][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.041    decode32_1/r_reg[0][15]_i_17_n_1
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.354 r  decode32_1/r_reg[0][19]_i_15/O[3]
                         net (fo=1, routed)           0.673    16.027    executs32_1/data2[19]
    SLICE_X55Y23         LUT3 (Prop_lut3_I2_O)        0.306    16.333 f  executs32_1/r[0][19]_i_12/O
                         net (fo=2, routed)           0.737    17.070    executs32_1/r_reg[0][19]_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I2_O)        0.124    17.194 r  executs32_1/PC[31]_i_60/O
                         net (fo=1, routed)           0.848    18.042    Ifetc32_1/r_reg[27][19]
    SLICE_X58Y23         LUT6 (Prop_lut6_I0_O)        0.124    18.166 r  Ifetc32_1/PC[31]_i_23/O
                         net (fo=1, routed)           1.217    19.383    Ifetc32_1/PC[31]_i_23_n_1
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124    19.507 r  Ifetc32_1/PC[31]_i_12/O
                         net (fo=1, routed)           0.616    20.122    Ifetc32_1/PC[31]_i_12_n_1
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124    20.246 r  Ifetc32_1/PC[31]_i_5/O
                         net (fo=32, routed)          0.840    21.086    Ifetc32_1/PC[31]_i_5_n_1
    SLICE_X55Y29         LUT5 (Prop_lut5_I2_O)        0.124    21.210 r  Ifetc32_1/PC[13]_i_1/O
                         net (fo=1, routed)           0.000    21.210    Ifetc32_1/Next_PC[13]
    SLICE_X55Y29         FDCE                                         r  Ifetc32_1/PC_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457    23.197    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    20.067 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    21.648    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.441    23.181    Ifetc32_1/CLK
    SLICE_X55Y29         FDCE                                         r  Ifetc32_1/PC_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000    23.181    
                         clock uncertainty           -0.175    23.006    
    SLICE_X55Y29         FDCE (Setup_fdce_C_D)        0.032    23.038    Ifetc32_1/PC_reg[13]
  -------------------------------------------------------------------
                         required time                         23.038    
                         arrival time                         -21.210    
  -------------------------------------------------------------------
                         slack                                  1.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.374ns  (logic 0.256ns (68.440%)  route 0.118ns (31.560%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 22.563 - 21.739 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 22.295 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.556    22.295    Ifetc32_1/CLK
    SLICE_X55Y28         FDCE                                         r  Ifetc32_1/PC_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDCE (Prop_fdce_C_Q)         0.146    22.441 r  Ifetc32_1/PC_reg[7]/Q
                         net (fo=4, routed)           0.118    22.559    Ifetc32_1/PC[7]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    22.669 r  Ifetc32_1/link_addr_reg[8]_i_1/O[2]
                         net (fo=2, routed)           0.000    22.669    Ifetc32_1/link_addr_reg[8]_i_1_n_6
    SLICE_X54Y27         FDRE                                         r  Ifetc32_1/link_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.824    22.563    Ifetc32_1/CLK
    SLICE_X54Y27         FDRE                                         r  Ifetc32_1/link_addr_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.252    22.311    
    SLICE_X54Y27         FDRE (Hold_fdre_C_D)         0.134    22.445    Ifetc32_1/link_addr_reg[7]
  -------------------------------------------------------------------
                         required time                        -22.445    
                         arrival time                          22.669    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.388ns  (logic 0.256ns (65.938%)  route 0.132ns (34.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 22.567 - 21.739 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 22.297 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.558    22.297    Ifetc32_1/CLK
    SLICE_X55Y30         FDCE                                         r  Ifetc32_1/PC_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.146    22.443 r  Ifetc32_1/PC_reg[23]/Q
                         net (fo=3, routed)           0.132    22.575    Ifetc32_1/PC[23]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    22.685 r  Ifetc32_1/link_addr_reg[24]_i_1/O[2]
                         net (fo=2, routed)           0.000    22.685    Ifetc32_1/link_addr_reg[24]_i_1_n_6
    SLICE_X54Y31         FDRE                                         r  Ifetc32_1/link_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.828    22.567    Ifetc32_1/CLK
    SLICE_X54Y31         FDRE                                         r  Ifetc32_1/link_addr_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.252    22.315    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.134    22.449    Ifetc32_1/link_addr_reg[23]
  -------------------------------------------------------------------
                         required time                        -22.449    
                         arrival time                          22.685    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.390ns  (logic 0.261ns (67.007%)  route 0.129ns (32.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 22.565 - 21.739 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 22.296 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.557    22.296    Ifetc32_1/CLK
    SLICE_X55Y29         FDCE                                         r  Ifetc32_1/PC_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.146    22.442 r  Ifetc32_1/PC_reg[13]/Q
                         net (fo=4, routed)           0.129    22.570    Ifetc32_1/PC[13]
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    22.685 r  Ifetc32_1/link_addr_reg[16]_i_1/O[0]
                         net (fo=2, routed)           0.000    22.685    Ifetc32_1/link_addr_reg[16]_i_1_n_8
    SLICE_X54Y29         FDRE                                         r  Ifetc32_1/link_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.826    22.565    Ifetc32_1/CLK
    SLICE_X54Y29         FDRE                                         r  Ifetc32_1/link_addr_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.253    22.312    
    SLICE_X54Y29         FDRE (Hold_fdre_C_D)         0.134    22.446    Ifetc32_1/link_addr_reg[13]
  -------------------------------------------------------------------
                         required time                        -22.446    
                         arrival time                          22.685    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.390ns  (logic 0.261ns (67.007%)  route 0.129ns (32.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 22.568 - 21.739 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 22.299 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.560    22.299    Ifetc32_1/CLK
    SLICE_X55Y32         FDCE                                         r  Ifetc32_1/PC_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDCE (Prop_fdce_C_Q)         0.146    22.445 r  Ifetc32_1/PC_reg[25]/Q
                         net (fo=3, routed)           0.129    22.573    Ifetc32_1/PC[25]
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    22.688 r  Ifetc32_1/link_addr_reg[28]_i_1/O[0]
                         net (fo=2, routed)           0.000    22.688    Ifetc32_1/link_addr_reg[28]_i_1_n_8
    SLICE_X54Y32         FDRE                                         r  Ifetc32_1/link_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.829    22.568    Ifetc32_1/CLK
    SLICE_X54Y32         FDRE                                         r  Ifetc32_1/link_addr_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.253    22.315    
    SLICE_X54Y32         FDRE (Hold_fdre_C_D)         0.134    22.449    Ifetc32_1/link_addr_reg[25]
  -------------------------------------------------------------------
                         required time                        -22.449    
                         arrival time                          22.688    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.410ns  (logic 0.292ns (71.211%)  route 0.118ns (28.789%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 22.563 - 21.739 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 22.295 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.556    22.295    Ifetc32_1/CLK
    SLICE_X55Y28         FDCE                                         r  Ifetc32_1/PC_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDCE (Prop_fdce_C_Q)         0.146    22.441 r  Ifetc32_1/PC_reg[7]/Q
                         net (fo=4, routed)           0.118    22.559    Ifetc32_1/PC[7]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    22.705 r  Ifetc32_1/link_addr_reg[8]_i_1/O[3]
                         net (fo=2, routed)           0.000    22.705    Ifetc32_1/link_addr_reg[8]_i_1_n_5
    SLICE_X54Y27         FDRE                                         r  Ifetc32_1/link_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.824    22.563    Ifetc32_1/CLK
    SLICE_X54Y27         FDRE                                         r  Ifetc32_1/link_addr_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.252    22.311    
    SLICE_X54Y27         FDRE (Hold_fdre_C_D)         0.134    22.445    Ifetc32_1/link_addr_reg[8]
  -------------------------------------------------------------------
                         required time                        -22.445    
                         arrival time                          22.705    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[23]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.424ns  (logic 0.292ns (68.828%)  route 0.132ns (31.172%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 22.567 - 21.739 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 22.297 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.558    22.297    Ifetc32_1/CLK
    SLICE_X55Y30         FDCE                                         r  Ifetc32_1/PC_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y30         FDCE (Prop_fdce_C_Q)         0.146    22.443 r  Ifetc32_1/PC_reg[23]/Q
                         net (fo=3, routed)           0.132    22.575    Ifetc32_1/PC[23]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    22.721 r  Ifetc32_1/link_addr_reg[24]_i_1/O[3]
                         net (fo=2, routed)           0.000    22.721    Ifetc32_1/link_addr_reg[24]_i_1_n_5
    SLICE_X54Y31         FDRE                                         r  Ifetc32_1/link_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.828    22.567    Ifetc32_1/CLK
    SLICE_X54Y31         FDRE                                         r  Ifetc32_1/link_addr_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.252    22.315    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.134    22.449    Ifetc32_1/link_addr_reg[24]
  -------------------------------------------------------------------
                         required time                        -22.449    
                         arrival time                          22.721    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.425ns  (logic 0.296ns (69.727%)  route 0.129ns (30.273%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 22.565 - 21.739 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 22.296 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.557    22.296    Ifetc32_1/CLK
    SLICE_X55Y29         FDCE                                         r  Ifetc32_1/PC_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.146    22.442 r  Ifetc32_1/PC_reg[13]/Q
                         net (fo=4, routed)           0.129    22.570    Ifetc32_1/PC[13]
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    22.720 r  Ifetc32_1/link_addr_reg[16]_i_1/O[1]
                         net (fo=2, routed)           0.000    22.720    Ifetc32_1/link_addr_reg[16]_i_1_n_7
    SLICE_X54Y29         FDRE                                         r  Ifetc32_1/link_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.826    22.565    Ifetc32_1/CLK
    SLICE_X54Y29         FDRE                                         r  Ifetc32_1/link_addr_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.253    22.312    
    SLICE_X54Y29         FDRE (Hold_fdre_C_D)         0.134    22.446    Ifetc32_1/link_addr_reg[14]
  -------------------------------------------------------------------
                         required time                        -22.446    
                         arrival time                          22.720    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.425ns  (logic 0.296ns (69.727%)  route 0.129ns (30.273%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 22.568 - 21.739 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 22.299 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.560    22.299    Ifetc32_1/CLK
    SLICE_X55Y32         FDCE                                         r  Ifetc32_1/PC_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDCE (Prop_fdce_C_Q)         0.146    22.445 r  Ifetc32_1/PC_reg[25]/Q
                         net (fo=3, routed)           0.129    22.573    Ifetc32_1/PC[25]
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150    22.723 r  Ifetc32_1/link_addr_reg[28]_i_1/O[1]
                         net (fo=2, routed)           0.000    22.723    Ifetc32_1/link_addr_reg[28]_i_1_n_7
    SLICE_X54Y32         FDRE                                         r  Ifetc32_1/link_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.829    22.568    Ifetc32_1/CLK
    SLICE_X54Y32         FDRE                                         r  Ifetc32_1/link_addr_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.253    22.315    
    SLICE_X54Y32         FDRE (Hold_fdre_C_D)         0.134    22.449    Ifetc32_1/link_addr_reg[26]
  -------------------------------------------------------------------
                         required time                        -22.449    
                         arrival time                          22.723    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.441ns  (logic 0.257ns (58.262%)  route 0.184ns (41.738%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 22.564 - 21.739 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 22.295 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.556    22.295    Ifetc32_1/CLK
    SLICE_X55Y27         FDCE                                         r  Ifetc32_1/PC_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.146    22.441 r  Ifetc32_1/PC_reg[10]/Q
                         net (fo=4, routed)           0.184    22.625    Ifetc32_1/PC[10]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    22.736 r  Ifetc32_1/link_addr_reg[12]_i_1/O[1]
                         net (fo=2, routed)           0.000    22.736    Ifetc32_1/link_addr_reg[12]_i_1_n_7
    SLICE_X54Y28         FDRE                                         r  Ifetc32_1/link_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.825    22.564    Ifetc32_1/CLK
    SLICE_X54Y28         FDRE                                         r  Ifetc32_1/link_addr_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.252    22.312    
    SLICE_X54Y28         FDRE (Hold_fdre_C_D)         0.134    22.446    Ifetc32_1/link_addr_reg[10]
  -------------------------------------------------------------------
                         required time                        -22.446    
                         arrival time                          22.736    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 Ifetc32_1/PC_reg[28]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            Ifetc32_1/link_addr_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk fall@21.739ns)
  Data Path Delay:        0.461ns  (logic 0.276ns (59.845%)  route 0.185ns (40.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 22.568 - 21.739 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 22.301 - 21.739 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549    22.288    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    21.227 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    21.713    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.562    22.301    Ifetc32_1/CLK
    SLICE_X56Y32         FDCE                                         r  Ifetc32_1/PC_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDCE (Prop_fdce_C_Q)         0.167    22.468 r  Ifetc32_1/PC_reg[28]/Q
                         net (fo=3, routed)           0.185    22.653    Ifetc32_1/PC[28]
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    22.762 r  Ifetc32_1/link_addr_reg[28]_i_1/O[3]
                         net (fo=2, routed)           0.000    22.762    Ifetc32_1/link_addr_reg[28]_i_1_n_5
    SLICE_X54Y32         FDRE                                         r  Ifetc32_1/link_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    21.739 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817    22.556    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    21.181 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    21.710    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.739 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        0.829    22.568    Ifetc32_1/CLK
    SLICE_X54Y32         FDRE                                         r  Ifetc32_1/link_addr_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.231    22.337    
    SLICE_X54Y32         FDRE (Hold_fdre_C_D)         0.134    22.471    Ifetc32_1/link_addr_reg[28]
  -------------------------------------------------------------------
                         required time                        -22.471    
                         arrival time                          22.762    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { clock1/clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y5      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y5      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y5      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X0Y5      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y0      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y0      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y3      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y3      Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y10     dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y10     dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       43.478      169.882    MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y19     decode32_1/r_reg[2][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y19     decode32_1/r_reg[2][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X35Y19     decode32_1/r_reg[2][7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X60Y20     decode32_1/r_reg[30][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X33Y21     decode32_1/r_reg[30][10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X48Y19     decode32_1/r_reg[30][11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X62Y18     decode32_1/r_reg[30][15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X62Y18     decode32_1/r_reg[30][16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X60Y20     decode32_1/r_reg[30][18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X62Y18     decode32_1/r_reg[30][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y42     dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X48Y42     dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X37Y30     decode32_1/r_reg[2][29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X59Y25     Ifetc32_1/link_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X32Y30     decode32_1/r_reg[31][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y32     Ifetc32_1/link_addr_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y32     Ifetc32_1/link_addr_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y32     Ifetc32_1/link_addr_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y32     Ifetc32_1/link_addr_reg[28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X38Y30     decode32_1/r_reg[6][21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       93.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.932ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.641ns  (logic 1.090ns (19.322%)  route 4.551ns (80.678%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 101.442 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.419     1.978 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.862     2.840    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.299     3.139 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.643     3.782    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.906 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.335     5.240    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.364 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.849     6.213    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X40Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.337 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.864     7.201    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X43Y36         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442   101.442    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.094   101.536    
                         clock uncertainty           -0.199   101.338    
    SLICE_X43Y36         FDRE (Setup_fdre_C_CE)      -0.205   101.133    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                        101.133    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                 93.932    

Slack (MET) :             94.157ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.452ns  (logic 1.090ns (19.993%)  route 4.362ns (80.007%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 101.442 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.419     1.978 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.862     2.840    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.299     3.139 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.643     3.782    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.906 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.335     5.240    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.364 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.849     6.213    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X40Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.337 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.674     7.011    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X42Y36         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442   101.442    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y36         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism              0.094   101.536    
                         clock uncertainty           -0.199   101.338    
    SLICE_X42Y36         FDRE (Setup_fdre_C_CE)      -0.169   101.169    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                        101.169    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                 94.157    

Slack (MET) :             94.274ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 1.090ns (20.432%)  route 4.245ns (79.568%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 101.442 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.419     1.978 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.862     2.840    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.299     3.139 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.643     3.782    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.906 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.335     5.240    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.364 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.849     6.213    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X40Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.337 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.557     6.894    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X42Y35         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442   101.442    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.094   101.536    
                         clock uncertainty           -0.199   101.338    
    SLICE_X42Y35         FDRE (Setup_fdre_C_CE)      -0.169   101.169    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                        101.169    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                 94.274    

Slack (MET) :             94.337ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.090ns (20.878%)  route 4.131ns (79.122%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.419     1.978 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.862     2.840    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.299     3.139 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.643     3.782    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.906 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.335     5.240    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.364 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.345     5.710    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.124     5.834 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.946     6.780    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X44Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.441   101.441    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.080   101.521    
                         clock uncertainty           -0.199   101.323    
    SLICE_X44Y33         FDCE (Setup_fdce_C_CE)      -0.205   101.118    uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                        101.118    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                 94.337    

Slack (MET) :             94.337ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.221ns  (logic 1.090ns (20.878%)  route 4.131ns (79.122%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 101.441 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.419     1.978 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.862     2.840    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.299     3.139 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.643     3.782    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.906 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.335     5.240    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.364 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.345     5.710    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.124     5.834 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.946     6.780    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X44Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.441   101.441    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X44Y33         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.080   101.521    
                         clock uncertainty           -0.199   101.323    
    SLICE_X44Y33         FDCE (Setup_fdce_C_CE)      -0.205   101.118    uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                        101.118    
                         arrival time                          -6.780    
  -------------------------------------------------------------------
                         slack                                 94.337    

Slack (MET) :             94.428ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 1.090ns (21.183%)  route 4.056ns (78.817%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 101.442 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.419     1.978 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.862     2.840    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.299     3.139 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.643     3.782    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.906 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.335     5.240    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.364 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.849     6.213    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X40Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.337 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.368     6.705    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X43Y35         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442   101.442    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.094   101.536    
                         clock uncertainty           -0.199   101.338    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.205   101.133    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                        101.133    
                         arrival time                          -6.705    
  -------------------------------------------------------------------
                         slack                                 94.428    

Slack (MET) :             94.462ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 1.090ns (21.326%)  route 4.021ns (78.674%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 101.442 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.419     1.978 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.862     2.840    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.299     3.139 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.643     3.782    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.906 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.335     5.240    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.364 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.345     5.710    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X40Y35         LUT4 (Prop_lut4_I0_O)        0.124     5.834 r  uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.837     6.671    uart_bmpg_1/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X40Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442   101.442    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism              0.094   101.536    
                         clock uncertainty           -0.199   101.338    
    SLICE_X40Y35         FDCE (Setup_fdce_C_CE)      -0.205   101.133    uart_bmpg_1/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                        101.133    
                         arrival time                          -6.671    
  -------------------------------------------------------------------
                         slack                                 94.462    

Slack (MET) :             94.594ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 1.090ns (21.890%)  route 3.889ns (78.110%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 101.442 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.419     1.978 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.862     2.840    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.299     3.139 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.643     3.782    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.906 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.335     5.240    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.364 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.849     6.213    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X40Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.337 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.202     6.539    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X41Y36         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442   101.442    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.094   101.536    
                         clock uncertainty           -0.199   101.338    
    SLICE_X41Y36         FDRE (Setup_fdre_C_CE)      -0.205   101.133    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                        101.133    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                 94.594    

Slack (MET) :             94.594ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 1.090ns (21.890%)  route 3.889ns (78.110%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 101.442 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.419     1.978 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.862     2.840    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.299     3.139 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.643     3.782    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.906 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.335     5.240    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.364 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.849     6.213    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X40Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.337 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.202     6.539    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X41Y36         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442   101.442    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism              0.094   101.536    
                         clock uncertainty           -0.199   101.338    
    SLICE_X41Y36         FDRE (Setup_fdre_C_CE)      -0.205   101.133    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                        101.133    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                 94.594    

Slack (MET) :             94.594ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_cpuclk rise@100.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 1.090ns (21.890%)  route 3.889ns (78.110%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 101.442 - 100.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575     1.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.559     1.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y34         FDCE                                         r  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.419     1.978 f  uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.862     2.840    uart_bmpg_1/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X42Y34         LUT2 (Prop_lut2_I1_O)        0.299     3.139 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.643     3.782    uart_bmpg_1/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     3.906 f  uart_bmpg_1/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           1.335     5.240    uart_bmpg_1/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.124     5.364 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.849     6.213    uart_bmpg_1/inst/upg_inst/uart_wen5_out
    SLICE_X40Y36         LUT6 (Prop_lut6_I3_O)        0.124     6.337 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.202     6.539    uart_bmpg_1/inst/upg_inst/s_axi_wdata
    SLICE_X41Y36         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   100.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   101.457    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    98.328 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    99.909    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   100.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.442   101.442    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y36         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism              0.094   101.536    
                         clock uncertainty           -0.199   101.338    
    SLICE_X41Y36         FDRE (Setup_fdre_C_CE)      -0.205   101.133    uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        101.133    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                 94.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.471%)  route 0.133ns (48.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     0.565    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X53Y40         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.133     0.839    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X52Y39         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.835     0.835    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X52Y39         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.255     0.580    
    SLICE_X52Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.763    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564     0.564    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X53Y38         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.760    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X53Y38         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.835     0.835    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X53Y38         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.271     0.564    
    SLICE_X53Y38         FDRE (Hold_fdre_C_D)         0.075     0.639    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.227%)  route 0.124ns (46.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     0.565    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X53Y40         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y40         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[7].fifo_din_reg[7]/Q
                         net (fo=3, routed)           0.124     0.830    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[6]
    SLICE_X52Y39         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.835     0.835    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X52Y39         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
                         clock pessimism             -0.255     0.580    
    SLICE_X52Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.689    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.464%)  route 0.156ns (52.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559     0.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  uart_bmpg_1/inst/upg_inst/s_axi_wdata_reg[2]/Q
                         net (fo=1, routed)           0.156     0.856    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[2]
    SLICE_X46Y37         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830     0.830    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X46Y37         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.234     0.596    
    SLICE_X46Y37         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.713    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/s_axi_arvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.677%)  route 0.077ns (29.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561     0.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  uart_bmpg_1/inst/upg_inst/s_axi_arvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  uart_bmpg_1/inst/upg_inst/s_axi_arvalid_reg/Q
                         net (fo=6, routed)           0.077     0.779    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_arvalid
    SLICE_X41Y39         LUT5 (Prop_lut5_I1_O)        0.045     0.824 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_i_1/O
                         net (fo=1, routed)           0.000     0.824    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831     0.831    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y39         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                         clock pessimism             -0.257     0.574    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.092     0.666    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.202%)  route 0.110ns (43.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564     0.564    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X53Y38         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=5, routed)           0.110     0.814    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D2
    SLICE_X51Y38         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.835     0.835    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X51Y38         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg/C
                         clock pessimism             -0.255     0.580    
    SLICE_X51Y38         FDRE (Hold_fdre_C_D)         0.075     0.655    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_reg
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.146%)  route 0.123ns (42.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564     0.564    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X50Y39         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/Q
                         net (fo=3, routed)           0.123     0.851    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X52Y39         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.835     0.835    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X52Y39         SRL16E                                       r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.255     0.580    
    SLICE_X52Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.689    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/uart_rdat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562     0.562    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y39         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.110     0.813    uart_bmpg_1/inst/upg_inst/s_axi_rdata[4]
    SLICE_X45Y38         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.832     0.832    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X45Y38         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[4]/C
                         clock pessimism             -0.254     0.578    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.070     0.648    uart_bmpg_1/inst/upg_inst/uart_rdat_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/uart_rdat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.564     0.564    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y39         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.113     0.817    uart_bmpg_1/inst/upg_inst/s_axi_rdata[5]
    SLICE_X48Y38         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.834     0.834    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X48Y38         FDRE                                         r  uart_bmpg_1/inst/upg_inst/uart_rdat_reg[5]/C
                         clock pessimism             -0.254     0.580    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.070     0.650    uart_bmpg_1/inst/upg_inst/uart_rdat_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.771%)  route 0.063ns (23.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.565     0.565    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X52Y40         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.063     0.792    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/in[4]
    SLICE_X53Y40         LUT5 (Prop_lut5_I1_O)        0.045     0.837 r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/SERIAL_TO_PARALLEL[6].fifo_din[6]_i_1/O
                         net (fo=1, routed)           0.000     0.837    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/p_8_out
    SLICE_X53Y40         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.836     0.836    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X53Y40         FDRE                                         r  uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                         clock pessimism             -0.258     0.578    
    SLICE_X53Y40         FDRE (Hold_fdre_C_D)         0.091     0.669    uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock1/clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X38Y36     uart_bmpg_1/inst/upg_inst/initFlag_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X40Y33     uart_bmpg_1/inst/upg_inst/msg_indx_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X44Y33     uart_bmpg_1/inst/upg_inst/msg_indx_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X44Y33     uart_bmpg_1/inst/upg_inst/msg_indx_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X40Y34     uart_bmpg_1/inst/upg_inst/msg_indx_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X40Y34     uart_bmpg_1/inst/upg_inst/msg_indx_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X40Y35     uart_bmpg_1/inst/upg_inst/msg_indx_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X41Y34     uart_bmpg_1/inst/upg_inst/msg_indx_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X52Y37     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X52Y37     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y37     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y37     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y37     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y37     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y37     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y37     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y37     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X46Y37     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X52Y37     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X52Y39     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X52Y39     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X52Y39     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X52Y39     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X52Y39     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X52Y39     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X52Y39     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X52Y39     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X52Y37     uart_bmpg_1/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock1/clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y8    clock1/clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock1/clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :          587  Failing Endpoints,  Worst Slack       -2.103ns,  Total Violation     -463.653ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.103ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.202ns  (logic 0.580ns (7.071%)  route 7.622ns (92.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 308.631 - 304.348 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 301.561 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561   301.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456   302.017 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.109   305.127    Ifetc32_1/upg_done_o
    SLICE_X49Y31         LUT4 (Prop_lut4_I2_O)        0.124   305.251 r  Ifetc32_1/instmem_i_6/O
                         net (fo=15, routed)          4.513   309.763    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.969   306.317    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.417 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.047    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.138 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.493   308.631    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.545    
                         clock uncertainty           -0.319   308.227    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   307.661    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.661    
                         arrival time                        -309.763    
  -------------------------------------------------------------------
                         slack                                 -2.103    

Slack (VIOLATED) :        -2.062ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.157ns  (logic 0.580ns (7.110%)  route 7.577ns (92.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 308.627 - 304.348 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 301.561 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561   301.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456   302.017 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.109   305.127    Ifetc32_1/upg_done_o
    SLICE_X49Y31         LUT4 (Prop_lut4_I2_O)        0.124   305.251 r  Ifetc32_1/instmem_i_6/O
                         net (fo=15, routed)          4.468   309.719    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.969   306.317    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.417 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.047    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.138 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.489   308.627    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.541    
                         clock uncertainty           -0.319   308.223    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   307.657    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.657    
                         arrival time                        -309.719    
  -------------------------------------------------------------------
                         slack                                 -2.062    

Slack (VIOLATED) :        -1.962ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.047ns  (logic 0.580ns (7.208%)  route 7.467ns (92.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 308.617 - 304.348 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 301.561 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561   301.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456   302.017 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.109   305.127    Ifetc32_1/upg_done_o
    SLICE_X49Y31         LUT4 (Prop_lut4_I2_O)        0.124   305.251 r  Ifetc32_1/instmem_i_6/O
                         net (fo=15, routed)          4.358   309.609    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.969   306.317    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.417 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.047    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.138 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.479   308.617    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.531    
                         clock uncertainty           -0.319   308.213    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   307.647    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.647    
                         arrival time                        -309.609    
  -------------------------------------------------------------------
                         slack                                 -1.962    

Slack (VIOLATED) :        -1.910ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.998ns  (logic 0.580ns (7.252%)  route 7.418ns (92.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 308.620 - 304.348 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 301.561 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561   301.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456   302.017 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.109   305.127    Ifetc32_1/upg_done_o
    SLICE_X49Y31         LUT4 (Prop_lut4_I2_O)        0.124   305.251 r  Ifetc32_1/instmem_i_6/O
                         net (fo=15, routed)          4.309   309.559    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.969   306.317    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.417 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.047    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.138 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.482   308.620    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.534    
                         clock uncertainty           -0.319   308.216    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   307.650    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.650    
                         arrival time                        -309.559    
  -------------------------------------------------------------------
                         slack                                 -1.910    

Slack (VIOLATED) :        -1.910ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.002ns  (logic 0.580ns (7.248%)  route 7.422ns (92.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 308.624 - 304.348 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 301.561 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561   301.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456   302.017 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.109   305.127    Ifetc32_1/upg_done_o
    SLICE_X49Y31         LUT4 (Prop_lut4_I2_O)        0.124   305.251 r  Ifetc32_1/instmem_i_6/O
                         net (fo=15, routed)          4.313   309.563    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.969   306.317    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.417 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.047    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.138 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.486   308.624    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.538    
                         clock uncertainty           -0.319   308.220    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   307.654    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.654    
                         arrival time                        -309.563    
  -------------------------------------------------------------------
                         slack                                 -1.910    

Slack (VIOLATED) :        -1.901ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        8.002ns  (logic 0.580ns (7.248%)  route 7.422ns (92.752%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 308.633 - 304.348 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 301.561 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561   301.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456   302.017 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.109   305.127    Ifetc32_1/upg_done_o
    SLICE_X49Y31         LUT4 (Prop_lut4_I2_O)        0.124   305.251 r  Ifetc32_1/instmem_i_6/O
                         net (fo=15, routed)          4.313   309.563    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.969   306.317    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.417 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.047    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.138 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.495   308.633    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.547    
                         clock uncertainty           -0.319   308.229    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   307.663    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.663    
                         arrival time                        -309.563    
  -------------------------------------------------------------------
                         slack                                 -1.901    

Slack (VIOLATED) :        -1.896ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.980ns  (logic 0.580ns (7.268%)  route 7.400ns (92.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 308.616 - 304.348 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 301.561 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561   301.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456   302.017 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.109   305.127    Ifetc32_1/upg_done_o
    SLICE_X49Y31         LUT4 (Prop_lut4_I2_O)        0.124   305.251 r  Ifetc32_1/instmem_i_6/O
                         net (fo=15, routed)          4.291   309.541    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.969   306.317    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.417 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.047    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.138 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.478   308.616    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.530    
                         clock uncertainty           -0.319   308.212    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   307.646    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.646    
                         arrival time                        -309.541    
  -------------------------------------------------------------------
                         slack                                 -1.896    

Slack (VIOLATED) :        -1.888ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.990ns  (logic 0.580ns (7.259%)  route 7.410ns (92.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 308.634 - 304.348 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 301.561 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561   301.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456   302.017 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          3.109   305.127    Ifetc32_1/upg_done_o
    SLICE_X49Y31         LUT4 (Prop_lut4_I2_O)        0.124   305.251 r  Ifetc32_1/instmem_i_6/O
                         net (fo=15, routed)          4.301   309.552    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y0          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.969   306.317    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.417 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.047    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.138 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.496   308.634    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.548    
                         clock uncertainty           -0.319   308.230    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   307.664    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.664    
                         arrival time                        -309.552    
  -------------------------------------------------------------------
                         slack                                 -1.888    

Slack (VIOLATED) :        -1.881ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.982ns  (logic 0.580ns (7.266%)  route 7.402ns (92.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 308.633 - 304.348 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 301.561 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561   301.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456   302.017 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.917   304.935    Ifetc32_1/upg_done_o
    SLICE_X48Y31         LUT4 (Prop_lut4_I2_O)        0.124   305.059 r  Ifetc32_1/instmem_i_5/O
                         net (fo=15, routed)          4.485   309.544    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.969   306.317    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.417 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.047    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.138 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.495   308.633    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.547    
                         clock uncertainty           -0.319   308.229    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   307.663    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.663    
                         arrival time                        -309.544    
  -------------------------------------------------------------------
                         slack                                 -1.881    

Slack (VIOLATED) :        -1.846ns  (required time - arrival time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.348ns  (clk_out1_cpuclk rise@304.348ns - clk_out2_cpuclk rise@300.000ns)
  Data Path Delay:        7.936ns  (logic 0.580ns (7.308%)  route 7.356ns (92.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 308.622 - 304.348 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 301.561 - 300.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    300.000   300.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   300.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.575   301.575    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333   298.243 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   299.904    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   300.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.561   301.561    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.456   302.017 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          2.917   304.935    Ifetc32_1/upg_done_o
    SLICE_X48Y31         LUT4 (Prop_lut4_I2_O)        0.124   305.059 r  Ifetc32_1/instmem_i_5/O
                         net (fo=15, routed)          4.439   309.498    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                    304.348   304.348 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   304.348 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.457   305.805    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   302.676 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   304.257    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   304.348 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.969   306.317    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.100   306.417 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.630   307.047    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   307.138 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          1.484   308.622    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.085   308.536    
                         clock uncertainty           -0.319   308.218    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   307.652    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        307.652    
                         arrival time                        -309.498    
  -------------------------------------------------------------------
                         slack                                 -1.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.184ns (7.288%)  route 2.341ns (92.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559     0.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.674     1.373    Ifetc32_1/upg_done_o
    SLICE_X44Y29         LUT4 (Prop_lut4_I2_O)        0.043     1.416 r  Ifetc32_1/instmem_i_13/O
                         net (fo=15, routed)          1.667     3.083    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.104     1.104    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.160 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.308     1.468    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.497 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.873     2.370    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.417    
                         clock uncertainty            0.319     2.736    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.116     2.852    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.852    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.673ns  (logic 0.186ns (6.959%)  route 2.487ns (93.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 502.445 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 500.559 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559   500.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141   500.700 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.869   501.568    executs32_1/upg_done_o
    SLICE_X51Y30         LUT4 (Prop_lut4_I3_O)        0.045   501.613 r  executs32_1/ram_i_16/O
                         net (fo=15, routed)          1.618   503.232    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y5          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.104   501.104    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.159 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.471    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.578 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.867   502.445    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.491    
                         clock uncertainty            0.319   502.810    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183   502.993    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.993    
                         arrival time                         503.231    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.687ns  (logic 0.186ns (6.921%)  route 2.501ns (93.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns = ( 502.453 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 500.559 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559   500.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141   500.700 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.582   501.281    executs32_1/upg_done_o
    SLICE_X47Y28         LUT4 (Prop_lut4_I3_O)        0.045   501.326 r  executs32_1/ram_i_11/O
                         net (fo=15, routed)          1.920   503.246    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y22         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.104   501.104    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.159 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.471    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.578 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.875   502.453    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y22         RAMB18E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047   502.499    
                         clock uncertainty            0.319   502.818    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183   503.001    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                       -503.001    
                         arrival time                         503.246    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.184ns (7.221%)  route 2.364ns (92.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559     0.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.674     1.373    Ifetc32_1/upg_done_o
    SLICE_X44Y29         LUT4 (Prop_lut4_I2_O)        0.043     1.416 r  Ifetc32_1/instmem_i_13/O
                         net (fo=15, routed)          1.691     3.107    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.104     1.104    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.160 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.308     1.468    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.497 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.877     2.374    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.421    
                         clock uncertainty            0.319     2.740    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.116     2.856    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           3.107    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.184ns (7.219%)  route 2.365ns (92.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549     0.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559     0.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.674     1.373    Ifetc32_1/upg_done_o
    SLICE_X44Y29         LUT4 (Prop_lut4_I2_O)        0.043     1.416 r  Ifetc32_1/instmem_i_13/O
                         net (fo=15, routed)          1.691     3.107    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817     0.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.104     1.104    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.056     1.160 r  clock1/instmem_i_1/O
                         net (fo=1, routed)           0.308     1.468    clock1/clka
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.497 r  clock1/clka_BUFG_inst/O
                         net (fo=32, routed)          0.874     2.371    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     2.418    
                         clock uncertainty            0.319     2.737    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.116     2.853    Ifetc32_1/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           3.107    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.703ns  (logic 0.186ns (6.882%)  route 2.517ns (93.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 502.455 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 500.559 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559   500.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141   500.700 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.767   501.466    executs32_1/upg_done_o
    SLICE_X50Y30         LUT4 (Prop_lut4_I3_O)        0.045   501.511 r  executs32_1/ram_i_10/O
                         net (fo=15, routed)          1.750   503.262    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.104   501.104    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.159 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.471    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.578 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.877   502.455    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.501    
                         clock uncertainty            0.319   502.820    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   503.003    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -503.003    
                         arrival time                         503.262    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.714ns  (logic 0.186ns (6.853%)  route 2.528ns (93.147%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 502.454 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 500.559 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559   500.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141   500.700 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.767   501.466    executs32_1/upg_done_o
    SLICE_X50Y30         LUT4 (Prop_lut4_I3_O)        0.045   501.511 r  executs32_1/ram_i_10/O
                         net (fo=15, routed)          1.762   503.273    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.104   501.104    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.159 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.471    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.578 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.876   502.454    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.500    
                         clock uncertainty            0.319   502.819    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   503.002    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -503.002    
                         arrival time                         503.273    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.723ns  (logic 0.186ns (6.831%)  route 2.537ns (93.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 502.450 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 500.559 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559   500.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141   500.700 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.674   501.373    Ifetc32_1/upg_done_o
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.045   501.418 r  Ifetc32_1/ram_i_13/O
                         net (fo=15, routed)          1.863   503.281    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.104   501.104    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.159 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.471    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.578 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.872   502.450    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.496    
                         clock uncertainty            0.319   502.815    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   502.998    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -502.998    
                         arrival time                         503.281    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.741ns  (logic 0.186ns (6.785%)  route 2.555ns (93.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 502.454 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 500.559 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559   500.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141   500.700 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.674   501.373    Ifetc32_1/upg_done_o
    SLICE_X44Y29         LUT4 (Prop_lut4_I3_O)        0.045   501.418 r  Ifetc32_1/ram_i_13/O
                         net (fo=15, routed)          1.882   503.300    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.104   501.104    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.159 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.471    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.578 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.876   502.454    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.500    
                         clock uncertainty            0.319   502.819    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   503.002    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -503.002    
                         arrival time                         503.300    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk fall@500.000ns - clk_out2_cpuclk rise@500.000ns)
  Data Path Delay:        2.758ns  (logic 0.186ns (6.744%)  route 2.572ns (93.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 502.454 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 500.559 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.391ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 r  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.549   500.549    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061   499.488 r  clock1/clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486   499.974    uart_bmpg_1/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   500.000 r  uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.559   500.559    uart_bmpg_1/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X41Y35         FDCE                                         r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141   500.700 r  uart_bmpg_1/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=96, routed)          0.767   501.466    executs32_1/upg_done_o
    SLICE_X50Y30         LUT4 (Prop_lut4_I3_O)        0.045   501.511 r  executs32_1/ram_i_10/O
                         net (fo=15, routed)          1.805   503.317    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                    500.000   500.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000   500.000 f  fpga_clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.817   500.817    clock1/clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   499.441 f  clock1/clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   499.971    clock1/clk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   500.000 f  clock1/clk/inst/clkout1_buf/O
                         net (fo=1090, routed)        1.104   501.104    clock1/clk_out1
    SLICE_X36Y45         LUT4 (Prop_lut4_I0_O)        0.055   501.159 r  clock1/ram_i_1/O
                         net (fo=1, routed)           0.311   501.471    clock1/r_reg[0][31]
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.107   501.578 r  clock1/r_reg[0][31]_BUFG_inst/O
                         net (fo=32, routed)          0.876   502.454    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047   502.500    
                         clock uncertainty            0.319   502.819    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   503.002    dmemory32_1/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                       -503.002    
                         arrival time                         503.317    
  -------------------------------------------------------------------
                         slack                                  0.314    





