Analysis & Synthesis report for cpu
Wed Aug 21 08:50:43 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. Removed Registers Triggering Further Register Optimizations
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Parameter Settings for User Entity Instance: alu:cpu_alu
 12. Port Connectivity Checks: "add:cpu_add"
 13. Port Connectivity Checks: "extend5:cpu_ext5"
 14. Port Connectivity Checks: "regfile:cpu_ref|Decoder:dec"
 15. Port Connectivity Checks: "regfile:cpu_ref"
 16. Port Connectivity Checks: "alu:cpu_alu"
 17. Port Connectivity Checks: "pcreg:pc_out"
 18. Port Connectivity Checks: "DATAMEM:datamem"
 19. Port Connectivity Checks: "operation:cpu_opcode"
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-------------------------------+------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Wed Aug 21 08:50:43 2019    ;
; Quartus II Version            ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                 ; cpu                                      ;
; Top-level Entity Name         ; cpu                                      ;
; Family                        ; Stratix II                               ;
; Logic utilization             ; N/A                                      ;
;     Combinational ALUTs       ; 0                                        ;
;     Dedicated logic registers ; 1                                        ;
; Total registers               ; 1                                        ;
; Total pins                    ; 99                                       ;
; Total virtual pins            ; 0                                        ;
; Total block memory bits       ; 0                                        ;
; DSP block 9-bit elements      ; 0                                        ;
; Total PLLs                    ; 0                                        ;
; Total DLLs                    ; 0                                        ;
+-------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                          ; cpu                ; cpu                ;
; Family name                                                    ; Stratix II         ; Stratix II         ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                      ;
+----------------------------------+-----------------+------------------------+-------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path  ;
+----------------------------------+-----------------+------------------------+-------------------------------+
; add.v                            ; yes             ; User Verilog HDL File  ; D:/github/mipscpu/add.v       ;
; add8.v                           ; yes             ; User Verilog HDL File  ; D:/github/mipscpu/add8.v      ;
; alu.v                            ; yes             ; User Verilog HDL File  ; D:/github/mipscpu/alu.v       ;
; cpu.v                            ; yes             ; User Verilog HDL File  ; D:/github/mipscpu/cpu.v       ;
; extend5.v                        ; yes             ; User Verilog HDL File  ; D:/github/mipscpu/extend5.v   ;
; extend16.v                       ; yes             ; User Verilog HDL File  ; D:/github/mipscpu/extend16.v  ;
; extend18.v                       ; yes             ; User Verilog HDL File  ; D:/github/mipscpu/extend18.v  ;
; II.v                             ; yes             ; User Verilog HDL File  ; D:/github/mipscpu/II.v        ;
; instr_dec.v                      ; yes             ; User Verilog HDL File  ; D:/github/mipscpu/instr_dec.v ;
; mux.v                            ; yes             ; User Verilog HDL File  ; D:/github/mipscpu/mux.v       ;
; npc.v                            ; yes             ; User Verilog HDL File  ; D:/github/mipscpu/npc.v       ;
; operation.v                      ; yes             ; User Verilog HDL File  ; D:/github/mipscpu/operation.v ;
; pcreg.v                          ; yes             ; User Verilog HDL File  ; D:/github/mipscpu/pcreg.v     ;
; regfile.v                        ; yes             ; User Verilog HDL File  ; D:/github/mipscpu/regfile.v   ;
; INSTMEM.v                        ; yes             ; User Verilog HDL File  ; D:/github/mipscpu/INSTMEM.v   ;
; DATAMEM.v                        ; yes             ; User Verilog HDL File  ; D:/github/mipscpu/DATAMEM.v   ;
+----------------------------------+-----------------+------------------------+-------------------------------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+-----------------------------------------------+--------------------------+
; Resource                                      ; Usage                    ;
+-----------------------------------------------+--------------------------+
; Estimated ALUTs Used                          ; 0                        ;
; Dedicated logic registers                     ; 1                        ;
;                                               ;                          ;
; Estimated ALUTs Unavailable                   ; 0                        ;
;                                               ;                          ;
; Total combinational functions                 ; 0                        ;
; Combinational ALUT usage by number of inputs  ;                          ;
;     -- 7 input functions                      ; 0                        ;
;     -- 6 input functions                      ; 0                        ;
;     -- 5 input functions                      ; 0                        ;
;     -- 4 input functions                      ; 0                        ;
;     -- <=3 input functions                    ; 0                        ;
;                                               ;                          ;
; Combinational ALUTs by mode                   ;                          ;
;     -- normal mode                            ; 0                        ;
;     -- extended LUT mode                      ; 0                        ;
;     -- arithmetic mode                        ; 0                        ;
;     -- shared arithmetic mode                 ; 0                        ;
;                                               ;                          ;
; Estimated ALUT/register pairs used            ; 1                        ;
;                                               ;                          ;
; Total registers                               ; 1                        ;
;     -- Dedicated logic registers              ; 1                        ;
;     -- I/O registers                          ; 0                        ;
;                                               ;                          ;
; Estimated ALMs:  partially or completely used ; 1                        ;
;                                               ;                          ;
; I/O pins                                      ; 99                       ;
; Maximum fan-out node                          ; pcreg:pc_out|D_FF1:D4|Q1 ;
; Maximum fan-out                               ; 1                        ;
; Total fan-out                                 ; 3                        ;
; Average fan-out                               ; 0.03                     ;
+-----------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                  ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name        ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------+--------------+
; |cpu                       ; 0 (0)             ; 1 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 99   ; 0            ; |cpu                       ; work         ;
;    |pcreg:pc_out|          ; 0 (0)             ; 1 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|pcreg:pc_out          ; work         ;
;       |D_FF1:D4|           ; 0 (0)             ; 1 (1)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|pcreg:pc_out|D_FF1:D4 ; work         ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------+
; Registers Removed During Synthesis                            ;
+------------------------------------------+--------------------+
; Register name                            ; Reason for Removal ;
+------------------------------------------+--------------------+
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d31|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d30|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d29|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d28|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d27|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d26|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d25|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d24|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d23|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d22|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d21|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d20|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d19|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d18|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d17|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d16|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d15|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d14|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d13|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d12|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d11|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d10|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d9|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d8|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d7|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d6|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d5|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d4|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d3|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d2|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d1|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg32|D_FF:d0|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d31|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d30|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d29|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d28|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d27|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d26|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d25|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d24|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d23|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d22|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d21|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d20|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d19|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d18|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d17|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d16|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d15|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d14|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d13|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d12|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d11|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d10|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d9|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d8|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d7|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d6|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d5|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d4|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d3|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d2|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d1|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg31|D_FF:d0|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d31|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d30|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d29|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d28|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d27|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d26|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d25|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d24|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d23|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d22|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d21|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d20|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d19|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d18|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d17|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d16|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d15|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d14|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d13|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d12|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d11|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d10|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d9|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d8|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d7|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d6|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d5|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d4|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d3|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d2|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d1|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg30|D_FF:d0|Q1   ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg29|D_FF:d31|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg29|D_FF:d30|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg29|D_FF:d29|Q1  ; Lost fanout        ;
; regfile:cpu_ref|Pcreg:Reg29|D_FF:d28|Q1  ; Lost fanout        ;
; Total Number of Removed Registers = 1023 ;                    ;
+------------------------------------------+--------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                   ;
+--------------------------+---------------------------+----------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------+---------------------------+----------------------------------------+
; pcreg:pc_out|D_FF:D31|Q1 ; Stuck at GND              ; pcreg:pc_out|D_FF:D29|Q1               ;
;                          ; due to stuck port data_in ;                                        ;
; pcreg:pc_out|D_FF:D30|Q1 ; Stuck at GND              ; pcreg:pc_out|D_FF:D28|Q1               ;
;                          ; due to stuck port data_in ;                                        ;
+--------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; pcreg:pc_out|D_FF1:D4|Q1               ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:cpu_alu ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; Addu           ; 0000  ; Unsigned Binary                 ;
; Add            ; 0010  ; Unsigned Binary                 ;
; Subu           ; 0001  ; Unsigned Binary                 ;
; Sub            ; 0011  ; Unsigned Binary                 ;
; And            ; 0100  ; Unsigned Binary                 ;
; Or             ; 0101  ; Unsigned Binary                 ;
; Xor            ; 0110  ; Unsigned Binary                 ;
; Nor            ; 0111  ; Unsigned Binary                 ;
; Lui1           ; 1000  ; Unsigned Binary                 ;
; Lui2           ; 1001  ; Unsigned Binary                 ;
; Slt            ; 1011  ; Unsigned Binary                 ;
; Sltu           ; 1010  ; Unsigned Binary                 ;
; Sra            ; 1100  ; Unsigned Binary                 ;
; Sll            ; 1110  ; Unsigned Binary                 ;
; Srl            ; 1101  ; Unsigned Binary                 ;
; Slr            ; 1111  ; Unsigned Binary                 ;
; bits           ; 31    ; Signed Integer                  ;
; ENABLE         ; 1     ; Signed Integer                  ;
; DISABLE        ; 0     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add:cpu_add"                                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "extend5:cpu_ext5"                                                                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "a[4..1]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:cpu_ref|Decoder:dec"                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; oData[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regfile:cpu_ref"                                                                                                                              ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; waddr ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "waddr[4..1]" will be connected to GND. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:cpu_alu"                                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; carry    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; negative ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "pcreg:pc_out" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; ena  ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DATAMEM:datamem"                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Addr ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Addr[31..1]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "operation:cpu_opcode"                                                                                                                                                    ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; M9      ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; ALUC    ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "ALUC[3..1]" have no fanouts                                               ;
; DM_r    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; C_EXT16 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Aug 21 08:50:38 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
Info: Found 1 design units, including 1 entities, in source file add.v
    Info: Found entity 1: add
Info: Found 1 design units, including 1 entities, in source file add8.v
    Info: Found entity 1: add8
Info: Found 1 design units, including 1 entities, in source file alu.v
    Info: Found entity 1: alu
Info: Found 1 design units, including 1 entities, in source file cpu.v
    Info: Found entity 1: cpu
Info: Found 1 design units, including 1 entities, in source file extend5.v
    Info: Found entity 1: extend5
Info: Found 1 design units, including 1 entities, in source file extend16.v
    Info: Found entity 1: extend16
Info: Found 1 design units, including 1 entities, in source file extend18.v
    Info: Found entity 1: extend18
Info: Found 1 design units, including 1 entities, in source file II.v
    Info: Found entity 1: II
Info: Found 1 design units, including 1 entities, in source file instr_dec.v
    Info: Found entity 1: instr_dec
Warning: Entity "mux" obtained from "D:/github/mipscpu/mux.v" instead of from Quartus II megafunction library
Info: Found 1 design units, including 1 entities, in source file mux.v
    Info: Found entity 1: mux
Info: Found 1 design units, including 1 entities, in source file mux5.v
    Info: Found entity 1: mux5
Info: Found 1 design units, including 1 entities, in source file npc.v
    Info: Found entity 1: npc
Info: Found 1 design units, including 1 entities, in source file operation.v
    Info: Found entity 1: operation
Info: Found 2 design units, including 2 entities, in source file pcreg.v
    Info: Found entity 1: pcreg
    Info: Found entity 2: D_FF1
Info: Found 4 design units, including 4 entities, in source file regfile.v
    Info: Found entity 1: regfile
    Info: Found entity 2: Decoder
    Info: Found entity 3: Pcreg
    Info: Found entity 4: D_FF
Info: Found 1 design units, including 1 entities, in source file INSTMEM.v
    Info: Found entity 1: INSTMEM
Info: Found 1 design units, including 1 entities, in source file DATAMEM.v
    Info: Found entity 1: DATAMEM
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(81): created implicit net for "REG1"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(82): created implicit net for "REG2"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(91): created implicit net for "add"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(94): created implicit net for "D_Mux5"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(104): created implicit net for "D_Mux4"
Info: Elaborating entity "cpu" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at cpu.v(81): object "REG1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cpu.v(82): object "REG2" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at cpu.v(81): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at cpu.v(82): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "instr_dec" for hierarchy "instr_dec:cpu_ins"
Info: Elaborating entity "operation" for hierarchy "operation:cpu_opcode"
Warning (10034): Output port "M4" at operation.v(11) has no driver
Warning (10034): Output port "M5" at operation.v(12) has no driver
Info: Elaborating entity "INSTMEM" for hierarchy "INSTMEM:insmem"
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(6): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(7): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(8): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(9): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(10): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(11): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(12): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(13): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(14): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(15): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(16): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(17): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(18): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(19): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(20): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(21): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(22): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(23): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(24): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(25): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(26): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(27): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(28): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(29): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(30): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(31): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(32): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(33): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(34): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(35): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(36): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at INSTMEM.v(37): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "DATAMEM" for hierarchy "DATAMEM:datamem"
Info: Elaborating entity "pcreg" for hierarchy "pcreg:pc_out"
Info: Elaborating entity "D_FF" for hierarchy "pcreg:pc_out|D_FF:D0"
Info: Elaborating entity "D_FF1" for hierarchy "pcreg:pc_out|D_FF1:D4"
Info: Elaborating entity "alu" for hierarchy "alu:cpu_alu"
Warning (10240): Verilog HDL Always Construct warning at alu.v(37): inferring latch(es) for variable "sresult", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at alu.v(89): truncated value with size 32 to match size of target (1)
Info (10041): Inferred latch for "sresult[32]" at alu.v(37)
Info (10041): Inferred latch for "sresult[33]" at alu.v(37)
Info: Elaborating entity "regfile" for hierarchy "regfile:cpu_ref"
Warning (10059): Verilog HDL Case Statement warning at regfile.v(20): case item expression never matches the case expression because it contains an 'x' or 'z' value
Info: Elaborating entity "Decoder" for hierarchy "regfile:cpu_ref|Decoder:dec"
Info: Elaborating entity "Pcreg" for hierarchy "regfile:cpu_ref|Pcreg:Reg2"
Info: Elaborating entity "mux" for hierarchy "mux:cpu_mux1"
Info: Elaborating entity "extend5" for hierarchy "extend5:cpu_ext5"
Info: Elaborating entity "extend16" for hierarchy "extend16:cpu_ext16"
Info: Elaborating entity "extend18" for hierarchy "extend18:cpu_ext18"
Info: Elaborating entity "add" for hierarchy "add:cpu_add"
Warning (10230): Verilog HDL assignment warning at add.v(9): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "add8" for hierarchy "add8:cpu_add8"
Info: Elaborating entity "npc" for hierarchy "npc:cpu_npc"
Info: Elaborating entity "II" for hierarchy "II:cpu_ii"
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "ALUC[3]" is missing source, defaulting to GND
    Warning (12110): Net "ALUC[2]" is missing source, defaulting to GND
    Warning (12110): Net "ALUC[1]" is missing source, defaulting to GND
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "ALUC[3]" is missing source, defaulting to GND
    Warning (12110): Net "ALUC[2]" is missing source, defaulting to GND
    Warning (12110): Net "ALUC[1]" is missing source, defaulting to GND
Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "pc[0]" is stuck at GND
    Warning (13410): Pin "pc[1]" is stuck at GND
    Warning (13410): Pin "pc[2]" is stuck at GND
    Warning (13410): Pin "pc[3]" is stuck at GND
    Warning (13410): Pin "pc[5]" is stuck at GND
    Warning (13410): Pin "pc[6]" is stuck at GND
    Warning (13410): Pin "pc[7]" is stuck at GND
    Warning (13410): Pin "pc[8]" is stuck at GND
    Warning (13410): Pin "pc[9]" is stuck at GND
    Warning (13410): Pin "pc[10]" is stuck at GND
    Warning (13410): Pin "pc[11]" is stuck at GND
    Warning (13410): Pin "pc[12]" is stuck at GND
    Warning (13410): Pin "pc[13]" is stuck at GND
    Warning (13410): Pin "pc[14]" is stuck at GND
    Warning (13410): Pin "pc[15]" is stuck at GND
    Warning (13410): Pin "pc[16]" is stuck at GND
    Warning (13410): Pin "pc[17]" is stuck at GND
    Warning (13410): Pin "pc[18]" is stuck at GND
    Warning (13410): Pin "pc[19]" is stuck at GND
    Warning (13410): Pin "pc[20]" is stuck at GND
    Warning (13410): Pin "pc[21]" is stuck at GND
    Warning (13410): Pin "pc[22]" is stuck at GND
    Warning (13410): Pin "pc[23]" is stuck at GND
    Warning (13410): Pin "pc[24]" is stuck at GND
    Warning (13410): Pin "pc[25]" is stuck at GND
    Warning (13410): Pin "pc[26]" is stuck at GND
    Warning (13410): Pin "pc[27]" is stuck at GND
    Warning (13410): Pin "pc[28]" is stuck at GND
    Warning (13410): Pin "pc[29]" is stuck at GND
    Warning (13410): Pin "pc[30]" is stuck at GND
    Warning (13410): Pin "pc[31]" is stuck at GND
    Warning (13410): Pin "addr[0]" is stuck at GND
    Warning (13410): Pin "addr[1]" is stuck at GND
    Warning (13410): Pin "addr[2]" is stuck at GND
    Warning (13410): Pin "addr[3]" is stuck at GND
    Warning (13410): Pin "addr[4]" is stuck at GND
    Warning (13410): Pin "addr[5]" is stuck at GND
    Warning (13410): Pin "addr[6]" is stuck at GND
    Warning (13410): Pin "addr[7]" is stuck at GND
    Warning (13410): Pin "addr[8]" is stuck at GND
    Warning (13410): Pin "addr[9]" is stuck at GND
    Warning (13410): Pin "addr[10]" is stuck at GND
    Warning (13410): Pin "addr[11]" is stuck at GND
    Warning (13410): Pin "addr[12]" is stuck at GND
    Warning (13410): Pin "addr[13]" is stuck at GND
    Warning (13410): Pin "addr[14]" is stuck at GND
    Warning (13410): Pin "addr[15]" is stuck at GND
    Warning (13410): Pin "addr[16]" is stuck at GND
    Warning (13410): Pin "addr[17]" is stuck at GND
    Warning (13410): Pin "addr[18]" is stuck at GND
    Warning (13410): Pin "addr[19]" is stuck at GND
    Warning (13410): Pin "addr[20]" is stuck at GND
    Warning (13410): Pin "addr[21]" is stuck at GND
    Warning (13410): Pin "addr[22]" is stuck at GND
    Warning (13410): Pin "addr[23]" is stuck at GND
    Warning (13410): Pin "addr[24]" is stuck at GND
    Warning (13410): Pin "addr[25]" is stuck at GND
    Warning (13410): Pin "addr[26]" is stuck at GND
    Warning (13410): Pin "addr[27]" is stuck at GND
    Warning (13410): Pin "addr[28]" is stuck at GND
    Warning (13410): Pin "addr[29]" is stuck at GND
    Warning (13410): Pin "addr[30]" is stuck at GND
    Warning (13410): Pin "addr[31]" is stuck at GND
    Warning (13410): Pin "wdata[0]" is stuck at GND
    Warning (13410): Pin "wdata[1]" is stuck at GND
    Warning (13410): Pin "wdata[2]" is stuck at GND
    Warning (13410): Pin "wdata[3]" is stuck at GND
    Warning (13410): Pin "wdata[4]" is stuck at GND
    Warning (13410): Pin "wdata[5]" is stuck at GND
    Warning (13410): Pin "wdata[6]" is stuck at GND
    Warning (13410): Pin "wdata[7]" is stuck at GND
    Warning (13410): Pin "wdata[8]" is stuck at GND
    Warning (13410): Pin "wdata[9]" is stuck at GND
    Warning (13410): Pin "wdata[10]" is stuck at GND
    Warning (13410): Pin "wdata[11]" is stuck at GND
    Warning (13410): Pin "wdata[12]" is stuck at GND
    Warning (13410): Pin "wdata[13]" is stuck at GND
    Warning (13410): Pin "wdata[14]" is stuck at GND
    Warning (13410): Pin "wdata[15]" is stuck at GND
    Warning (13410): Pin "wdata[16]" is stuck at GND
    Warning (13410): Pin "wdata[17]" is stuck at GND
    Warning (13410): Pin "wdata[18]" is stuck at GND
    Warning (13410): Pin "wdata[19]" is stuck at GND
    Warning (13410): Pin "wdata[20]" is stuck at GND
    Warning (13410): Pin "wdata[21]" is stuck at GND
    Warning (13410): Pin "wdata[22]" is stuck at GND
    Warning (13410): Pin "wdata[23]" is stuck at GND
    Warning (13410): Pin "wdata[24]" is stuck at GND
    Warning (13410): Pin "wdata[25]" is stuck at GND
    Warning (13410): Pin "wdata[26]" is stuck at GND
    Warning (13410): Pin "wdata[27]" is stuck at GND
    Warning (13410): Pin "wdata[28]" is stuck at GND
    Warning (13410): Pin "wdata[29]" is stuck at GND
    Warning (13410): Pin "wdata[30]" is stuck at GND
    Warning (13410): Pin "wdata[31]" is stuck at GND
    Warning (13410): Pin "IM_R" is stuck at VCC
Info: Registers with preset signals will power-up high
Info: 992 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d31|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d30|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d29|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d28|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d27|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d26|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d25|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d24|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d23|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d22|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d21|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d20|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d19|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d18|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d17|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d16|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d15|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d14|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d13|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d12|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d11|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d10|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d9|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d8|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d7|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d6|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d5|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d4|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d3|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d2|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d1|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg32|D_FF:d0|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d31|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d30|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d29|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d28|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d27|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d26|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d25|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d24|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d23|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d22|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d21|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d20|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d19|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d18|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d17|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d16|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d15|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d14|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d13|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d12|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d11|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d10|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d9|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d8|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d7|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d6|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d5|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d4|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d3|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d2|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d1|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg31|D_FF:d0|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d31|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d30|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d29|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d28|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d27|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d26|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d25|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d24|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d23|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d22|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d21|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d20|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d19|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d18|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d17|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d16|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d15|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d14|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d13|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d12|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d11|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d10|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d9|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d8|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d7|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d6|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d5|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d4|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d3|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d2|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d1|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg30|D_FF:d0|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg29|D_FF:d31|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg29|D_FF:d30|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg29|D_FF:d29|Q1" lost all its fanouts during netlist optimizations.
    Info: Register "regfile:cpu_ref|Pcreg:Reg29|D_FF:d28|Q1" lost all its fanouts during netlist optimizations.
    Info: List truncated at 100 items
Info: Generated suppressed messages file D:/github/mipscpu/cpu.map.smsg
Info: Implemented 100 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 97 output pins
    Info: Implemented 1 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 154 warnings
    Info: Peak virtual memory: 239 megabytes
    Info: Processing ended: Wed Aug 21 08:50:43 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/github/mipscpu/cpu.map.smsg.


