;redcode
;assert 1
	SPL 0, <-7
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @12, #201
	JMN <121, 106
	MOV -301, <20
	JMZ -207, @-120
	SUB -207, <-120
	SUB @30, @2
	MOV -301, <20
	CMP 207, <-120
	SLT 12, @10
	SUB -301, <20
	SUB -207, <-120
	DJN <121, 106
	ADD #670, <-0
	ADD #670, <-0
	SUB -100, -600
	SUB -1, <-20
	SUB @-127, 100
	SUB @-127, 100
	SUB @121, 106
	SLT 271, 60
	SUB @-127, 100
	SPL -207, @-120
	DJN <-127, 100
	SUB 520, @12
	SUB -207, <-120
	JMZ <121, 106
	SLT <13, 0
	SPL 130, 9
	JMP @12, #200
	JMZ 12, #10
	JMP <321, @102
	SUB @121, 106
	SUB @421, -186
	JMP <321, @102
	SUB @421, -186
	SLT #270, <1
	MOV -1, <-20
	SUB @121, 106
	JMZ 520, <12
	SUB 520, @12
	ADD #670, <-0
	ADD 210, 60
	SUB @1, @1
	ADD #670, <-0
	CMP -702, <-0
	ADD 216, 20
	CMP -702, <-0
	DJN <-127, 100
	SPL @-1, -20
