================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 297          | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 265          | user unroll pragmas are applied                                                        |
|               | (2) simplification          | 206          | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  | 271          | user inline pragmas are applied                                                        |
|               | (4) simplification          | 257          | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 246          | user array partition pragmas are applied                                               |
|               | (2) simplification          | 246          | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  | 246          | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           | 246          | apply array reshape pragmas                                                            |
|               | (5) access patterns         | 285          | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     | 285          | loop and instruction simplification                                                    |
|               | (2) parallelization         | 285          | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         | 279          | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          | 279          | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                | 435          | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           | 464          | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+----------------------+---------------+--------------+---------------+--------------+-------------+---------------+
| Function             | Location      | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+----------------------+---------------+--------------+---------------+--------------+-------------+---------------+
| + cluster            | cluster.c:170 | 297          | 257           | 285          | 279         | 464           |
|    outlined_fun_18   | cluster.c:154 |  31          |               |              |             |               |
|    padarray4         | cluster.c:3   |  70          |               |              |             |               |
|    computeSAD        | cluster.c:56  |  35          |               |              |             |               |
|    integralImage2D2D | cluster.c:82  |  85          |               |              |             |               |
|    finalSAD          | cluster.c:124 |  55          |               |              |             |               |
+----------------------+---------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


