// This system is similar to a 6-core, 2.4GHz Westmere with 10 Niagara-like cores attached to the L3
sys = {
    lineSize = 64;
    frequency = 2400;

    cores = {

        wimpy = {
            type = "Simple";
            cores = 64;
            icache = "l1i_wimpy";
            dcache = "l1d_wimpy";
        };
    };

    caches = {

        l2_wimpy = {
            caches = 1;
            size = 1048576;
            latency = 7;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            children = "l1i_wimpy|l1d_wimpy";
        };


        l1d_wimpy = {
            caches = 64;
            size = 8192;
            latency = 2;
            array = {
                type = "SetAssoc";
                ways = 4;
            };
        };

        l1i_wimpy = {
            caches = 64;
            size = 16384;
            latency = 3;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
        };
    };

    mem = {
        type = "DDR";
        controllers = 4;
        tech = "DDR3-1066-CL8";
    };
};

sim = {
    phaseLength = 10000;
    maxTotalInstrs = 5000000000L;
    statsPhaseInterval = 1000;
    printHierarchy = true;
    // attachDebugger = True;
};

process0 = {
    command = "./benchmark/spmv_tst 64";
};


