

================================================================
== Vivado HLS Report for 'cmpy_complex_top'
================================================================
* Date:           Mon Feb 08 23:43:03 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        DispCheck
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+-----+-----+-----+-----+---------+
        |                                           |                                 |  Latency  |  Interval | Pipeline|
        |                  Instance                 |              Module             | min | max | min | max |   Type  |
        +-------------------------------------------+---------------------------------+-----+-----+-----+-----+---------+
        |grp_cmpy_complex_top_Loop_1_proc143_fu_93  |cmpy_complex_top_Loop_1_proc143  |    ?|    ?|    ?|    ?|   none  |
        |grp_cmpy_complex_top_Loop_2_proc_fu_80     |cmpy_complex_top_Loop_2_proc     |    ?|    ?|    ?|    ?|   none  |
        +-------------------------------------------+---------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      1|
|FIFO             |        0|      -|      10|     66|
|Instance         |        -|     12|    2828|   8067|
|Memory           |        6|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      2|
|Register         |        -|      -|       5|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|     12|    2843|   8136|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      5|       2|     15|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+-------+------+------+
    |              Instance              |              Module             | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------+---------------------------------+---------+-------+------+------+
    |cmpy_complex_top_Loop_1_proc143_U0  |cmpy_complex_top_Loop_1_proc143  |        0|      0|   806|  1644|
    |cmpy_complex_top_Loop_2_proc_U0     |cmpy_complex_top_Loop_2_proc     |        0|     12|  2022|  6423|
    +------------------------------------+---------------------------------+---------+-------+------+------+
    |Total                               |                                 |        0|     12|  2828|  8067|
    +------------------------------------+---------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |            Module           | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |refAtans_V_U  |cmpy_complex_top_refAtans_V  |        6|  0|   0|  2048|   20|     2|        81920|
    +--------------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                             |        6|  0|   0|  2048|   20|     2|        81920|
    +--------------+-----------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    +--------------------+---------+---+----+------+-----+---------+
    |        Name        | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +--------------------+---------+---+----+------+-----+---------+
    |factor_V_channel_U  |        0|  5|  22|     1|   10|       10|
    |nL_channel_U        |        0|  5|  44|     1|   32|       32|
    +--------------------+---------+---+----+------+-----+---------+
    |Total               |        0| 10|  66|     2|   42|       42|
    +--------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |cmpy_complex_top_Loop_2_proc_U0_ap_start  |    and   |      0|  0|   1|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|   1|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                           | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sig_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready  |   1|          2|    1|          2|
    |ap_sig_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready     |   1|          2|    1|          2|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                     |   2|          4|    2|          4|
    +----------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+---+----+-----+-----------+
    |                           Name                           | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS                                                     |  1|   0|    1|          0|
    |ap_reg_procdone_cmpy_complex_top_Loop_1_proc143_U0        |  1|   0|    1|          0|
    |ap_reg_procdone_cmpy_complex_top_Loop_2_proc_U0           |  1|   0|    1|          0|
    |ap_reg_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready  |  1|   0|    1|          0|
    |ap_reg_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready     |  1|   0|    1|          0|
    +----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                     |  5|   0|    5|          0|
    +----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | cmpy_complex_top | return value |
|ap_rst_n           |  in |    1| ap_ctrl_hs | cmpy_complex_top | return value |
|ap_done            | out |    1| ap_ctrl_hs | cmpy_complex_top | return value |
|ap_start           |  in |    1| ap_ctrl_hs | cmpy_complex_top | return value |
|ap_idle            | out |    1| ap_ctrl_hs | cmpy_complex_top | return value |
|ap_ready           | out |    1| ap_ctrl_hs | cmpy_complex_top | return value |
|sig_TDATA          |  in |   24|    axis    |        sig       |    pointer   |
|sig_TVALID         |  in |    1|    axis    |        sig       |    pointer   |
|sig_TREADY         | out |    1|    axis    |        sig       |    pointer   |
|sigRef_TDATA       |  in |   24|    axis    |      sigRef      |    pointer   |
|sigRef_TVALID      |  in |    1|    axis    |      sigRef      |    pointer   |
|sigRef_TREADY      | out |    1|    axis    |      sigRef      |    pointer   |
|prealign_V_TDATA   |  in |   24|    axis    |    prealign_V    |    pointer   |
|prealign_V_TVALID  |  in |    1|    axis    |    prealign_V    |    pointer   |
|prealign_V_TREADY  | out |    1|    axis    |    prealign_V    |    pointer   |
|cmp_TDATA          | out |   40|    axis    |        cmp       |    pointer   |
|cmp_TVALID         | out |    1|    axis    |        cmp       |    pointer   |
|cmp_TREADY         |  in |    1|    axis    |        cmp       |    pointer   |
|nL                 |  in |   32|   ap_none  |        nL        |    scalar    |
|nLExp              |  in |   32|   ap_none  |       nLExp      |    scalar    |
|nLen               |  in |   32|   ap_none  |       nLen       |    scalar    |
|factor_V           |  in |   10|   ap_none  |     factor_V     |    scalar    |
+-------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 7.09ns
ST_1: factor_V_read [1/1] 0.00ns
.preheader266.preheader:0  %factor_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %factor_V)

ST_1: nL_read [1/1] 0.00ns
.preheader266.preheader:1  %nL_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nL)

ST_1: factor_V_channel [1/1] 0.00ns
.preheader266.preheader:2  %factor_V_channel = alloca i10, align 2

ST_1: nL_channel [1/1] 0.00ns
.preheader266.preheader:3  %nL_channel = alloca i32, align 4

ST_1: refAtans_V [1/1] 2.71ns
.preheader266.preheader:14  %refAtans_V = alloca [2048 x i20], align 4

ST_1: stg_10 [2/2] 4.38ns
.preheader266.preheader:23  call fastcc void @cmpy_complex_top_Loop_1_proc143(i32 %nL_read, [2048 x i20]* %refAtans_V, i24* %sigRef, i10 %factor_V_read, i32* %nL_channel, i10* %factor_V_channel)


 <State 2>: 0.00ns
ST_2: stg_11 [1/2] 0.00ns
.preheader266.preheader:23  call fastcc void @cmpy_complex_top_Loop_1_proc143(i32 %nL_read, [2048 x i20]* %refAtans_V, i24* %sigRef, i10 %factor_V_read, i32* %nL_channel, i10* %factor_V_channel)


 <State 3>: 8.46ns
ST_3: stg_12 [2/2] 8.46ns
.preheader266.preheader:24  call fastcc void @cmpy_complex_top_Loop_2_proc(i10* %factor_V_channel, i32* %nL_channel, [2048 x i20]* %refAtans_V, i24* %prealign_V, i24* %sig, i40* %cmp)


 <State 4>: 8.16ns
ST_4: stg_13 [1/1] 0.00ns
.preheader266.preheader:4  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str266) nounwind

ST_4: stg_14 [1/1] 0.00ns
.preheader266.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i24* %sig), !map !7

ST_4: stg_15 [1/1] 0.00ns
.preheader266.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i40* %cmp), !map !16

ST_4: stg_16 [1/1] 0.00ns
.preheader266.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i24* %sigRef), !map !23

ST_4: stg_17 [1/1] 0.00ns
.preheader266.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i24* %prealign_V), !map !32

ST_4: stg_18 [1/1] 0.00ns
.preheader266.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nL), !map !36

ST_4: stg_19 [1/1] 0.00ns
.preheader266.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nLExp), !map !42

ST_4: stg_20 [1/1] 0.00ns
.preheader266.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nLen), !map !46

ST_4: stg_21 [1/1] 0.00ns
.preheader266.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i10 %factor_V), !map !50

ST_4: stg_22 [1/1] 0.00ns
.preheader266.preheader:13  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @cmpy_complex_top_str) nounwind

ST_4: stg_23 [1/1] 0.00ns
.preheader266.preheader:15  call void (...)* @_ssdm_op_SpecInterface(i24* %sig, [5 x i8]* @p_str267, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266)

ST_4: stg_24 [1/1] 0.00ns
.preheader266.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i24* %sigRef, [5 x i8]* @p_str267, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266)

ST_4: stg_25 [1/1] 0.00ns
.preheader266.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i24* %prealign_V, [5 x i8]* @p_str267, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266)

ST_4: stg_26 [1/1] 0.00ns
.preheader266.preheader:18  call void (...)* @_ssdm_op_SpecInterface(i40* %cmp, [5 x i8]* @p_str267, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266, [1 x i8]* @p_str266)

ST_4: empty [1/1] 0.00ns
.preheader266.preheader:19  %empty = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @nL_channel_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %nL_channel, i32* %nL_channel)

ST_4: stg_28 [1/1] 0.00ns
.preheader266.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i32* %nL_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: empty_25 [1/1] 0.00ns
.preheader266.preheader:21  %empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @factor_OC_V_channel_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i10* %factor_V_channel, i10* %factor_V_channel)

ST_4: stg_30 [1/1] 0.00ns
.preheader266.preheader:22  call void (...)* @_ssdm_op_SpecInterface(i10* %factor_V_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_4: stg_31 [1/2] 8.16ns
.preheader266.preheader:24  call fastcc void @cmpy_complex_top_Loop_2_proc(i10* %factor_V_channel, i32* %nL_channel, [2048 x i20]* %refAtans_V, i24* %prealign_V, i24* %sig, i40* %cmp)

ST_4: stg_32 [1/1] 0.00ns
.preheader266.preheader:25  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sig]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xa6a4d8be50; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sigRef]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xa6a4d8d3b0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ prealign_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xa6a4d8cea0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ cmp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xa6a4d8ccf0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ nL]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xa6a4d8d830; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nLExp]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0xa6a4d8c510; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nLen]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0xa6a4d8c000; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ factor_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xa6a4d8d200; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
factor_V_read    (read                ) [ 00100]
nL_read          (read                ) [ 00100]
factor_V_channel (alloca              ) [ 01111]
nL_channel       (alloca              ) [ 01111]
refAtans_V       (alloca              ) [ 00111]
stg_11           (call                ) [ 00000]
stg_13           (specdataflowpipeline) [ 00000]
stg_14           (specbitsmap         ) [ 00000]
stg_15           (specbitsmap         ) [ 00000]
stg_16           (specbitsmap         ) [ 00000]
stg_17           (specbitsmap         ) [ 00000]
stg_18           (specbitsmap         ) [ 00000]
stg_19           (specbitsmap         ) [ 00000]
stg_20           (specbitsmap         ) [ 00000]
stg_21           (specbitsmap         ) [ 00000]
stg_22           (spectopmodule       ) [ 00000]
stg_23           (specinterface       ) [ 00000]
stg_24           (specinterface       ) [ 00000]
stg_25           (specinterface       ) [ 00000]
stg_26           (specinterface       ) [ 00000]
empty            (specchannel         ) [ 00000]
stg_28           (specinterface       ) [ 00000]
empty_25         (specchannel         ) [ 00000]
stg_30           (specinterface       ) [ 00000]
stg_31           (call                ) [ 00000]
stg_32           (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sig">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sigRef">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigRef"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prealign_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prealign_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cmp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nL">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nL"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="nLExp">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nLExp"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nLen">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nLen"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="factor_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="factor_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpy_complex_top_Loop_1_proc143"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpy_complex_top_Loop_2_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str266"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmpy_complex_top_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str267"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nL_channel_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="factor_OC_V_channel_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="factor_V_channel_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="factor_V_channel/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="nL_channel_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nL_channel/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="refAtans_V_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="refAtans_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="factor_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="10" slack="0"/>
<pin id="70" dir="0" index="1" bw="10" slack="0"/>
<pin id="71" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="factor_V_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="nL_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nL_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_cmpy_complex_top_Loop_2_proc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="2"/>
<pin id="83" dir="0" index="2" bw="32" slack="2"/>
<pin id="84" dir="0" index="3" bw="20" slack="2147483647"/>
<pin id="85" dir="0" index="4" bw="24" slack="0"/>
<pin id="86" dir="0" index="5" bw="24" slack="0"/>
<pin id="87" dir="0" index="6" bw="40" slack="0"/>
<pin id="88" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_12/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_cmpy_complex_top_Loop_1_proc143_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="20" slack="0"/>
<pin id="97" dir="0" index="3" bw="24" slack="0"/>
<pin id="98" dir="0" index="4" bw="10" slack="0"/>
<pin id="99" dir="0" index="5" bw="32" slack="0"/>
<pin id="100" dir="0" index="6" bw="10" slack="0"/>
<pin id="101" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_10/1 "/>
</bind>
</comp>

<comp id="107" class="1005" name="factor_V_read_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="1"/>
<pin id="109" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="factor_V_read "/>
</bind>
</comp>

<comp id="112" class="1005" name="nL_read_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nL_read "/>
</bind>
</comp>

<comp id="117" class="1005" name="factor_V_channel_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="factor_V_channel "/>
</bind>
</comp>

<comp id="123" class="1005" name="nL_channel_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="nL_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="74" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="104"><net_src comp="64" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="93" pin=3"/></net>

<net id="106"><net_src comp="68" pin="2"/><net_sink comp="93" pin=4"/></net>

<net id="110"><net_src comp="68" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="93" pin=4"/></net>

<net id="115"><net_src comp="74" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="120"><net_src comp="56" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="93" pin=6"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="126"><net_src comp="60" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="93" pin=5"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="80" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cmp | {3 4 }
  - Chain level:
	State 1
		stg_10 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit              |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   call   |   grp_cmpy_complex_top_Loop_2_proc_fu_80  |    12   |  10.997 |   2246  |   5055  |
|          | grp_cmpy_complex_top_Loop_1_proc143_fu_93 |    0    |  3.142  |   737   |   1513  |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   read   |          factor_V_read_read_fu_68         |    0    |    0    |    0    |    0    |
|          |             nL_read_read_fu_74            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   Total  |                                           |    12   |  14.139 |   2983  |   6568  |
|----------|-------------------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|refAtans_V|    6   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    6   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|factor_V_channel_reg_117|   10   |
|  factor_V_read_reg_107 |   10   |
|   nL_channel_reg_123   |   32   |
|     nL_read_reg_112    |   32   |
+------------------------+--------+
|          Total         |   84   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
| grp_cmpy_complex_top_Loop_1_proc143_fu_93 |  p1  |   2  |  32  |   64   ||    32   |
| grp_cmpy_complex_top_Loop_1_proc143_fu_93 |  p4  |   2  |  10  |   20   ||    10   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   84   ||  3.142  ||    42   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |   14   |  2983  |  6568  |
|   Memory  |    6   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   42   |
|  Register |    -   |    -   |    -   |   84   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   12   |   17   |  3067  |  6610  |
+-----------+--------+--------+--------+--------+--------+
