$date
	Sun Sep  5 18:58:02 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_AES256_enc $end
$var wire 128 ! encData [127:0] $end
$var reg 1 " addr $end
$var reg 1 # clk $end
$var reg 8 $ flags [7:0] $end
$var reg 128 % plaintext [127:0] $end
$var reg 1 & resetn $end
$scope module DUT $end
$var wire 1 " addr $end
$var wire 1 # clk $end
$var wire 128 ' encData [127:0] $end
$var wire 8 ( flags [7:0] $end
$var wire 128 ) plaintext [127:0] $end
$var wire 1 & resetn $end
$var wire 1 * req_ROM $end
$var wire 1 + reg41_full $end
$var wire 1 , reg163_empty $end
$var wire 1 - reg162_full $end
$var wire 1 . reg161_full $end
$var wire 128 / key [127:0] $end
$var wire 1 0 fifo_full $end
$var wire 1 1 fifo_empty $end
$var wire 1 2 fifo_counter $end
$var wire 32 3 dataOut_shifter [31:0] $end
$var wire 32 4 dataOut_reg4_1 [31:0] $end
$var wire 128 5 dataOut_reg16_2 [127:0] $end
$var wire 128 6 dataOut_reg16_1 [127:0] $end
$var wire 8 7 dataOut_reg163 [7:0] $end
$var wire 128 8 dataOut_mixColumns [127:0] $end
$var wire 8 9 dataOut_fifo [7:0] $end
$var wire 128 : dataOut_addRK [127:0] $end
$var wire 8 ; dataOut_ROM [7:0] $end
$var wire 128 < dataOut2_demux [127:0] $end
$var wire 8 = dataOut1_demux [7:0] $end
$var wire 128 > dataIn_addRK [127:0] $end
$var wire 1 ? OK_shifter $end
$var wire 1 @ OK_romKey $end
$var wire 1 A OK_mC $end
$var wire 1 B OK_addRK $end
$var wire 1 C OK_ROM $end
$var reg 128 D encryptedData [127:0] $end
$var reg 8 E regCTRL [7:0] $end
$var reg 4 F round [3:0] $end
$var integer 32 G i [31:0] $end
$scope module addRK $end
$var wire 1 # clk $end
$var wire 1 & resetn $end
$var wire 1 , reg_empty $end
$var wire 1 @ rd_comp $end
$var wire 128 H p [127:0] $end
$var wire 128 I k [127:0] $end
$var reg 128 J o [127:0] $end
$var reg 1 B ok $end
$var reg 1 K rd_romKey $end
$var reg 1 L reg163_empty $end
$var reg 128 M regKey [127:0] $end
$var reg 128 N reg_p [127:0] $end
$var integer 32 O i [31:0] $end
$upscope $end
$scope module demux $end
$var wire 1 " addr $end
$var wire 128 P inp [127:0] $end
$var wire 8 Q outp0 [7:0] $end
$var wire 128 R outp1 [127:0] $end
$var reg 128 S auxData [127:0] $end
$var reg 8 T auxFlags [7:0] $end
$var integer 32 U i [31:0] $end
$upscope $end
$scope module fifo $end
$var wire 1 # clk $end
$var wire 1 & rst $end
$var wire 1 C wr_en $end
$var wire 1 C rd_en $end
$var wire 8 V buf_in [7:0] $end
$var reg 1 1 buf_empty $end
$var reg 1 0 buf_full $end
$var reg 8 W buf_mem [7:0] $end
$var reg 8 X buf_out [7:0] $end
$var reg 1 2 fifo_counter $end
$upscope $end
$scope module mixColumns $end
$var wire 1 # clk $end
$var wire 1 & reset $end
$var wire 128 Y state_out_comb [127:0] $end
$var wire 128 Z state [127:0] $end
$var wire 1 - enable $end
$var reg 1 A done $end
$var reg 128 [ state_out [127:0] $end
$var integer 32 \ index [31:0] $end
$scope function MultiplyByThree $end
$var reg 8 ] MultiplyByThree [7:0] $end
$var reg 8 ^ x [7:0] $end
$upscope $end
$scope function MultiplyByTwo $end
$var reg 8 _ MultiplyByTwo [7:0] $end
$var reg 8 ` x [7:0] $end
$upscope $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$scope begin genblk1[3] $end
$upscope $end
$upscope $end
$scope module mux $end
$var wire 4 a addr [3:0] $end
$var wire 128 b inp0 [127:0] $end
$var wire 128 c outp [127:0] $end
$var wire 128 d inp1 [127:0] $end
$upscope $end
$scope module reg16_1 $end
$var wire 1 # clk $end
$var wire 1 A rd_en $end
$var wire 1 & resetn $end
$var wire 1 ? wr_en $end
$var wire 32 e i [31:0] $end
$var reg 128 f aux [127:0] $end
$var reg 2 g counter [1:0] $end
$var reg 128 h o [127:0] $end
$var reg 1 . reg_full $end
$var integer 32 i index [31:0] $end
$upscope $end
$scope module reg16_2 $end
$var wire 1 # clk $end
$var wire 128 j i [127:0] $end
$var wire 1 & resetn $end
$var wire 1 A wr_en $end
$var reg 128 k o [127:0] $end
$var reg 1 - reg_full $end
$var integer 32 l index [31:0] $end
$upscope $end
$scope module reg16_3 $end
$var wire 1 # clk $end
$var wire 128 m i [127:0] $end
$var wire 1 1 req_fifo $end
$var wire 1 & resetn $end
$var wire 1 B wr_en $end
$var reg 128 n aux [127:0] $end
$var reg 4 o n_read [3:0] $end
$var reg 8 p o [7:0] $end
$var reg 1 , reg_empty $end
$var integer 32 q index [31:0] $end
$upscope $end
$scope module reg4_1 $end
$var wire 1 # clk $end
$var wire 1 & resetn $end
$var wire 1 * wr_en $end
$var wire 1 ? rd_en $end
$var wire 8 r i [7:0] $end
$var reg 32 s aux [31:0] $end
$var reg 2 t counter [1:0] $end
$var reg 32 u o [31:0] $end
$var reg 1 + reg_full $end
$var integer 32 v index [31:0] $end
$upscope $end
$scope module rom_Sbox $end
$var wire 8 w addr [7:0] $end
$var wire 1 # clk $end
$var wire 1 0 fifo_full $end
$var wire 1 + reg_full $end
$var reg 8 x data [7:0] $end
$var reg 1 C done $end
$var reg 1 * wr_req $end
$upscope $end
$scope module rom_key $end
$var wire 1 # clk $end
$var wire 1 & resetn $end
$var wire 4 y selectKey [3:0] $end
$var wire 1 " startBit $end
$var wire 1 B wr_en $end
$var reg 128 z data [127:0] $end
$var reg 1 @ done $end
$var reg 1 { reg_startBit $end
$upscope $end
$scope module shifter $end
$var wire 1 # clk $end
$var wire 32 | inp [31:0] $end
$var wire 1 & resetn $end
$var wire 1 . wr_en $end
$var reg 1 ? done $end
$var reg 32 } outp [31:0] $end
$var reg 2 ~ row [1:0] $end
$var integer 32 !" index [31:0] $end
$upscope $end
$upscope $end
$scope task enableResetn $end
$upscope $end
$scope task test_AES_encryption $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx !"
bx ~
bx }
bx |
x{
bx z
bx y
bx x
bx w
bx v
bx u
b0 t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
b0 j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx0 _
bx ^
bx ]
bx \
b0 [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
xL
xK
bx J
bx I
bx H
bx G
bx F
bx E
bx D
xC
xB
0A
x@
x?
bx >
bx =
bx <
bx ;
bx :
bx 9
b0 8
bx 7
bx 6
bx 5
bx 4
bx 3
x2
x1
x0
bx /
x.
x-
x,
x+
x*
bx )
bx (
bx '
x&
bx %
bx $
0#
x"
bx !
$end
#1000
00
11
02
b0 Y
b0 ]
b0 ^
b0 _
b0 `
bx >
bx H
bx c
b0 n
b10000 q
b0 7
b0 V
b0 p
b0 o
1,
b0 /
b0 I
b0 z
b0 :
b0 J
b0 m
b10000 O
1L
b0 6
b0 Z
b0 h
b0 f
b10000 i
0.
b0 g
b0 4
b0 u
b0 |
b0 s
b100 v
0+
b0 3
b0 e
b0 }
b100 !"
0?
b0 ~
b0 5
b0 d
b0 k
b10000 l
0-
1B
0K
b0 !
b0 '
b0 D
b0 E
b10000 G
b1 F
b1 a
b1 y
0&
0@
1#
#2000
0#
#3000
b1 =
b1 Q
b1 T
b0 >
b0 H
b0 c
b1 %
b1 )
b1 P
0"
1&
b10000 G
b0 F
b0 a
b0 y
b0 M
b10000 l
1?
b1 ~
b100 !"
0*
1C
b100 v
b10000 i
b10000 O
b10000 q
1#
#4000
0#
#5000
10
01
b0 W
b0 9
b0 X
b0 w
12
b100000001000000110000001100000111000001110000111100001111000111110001111100111111001111110111111101111111 <
b100000001000000110000001100000111000001110000111100001111000111110001111100111111001111110111111101111111 R
b100000001000000110000001100000111000001110000111100001111000111110001111100111111001111110111111101111111 S
b100000001000000110000001100000111000001110000111100001111000111110001111100111111001111110111111101111111 b
b10000 U
b10 ~
b10000 \
b0 N
0L
b1 E
b100000001000000110000001100000111000001110000111100001111000111110001111100111111001111110111111101111111 %
b100000001000000110000001100000111000001110000111100001111000111110001111100111111001111110111111101111111 )
b100000001000000110000001100000111000001110000111100001111000111110001111100111111001111110111111101111111 P
1"
0,
b10000 q
0{
b1 g
b100 i
1#
#6000
0#
#7000
00
11
b1100011 ;
b1100011 r
b1100011 x
02
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 /
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 I
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 z
1K
b10000 \
b11 ~
1C
0*
b10 g
b100 i
1@
1{
b1 o
1#
#8000
0#
#9000
10
01
12
b0 ~
b10000 \
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 M
b10 o
b11 g
b100 i
1#
#10000
0#
#11000
00
11
02
b10000 \
0?
1C
0*
1.
b0 g
b100 i
b11 o
1#
#12000
0#
#13000
10
01
12
b10000 \
b100 o
1#
#14000
0#
#15000
00
11
02
b10000 \
1C
0*
b101 o
1#
#16000
0#
#17000
10
01
12
b10000 \
b110 o
1#
#18000
0#
#19000
00
11
02
b10000 \
1C
0*
b111 o
1#
#20000
0#
#21000
10
01
12
b10000 \
b1000 o
1#
#22000
0#
#23000
00
11
02
b10000 \
1C
0*
b1001 o
1#
#24000
0#
#25000
10
01
12
b10000 \
b1010 o
1#
#26000
0#
#27000
00
11
02
b10000 \
1C
0*
b1011 o
1#
#28000
0#
#29000
10
01
12
b10000 \
b1100 o
1#
#30000
0#
#31000
00
11
02
b10000 \
1C
0*
b1101 o
1#
#32000
0#
#33000
10
01
12
b10000 \
b1110 o
1#
#34000
0#
#35000
00
11
02
b10000 \
1C
0*
b1111 o
1#
#36000
0#
#37000
10
01
12
b100000001000000110000001100000111000001110000111100001111000111110001111100111111001111110111111101111111 >
b100000001000000110000001100000111000001110000111100001111000111110001111100111111001111110111111101111111 H
b100000001000000110000001100000111000001110000111100001111000111110001111100111111001111110111111101111111 c
b1 F
b1 a
b1 y
b10000 \
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 :
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 J
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 m
b10000 O
0B
0K
0L
1,
b0 o
1#
#38000
0#
#39000
00
11
02
b10 F
b10 a
b10 y
1B
b100000001000000110000001100000111000001110000111100001111000111110001111100111111001111110111111101111111 N
1L
b10000 \
1C
0*
0@
1#
#40000
0#
#41000
10
01
12
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 /
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 I
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 z
b10000 \
1K
0L
0,
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 n
b10000 q
1@
1#
#42000
0#
#43000
00
11
02
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 M
b10000 \
1C
0*
b1 o
b1111 7
b1111 V
b1111 p
1#
#44000
0#
#45000
10
01
b1110 W
12
b10000 \
b10 o
b1110 7
b1110 V
b1110 p
1#
#46000
0#
#47000
00
11
02
b10000 \
1C
0*
b11 o
b1101 7
b1101 V
b1101 p
1#
#48000
0#
#49000
10
01
b1100 W
12
b10000 \
b100 o
b1100 7
b1100 V
b1100 p
1#
#50000
0#
#51000
00
11
02
b10000 \
1C
0*
b101 o
b1011 7
b1011 V
b1011 p
1#
#52000
0#
#53000
10
01
b1010 W
12
b10000 \
b110 o
b1010 7
b1010 V
b1010 p
1#
#54000
0#
#55000
00
11
02
b10000 \
1C
0*
b111 o
b1001 7
b1001 V
b1001 p
1#
#56000
0#
#57000
10
01
b1000 W
12
b10000 \
b1000 o
b1000 7
b1000 V
b1000 p
1#
#58000
0#
#59000
00
11
02
b10000 \
1C
0*
b1001 o
b111 7
b111 V
b111 p
1#
#60000
0#
#61000
10
01
b110 W
12
b10000 \
b1010 o
b110 7
b110 V
b110 p
1#
#62000
0#
#63000
00
11
02
b10000 \
1C
0*
b1011 o
b101 7
b101 V
b101 p
1#
#64000
0#
#65000
10
01
b100 W
12
b10000 \
b1100 o
b100 7
b100 V
b100 p
1#
#66000
0#
#67000
00
11
02
b10000 \
1C
0*
b1101 o
b11 7
b11 V
b11 p
1#
#68000
0#
#69000
10
01
b10 W
12
b10000 \
b1110 o
b10 7
b10 V
b10 p
1#
#70000
0#
#71000
00
11
02
b10000 \
1C
0*
b1111 o
b1 7
b1 V
b1 p
1#
#72000
0#
#73000
10
01
b0 W
12
b11 F
b11 a
b11 y
b10000 \
b1111000011100000110000001101000010000000100100001110000011110000100000001001000110100001101100111100001111010111111001111111 :
b1111000011100000110000001101000010000000100100001110000011110000100000001001000110100001101100111100001111010111111001111111 J
b1111000011100000110000001101000010000000100100001110000011110000100000001001000110100001101100111100001111010111111001111111 m
b10000 O
0B
0K
0L
1,
b0 o
b0 7
b0 V
b0 p
1#
#74000
0#
#75000
00
11
02
b100 F
b100 a
b100 y
1B
1L
b10000 \
1C
0*
0@
1#
#76000
0#
#77000
10
01
12
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 /
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 I
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 z
b10000 \
1K
0L
0,
b1111000011100000110000001101000010000000100100001110000011110000100000001001000110100001101100111100001111010111111001111111 n
b10000 q
1@
1#
#78000
0#
#79000
00
11
02
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 M
b10000 \
1C
0*
b1 o
b1111111 7
b1111111 V
b1111111 p
1#
#80000
0#
#81000
10
01
b1111110 W
12
b10000 \
b10 o
b1111110 7
b1111110 V
b1111110 p
1#
#82000
0#
#83000
00
11
02
b10000 \
1C
0*
b11 o
b111101 7
b111101 V
b111101 p
1#
#84000
0#
#85000
10
01
b111100 W
12
b10000 \
b100 o
b111100 7
b111100 V
b111100 p
1#
#86000
0#
#87000
00
11
02
b10000 \
1C
0*
b101 o
b11011 7
b11011 V
b11011 p
1#
#88000
0#
#89000
10
01
b11010 W
12
b10000 \
b110 o
b11010 7
b11010 V
b11010 p
1#
#90000
0#
#91000
00
11
02
b10000 \
1C
0*
b111 o
b1001 7
b1001 V
b1001 p
1#
#92000
0#
#93000
10
01
b1000 W
12
b10000 \
b1000 o
b1000 7
b1000 V
b1000 p
1#
#94000
0#
#95000
00
11
02
b10000 \
1C
0*
b1001 o
b1111 7
b1111 V
b1111 p
1#
#96000
0#
#97000
10
01
b1110 W
12
b10000 \
b1010 o
b1110 7
b1110 V
b1110 p
1#
#98000
0#
#99000
00
11
02
b10000 \
1C
0*
b1011 o
b1001 7
b1001 V
b1001 p
1#
#100000
0#
#101000
10
01
b1000 W
12
b10000 \
b1100 o
b1000 7
b1000 V
b1000 p
1#
#102000
0#
#103000
00
11
02
b10000 \
1C
0*
b1101 o
b1101 7
b1101 V
b1101 p
1#
#104000
0#
#105000
10
01
b1100 W
12
b10000 \
b1110 o
b1100 7
b1100 V
b1100 p
1#
#106000
0#
#107000
00
11
02
b10000 \
1C
0*
b1111 o
b1110 7
b1110 V
b1110 p
1#
#108000
0#
#109000
10
01
b1111 W
12
b101 F
b101 a
b101 y
b10000 \
b10000001100000010000001110000011000000001000000000000011100000110000111100001110100111100001110110111101001111001 :
b10000001100000010000001110000011000000001000000000000011100000110000111100001110100111100001110110111101001111001 J
b10000001100000010000001110000011000000001000000000000011100000110000111100001110100111100001110110111101001111001 m
b10000 O
0B
0K
0L
1,
b0 o
b1111 7
b1111 V
b1111 p
1#
#110000
0#
#111000
00
11
02
b110 F
b110 a
b110 y
1B
1L
b10000 \
1C
0*
0@
1#
#112000
0#
#113000
10
01
12
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 /
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 I
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 z
b10000 \
1K
0L
0,
b10000001100000010000001110000011000000001000000000000011100000110000111100001110100111100001110110111101001111001 n
b10000 q
1@
1#
#114000
0#
#115000
00
11
02
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 M
b10000 \
1C
0*
b1 o
b1111001 7
b1111001 V
b1111001 p
1#
#116000
0#
#117000
10
01
b1111010 W
12
b10000 \
b10 o
b1111010 7
b1111010 V
b1111010 p
1#
#118000
0#
#119000
00
11
02
b10000 \
1C
0*
b11 o
b111011 7
b111011 V
b111011 p
1#
#120000
0#
#121000
10
01
b111100 W
12
b10000 \
b100 o
b111100 7
b111100 V
b111100 p
1#
#122000
0#
#123000
00
11
02
b10000 \
1C
0*
b101 o
b11101 7
b11101 V
b11101 p
1#
#124000
0#
#125000
10
01
b11110 W
12
b10000 \
b110 o
b11110 7
b11110 V
b11110 p
1#
