// Seed: 2948724315
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    output id_3,
    output id_4,
    output id_5,
    input logic id_6,
    output logic id_7,
    input logic id_8
);
  type_15(
      id_8, 1, 1'b0
  );
  assign id_4 = 1;
  logic id_9;
endmodule
