nm node
TAKEMI5 project
new Semiconductor Process
integration technologies
Process steps
metrology sectors
qualified metrology tools
semiconductor equipment
cost aware development process
module integration of electronic devices
ECSEL work program topic Process technologies
scanners
end of line
imec pilot line
ECSEL JU MASP
continuation of Mooreâ€™s law
advanced tool capabilities
new hyper NA EUV lithography tool
Asia Pacific semiconductor centers
available EUV
worldwide competition
worldwide affiliations
advanced CMOS processes
Materials solutions
outside Europe
America
scaling
ITRS
innovations
industry needs
involved companies
Key Enablers
main objective
single exposure patterning
existing DUV
high-volume manufacturing
Technology Advances
fast prototyping
system design
match
places
enhanced position
mix
NA1
modules
exports
core
impact
specific challenges
complex integrated circuits
employment
NA0
European economy
relaxed test vehicle
results
anniversary
targets