// Seed: 104235850
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input tri id_2,
    input tri id_3,
    input uwire id_4,
    output wire id_5,
    input wor id_6,
    input supply1 id_7
    , id_19,
    input tri0 id_8,
    input wand id_9,
    input wire id_10,
    output uwire id_11,
    output wor id_12,
    output uwire id_13,
    input wand id_14,
    output supply1 id_15,
    input wire id_16,
    input wire id_17
);
  assign id_5  = -1;
  assign id_15 = -1'b0;
  wire id_20;
  ;
  logic id_21 = 1'h0;
  wire  id_22;
  assign id_12 = 1'h0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input wor id_2,
    input uwire id_3,
    output wand id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output uwire id_8,
    input wor id_9,
    output uwire id_10,
    input uwire id_11,
    input tri id_12,
    input supply1 id_13,
    input tri id_14,
    input tri1 id_15,
    output logic id_16,
    output tri id_17,
    input supply0 id_18,
    input tri0 id_19
    , id_46,
    input tri id_20,
    input supply0 id_21,
    output tri0 id_22,
    input wor id_23,
    input wor id_24,
    input supply0 id_25,
    output wand id_26,
    input wand id_27,
    output tri0 id_28,
    input tri0 id_29,
    input wand id_30,
    output tri1 id_31,
    input tri1 id_32,
    input wor id_33,
    output wand id_34,
    input supply0 id_35,
    output wor id_36,
    input supply0 id_37,
    input wor id_38,
    input wire id_39,
    input tri1 id_40,
    input uwire id_41,
    output tri0 id_42,
    input tri1 id_43,
    input tri0 id_44
);
  always id_16 = id_25;
  module_0 modCall_1 (
      id_43,
      id_10,
      id_20,
      id_12,
      id_21,
      id_26,
      id_37,
      id_35,
      id_19,
      id_1,
      id_3,
      id_22,
      id_17,
      id_26,
      id_11,
      id_42,
      id_20,
      id_37
  );
  assign modCall_1.id_0 = 0;
  wire id_47;
  wire id_48 = id_46;
endmodule
