library  ieee;
use      ieee.std_logic_1164.all;

entity TBmea_salida is
end TBmea_salida;

architecture bh of TBmea_salida is


component mea_salida 
		port(
			send : in std_logic;
			EOT : in std_logic;
			reset_d : in std_logic;
			reset_d_out : out std_logic;
			load : out std_logic;	
			clk : in std_logic
			);	
end component;
end architecture;