// Seed: 2370356992
module module_0 ();
  tri1 id_1;
  assign module_1.id_1 = 0;
  assign id_1 = -1;
  assign id_1 = id_1;
  reg id_2 = 1'h0;
  always id_2 = #1 1;
  initial id_2 = -1'b0;
  parameter id_3 = (-1);
  always $clog2(96);
  ;
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri0 id_2,
    input uwire id_3,
    output supply1 id_4,
    input tri id_5,
    input tri0 id_6,
    input tri id_7,
    input tri0 id_8,
    output wire id_9,
    input tri0 id_10,
    input wire id_11,
    input wor id_12
);
  wire id_14;
  wire id_15;
  ;
  module_0 modCall_1 ();
endmodule
