/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:14:00 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_MISC_L2_H__
#define BCHP_MISC_L2_H__

/***************************************************************************
 *MISC_L2 - Miscellaneous Interrupts (MAC_L2_1) registers
 ***************************************************************************/
#define BCHP_MISC_L2_CPU_STATUS                  0x014e0700 /* [RO] CPU interrupt Status Register */
#define BCHP_MISC_L2_CPU_SET                     0x014e0704 /* [WO] CPU interrupt Set Register */
#define BCHP_MISC_L2_CPU_CLEAR                   0x014e0708 /* [WO] CPU interrupt Clear Register */
#define BCHP_MISC_L2_CPU_MASK_STATUS             0x014e070c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_MISC_L2_CPU_MASK_SET                0x014e0710 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_MISC_L2_CPU_MASK_CLEAR              0x014e0714 /* [WO] CPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* MISC_L2 :: CPU_STATUS :: RSVD [31:13] */
#define BCHP_MISC_L2_CPU_STATUS_RSVD_MASK                          0xffffe000
#define BCHP_MISC_L2_CPU_STATUS_RSVD_SHIFT                         13
#define BCHP_MISC_L2_CPU_STATUS_RSVD_DEFAULT                       0x00000000

/* MISC_L2 :: CPU_STATUS :: SPARE_INTR_0 [12:12] */
#define BCHP_MISC_L2_CPU_STATUS_SPARE_INTR_0_MASK                  0x00001000
#define BCHP_MISC_L2_CPU_STATUS_SPARE_INTR_0_SHIFT                 12
#define BCHP_MISC_L2_CPU_STATUS_SPARE_INTR_0_DEFAULT               0x00000000

/* MISC_L2 :: CPU_STATUS :: SPARE_INTR_1 [11:11] */
#define BCHP_MISC_L2_CPU_STATUS_SPARE_INTR_1_MASK                  0x00000800
#define BCHP_MISC_L2_CPU_STATUS_SPARE_INTR_1_SHIFT                 11
#define BCHP_MISC_L2_CPU_STATUS_SPARE_INTR_1_DEFAULT               0x00000000

/* MISC_L2 :: CPU_STATUS :: PLL_LOCK_INTR [10:10] */
#define BCHP_MISC_L2_CPU_STATUS_PLL_LOCK_INTR_MASK                 0x00000400
#define BCHP_MISC_L2_CPU_STATUS_PLL_LOCK_INTR_SHIFT                10
#define BCHP_MISC_L2_CPU_STATUS_PLL_LOCK_INTR_DEFAULT              0x00000000

/* MISC_L2 :: CPU_STATUS :: SYMBOL_COUNTER_INTR_0 [09:09] */
#define BCHP_MISC_L2_CPU_STATUS_SYMBOL_COUNTER_INTR_0_MASK         0x00000200
#define BCHP_MISC_L2_CPU_STATUS_SYMBOL_COUNTER_INTR_0_SHIFT        9
#define BCHP_MISC_L2_CPU_STATUS_SYMBOL_COUNTER_INTR_0_DEFAULT      0x00000000

/* MISC_L2 :: CPU_STATUS :: SYMBOL_COUNTER_INTR_1 [08:08] */
#define BCHP_MISC_L2_CPU_STATUS_SYMBOL_COUNTER_INTR_1_MASK         0x00000100
#define BCHP_MISC_L2_CPU_STATUS_SYMBOL_COUNTER_INTR_1_SHIFT        8
#define BCHP_MISC_L2_CPU_STATUS_SYMBOL_COUNTER_INTR_1_DEFAULT      0x00000000

/* MISC_L2 :: CPU_STATUS :: SYMBOL_COUNTER_INTR_2 [07:07] */
#define BCHP_MISC_L2_CPU_STATUS_SYMBOL_COUNTER_INTR_2_MASK         0x00000080
#define BCHP_MISC_L2_CPU_STATUS_SYMBOL_COUNTER_INTR_2_SHIFT        7
#define BCHP_MISC_L2_CPU_STATUS_SYMBOL_COUNTER_INTR_2_DEFAULT      0x00000000

/* MISC_L2 :: CPU_STATUS :: SYMBOL_COUNTER_INTR_3 [06:06] */
#define BCHP_MISC_L2_CPU_STATUS_SYMBOL_COUNTER_INTR_3_MASK         0x00000040
#define BCHP_MISC_L2_CPU_STATUS_SYMBOL_COUNTER_INTR_3_SHIFT        6
#define BCHP_MISC_L2_CPU_STATUS_SYMBOL_COUNTER_INTR_3_DEFAULT      0x00000000

/* MISC_L2 :: CPU_STATUS :: SYMBOL_COUNTER_INTR_4 [05:05] */
#define BCHP_MISC_L2_CPU_STATUS_SYMBOL_COUNTER_INTR_4_MASK         0x00000020
#define BCHP_MISC_L2_CPU_STATUS_SYMBOL_COUNTER_INTR_4_SHIFT        5
#define BCHP_MISC_L2_CPU_STATUS_SYMBOL_COUNTER_INTR_4_DEFAULT      0x00000000

/* MISC_L2 :: CPU_STATUS :: SYMBOL_COUNTER_INTR_5 [04:04] */
#define BCHP_MISC_L2_CPU_STATUS_SYMBOL_COUNTER_INTR_5_MASK         0x00000010
#define BCHP_MISC_L2_CPU_STATUS_SYMBOL_COUNTER_INTR_5_SHIFT        4
#define BCHP_MISC_L2_CPU_STATUS_SYMBOL_COUNTER_INTR_5_DEFAULT      0x00000000

/* MISC_L2 :: CPU_STATUS :: GCI_0_INTR [03:03] */
#define BCHP_MISC_L2_CPU_STATUS_GCI_0_INTR_MASK                    0x00000008
#define BCHP_MISC_L2_CPU_STATUS_GCI_0_INTR_SHIFT                   3
#define BCHP_MISC_L2_CPU_STATUS_GCI_0_INTR_DEFAULT                 0x00000000

/* MISC_L2 :: CPU_STATUS :: GCI_1_INTR [02:02] */
#define BCHP_MISC_L2_CPU_STATUS_GCI_1_INTR_MASK                    0x00000004
#define BCHP_MISC_L2_CPU_STATUS_GCI_1_INTR_SHIFT                   2
#define BCHP_MISC_L2_CPU_STATUS_GCI_1_INTR_DEFAULT                 0x00000000

/* MISC_L2 :: CPU_STATUS :: GCI_2_INTR [01:01] */
#define BCHP_MISC_L2_CPU_STATUS_GCI_2_INTR_MASK                    0x00000002
#define BCHP_MISC_L2_CPU_STATUS_GCI_2_INTR_SHIFT                   1
#define BCHP_MISC_L2_CPU_STATUS_GCI_2_INTR_DEFAULT                 0x00000000

/* MISC_L2 :: CPU_STATUS :: KVCOCAL_DONE [00:00] */
#define BCHP_MISC_L2_CPU_STATUS_KVCOCAL_DONE_MASK                  0x00000001
#define BCHP_MISC_L2_CPU_STATUS_KVCOCAL_DONE_SHIFT                 0
#define BCHP_MISC_L2_CPU_STATUS_KVCOCAL_DONE_DEFAULT               0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* MISC_L2 :: CPU_SET :: RSVD [31:13] */
#define BCHP_MISC_L2_CPU_SET_RSVD_MASK                             0xffffe000
#define BCHP_MISC_L2_CPU_SET_RSVD_SHIFT                            13
#define BCHP_MISC_L2_CPU_SET_RSVD_DEFAULT                          0x00000000

/* MISC_L2 :: CPU_SET :: SPARE_INTR_0 [12:12] */
#define BCHP_MISC_L2_CPU_SET_SPARE_INTR_0_MASK                     0x00001000
#define BCHP_MISC_L2_CPU_SET_SPARE_INTR_0_SHIFT                    12
#define BCHP_MISC_L2_CPU_SET_SPARE_INTR_0_DEFAULT                  0x00000000

/* MISC_L2 :: CPU_SET :: SPARE_INTR_1 [11:11] */
#define BCHP_MISC_L2_CPU_SET_SPARE_INTR_1_MASK                     0x00000800
#define BCHP_MISC_L2_CPU_SET_SPARE_INTR_1_SHIFT                    11
#define BCHP_MISC_L2_CPU_SET_SPARE_INTR_1_DEFAULT                  0x00000000

/* MISC_L2 :: CPU_SET :: PLL_LOCK_INTR [10:10] */
#define BCHP_MISC_L2_CPU_SET_PLL_LOCK_INTR_MASK                    0x00000400
#define BCHP_MISC_L2_CPU_SET_PLL_LOCK_INTR_SHIFT                   10
#define BCHP_MISC_L2_CPU_SET_PLL_LOCK_INTR_DEFAULT                 0x00000000

/* MISC_L2 :: CPU_SET :: SYMBOL_COUNTER_INTR_0 [09:09] */
#define BCHP_MISC_L2_CPU_SET_SYMBOL_COUNTER_INTR_0_MASK            0x00000200
#define BCHP_MISC_L2_CPU_SET_SYMBOL_COUNTER_INTR_0_SHIFT           9
#define BCHP_MISC_L2_CPU_SET_SYMBOL_COUNTER_INTR_0_DEFAULT         0x00000000

/* MISC_L2 :: CPU_SET :: SYMBOL_COUNTER_INTR_1 [08:08] */
#define BCHP_MISC_L2_CPU_SET_SYMBOL_COUNTER_INTR_1_MASK            0x00000100
#define BCHP_MISC_L2_CPU_SET_SYMBOL_COUNTER_INTR_1_SHIFT           8
#define BCHP_MISC_L2_CPU_SET_SYMBOL_COUNTER_INTR_1_DEFAULT         0x00000000

/* MISC_L2 :: CPU_SET :: SYMBOL_COUNTER_INTR_2 [07:07] */
#define BCHP_MISC_L2_CPU_SET_SYMBOL_COUNTER_INTR_2_MASK            0x00000080
#define BCHP_MISC_L2_CPU_SET_SYMBOL_COUNTER_INTR_2_SHIFT           7
#define BCHP_MISC_L2_CPU_SET_SYMBOL_COUNTER_INTR_2_DEFAULT         0x00000000

/* MISC_L2 :: CPU_SET :: SYMBOL_COUNTER_INTR_3 [06:06] */
#define BCHP_MISC_L2_CPU_SET_SYMBOL_COUNTER_INTR_3_MASK            0x00000040
#define BCHP_MISC_L2_CPU_SET_SYMBOL_COUNTER_INTR_3_SHIFT           6
#define BCHP_MISC_L2_CPU_SET_SYMBOL_COUNTER_INTR_3_DEFAULT         0x00000000

/* MISC_L2 :: CPU_SET :: SYMBOL_COUNTER_INTR_4 [05:05] */
#define BCHP_MISC_L2_CPU_SET_SYMBOL_COUNTER_INTR_4_MASK            0x00000020
#define BCHP_MISC_L2_CPU_SET_SYMBOL_COUNTER_INTR_4_SHIFT           5
#define BCHP_MISC_L2_CPU_SET_SYMBOL_COUNTER_INTR_4_DEFAULT         0x00000000

/* MISC_L2 :: CPU_SET :: SYMBOL_COUNTER_INTR_5 [04:04] */
#define BCHP_MISC_L2_CPU_SET_SYMBOL_COUNTER_INTR_5_MASK            0x00000010
#define BCHP_MISC_L2_CPU_SET_SYMBOL_COUNTER_INTR_5_SHIFT           4
#define BCHP_MISC_L2_CPU_SET_SYMBOL_COUNTER_INTR_5_DEFAULT         0x00000000

/* MISC_L2 :: CPU_SET :: GCI_0_INTR [03:03] */
#define BCHP_MISC_L2_CPU_SET_GCI_0_INTR_MASK                       0x00000008
#define BCHP_MISC_L2_CPU_SET_GCI_0_INTR_SHIFT                      3
#define BCHP_MISC_L2_CPU_SET_GCI_0_INTR_DEFAULT                    0x00000000

/* MISC_L2 :: CPU_SET :: GCI_1_INTR [02:02] */
#define BCHP_MISC_L2_CPU_SET_GCI_1_INTR_MASK                       0x00000004
#define BCHP_MISC_L2_CPU_SET_GCI_1_INTR_SHIFT                      2
#define BCHP_MISC_L2_CPU_SET_GCI_1_INTR_DEFAULT                    0x00000000

/* MISC_L2 :: CPU_SET :: GCI_2_INTR [01:01] */
#define BCHP_MISC_L2_CPU_SET_GCI_2_INTR_MASK                       0x00000002
#define BCHP_MISC_L2_CPU_SET_GCI_2_INTR_SHIFT                      1
#define BCHP_MISC_L2_CPU_SET_GCI_2_INTR_DEFAULT                    0x00000000

/* MISC_L2 :: CPU_SET :: KVCOCAL_DONE [00:00] */
#define BCHP_MISC_L2_CPU_SET_KVCOCAL_DONE_MASK                     0x00000001
#define BCHP_MISC_L2_CPU_SET_KVCOCAL_DONE_SHIFT                    0
#define BCHP_MISC_L2_CPU_SET_KVCOCAL_DONE_DEFAULT                  0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* MISC_L2 :: CPU_CLEAR :: RSVD [31:13] */
#define BCHP_MISC_L2_CPU_CLEAR_RSVD_MASK                           0xffffe000
#define BCHP_MISC_L2_CPU_CLEAR_RSVD_SHIFT                          13
#define BCHP_MISC_L2_CPU_CLEAR_RSVD_DEFAULT                        0x00000000

/* MISC_L2 :: CPU_CLEAR :: SPARE_INTR_0 [12:12] */
#define BCHP_MISC_L2_CPU_CLEAR_SPARE_INTR_0_MASK                   0x00001000
#define BCHP_MISC_L2_CPU_CLEAR_SPARE_INTR_0_SHIFT                  12
#define BCHP_MISC_L2_CPU_CLEAR_SPARE_INTR_0_DEFAULT                0x00000000

/* MISC_L2 :: CPU_CLEAR :: SPARE_INTR_1 [11:11] */
#define BCHP_MISC_L2_CPU_CLEAR_SPARE_INTR_1_MASK                   0x00000800
#define BCHP_MISC_L2_CPU_CLEAR_SPARE_INTR_1_SHIFT                  11
#define BCHP_MISC_L2_CPU_CLEAR_SPARE_INTR_1_DEFAULT                0x00000000

/* MISC_L2 :: CPU_CLEAR :: PLL_LOCK_INTR [10:10] */
#define BCHP_MISC_L2_CPU_CLEAR_PLL_LOCK_INTR_MASK                  0x00000400
#define BCHP_MISC_L2_CPU_CLEAR_PLL_LOCK_INTR_SHIFT                 10
#define BCHP_MISC_L2_CPU_CLEAR_PLL_LOCK_INTR_DEFAULT               0x00000000

/* MISC_L2 :: CPU_CLEAR :: SYMBOL_COUNTER_INTR_0 [09:09] */
#define BCHP_MISC_L2_CPU_CLEAR_SYMBOL_COUNTER_INTR_0_MASK          0x00000200
#define BCHP_MISC_L2_CPU_CLEAR_SYMBOL_COUNTER_INTR_0_SHIFT         9
#define BCHP_MISC_L2_CPU_CLEAR_SYMBOL_COUNTER_INTR_0_DEFAULT       0x00000000

/* MISC_L2 :: CPU_CLEAR :: SYMBOL_COUNTER_INTR_1 [08:08] */
#define BCHP_MISC_L2_CPU_CLEAR_SYMBOL_COUNTER_INTR_1_MASK          0x00000100
#define BCHP_MISC_L2_CPU_CLEAR_SYMBOL_COUNTER_INTR_1_SHIFT         8
#define BCHP_MISC_L2_CPU_CLEAR_SYMBOL_COUNTER_INTR_1_DEFAULT       0x00000000

/* MISC_L2 :: CPU_CLEAR :: SYMBOL_COUNTER_INTR_2 [07:07] */
#define BCHP_MISC_L2_CPU_CLEAR_SYMBOL_COUNTER_INTR_2_MASK          0x00000080
#define BCHP_MISC_L2_CPU_CLEAR_SYMBOL_COUNTER_INTR_2_SHIFT         7
#define BCHP_MISC_L2_CPU_CLEAR_SYMBOL_COUNTER_INTR_2_DEFAULT       0x00000000

/* MISC_L2 :: CPU_CLEAR :: SYMBOL_COUNTER_INTR_3 [06:06] */
#define BCHP_MISC_L2_CPU_CLEAR_SYMBOL_COUNTER_INTR_3_MASK          0x00000040
#define BCHP_MISC_L2_CPU_CLEAR_SYMBOL_COUNTER_INTR_3_SHIFT         6
#define BCHP_MISC_L2_CPU_CLEAR_SYMBOL_COUNTER_INTR_3_DEFAULT       0x00000000

/* MISC_L2 :: CPU_CLEAR :: SYMBOL_COUNTER_INTR_4 [05:05] */
#define BCHP_MISC_L2_CPU_CLEAR_SYMBOL_COUNTER_INTR_4_MASK          0x00000020
#define BCHP_MISC_L2_CPU_CLEAR_SYMBOL_COUNTER_INTR_4_SHIFT         5
#define BCHP_MISC_L2_CPU_CLEAR_SYMBOL_COUNTER_INTR_4_DEFAULT       0x00000000

/* MISC_L2 :: CPU_CLEAR :: SYMBOL_COUNTER_INTR_5 [04:04] */
#define BCHP_MISC_L2_CPU_CLEAR_SYMBOL_COUNTER_INTR_5_MASK          0x00000010
#define BCHP_MISC_L2_CPU_CLEAR_SYMBOL_COUNTER_INTR_5_SHIFT         4
#define BCHP_MISC_L2_CPU_CLEAR_SYMBOL_COUNTER_INTR_5_DEFAULT       0x00000000

/* MISC_L2 :: CPU_CLEAR :: GCI_0_INTR [03:03] */
#define BCHP_MISC_L2_CPU_CLEAR_GCI_0_INTR_MASK                     0x00000008
#define BCHP_MISC_L2_CPU_CLEAR_GCI_0_INTR_SHIFT                    3
#define BCHP_MISC_L2_CPU_CLEAR_GCI_0_INTR_DEFAULT                  0x00000000

/* MISC_L2 :: CPU_CLEAR :: GCI_1_INTR [02:02] */
#define BCHP_MISC_L2_CPU_CLEAR_GCI_1_INTR_MASK                     0x00000004
#define BCHP_MISC_L2_CPU_CLEAR_GCI_1_INTR_SHIFT                    2
#define BCHP_MISC_L2_CPU_CLEAR_GCI_1_INTR_DEFAULT                  0x00000000

/* MISC_L2 :: CPU_CLEAR :: GCI_2_INTR [01:01] */
#define BCHP_MISC_L2_CPU_CLEAR_GCI_2_INTR_MASK                     0x00000002
#define BCHP_MISC_L2_CPU_CLEAR_GCI_2_INTR_SHIFT                    1
#define BCHP_MISC_L2_CPU_CLEAR_GCI_2_INTR_DEFAULT                  0x00000000

/* MISC_L2 :: CPU_CLEAR :: KVCOCAL_DONE [00:00] */
#define BCHP_MISC_L2_CPU_CLEAR_KVCOCAL_DONE_MASK                   0x00000001
#define BCHP_MISC_L2_CPU_CLEAR_KVCOCAL_DONE_SHIFT                  0
#define BCHP_MISC_L2_CPU_CLEAR_KVCOCAL_DONE_DEFAULT                0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* MISC_L2 :: CPU_MASK_STATUS :: RSVD [31:13] */
#define BCHP_MISC_L2_CPU_MASK_STATUS_RSVD_MASK                     0xffffe000
#define BCHP_MISC_L2_CPU_MASK_STATUS_RSVD_SHIFT                    13
#define BCHP_MISC_L2_CPU_MASK_STATUS_RSVD_DEFAULT                  0x000000ff

/* MISC_L2 :: CPU_MASK_STATUS :: SPARE_INTR_0 [12:12] */
#define BCHP_MISC_L2_CPU_MASK_STATUS_SPARE_INTR_0_MASK             0x00001000
#define BCHP_MISC_L2_CPU_MASK_STATUS_SPARE_INTR_0_SHIFT            12
#define BCHP_MISC_L2_CPU_MASK_STATUS_SPARE_INTR_0_DEFAULT          0x00000000

/* MISC_L2 :: CPU_MASK_STATUS :: SPARE_INTR_1 [11:11] */
#define BCHP_MISC_L2_CPU_MASK_STATUS_SPARE_INTR_1_MASK             0x00000800
#define BCHP_MISC_L2_CPU_MASK_STATUS_SPARE_INTR_1_SHIFT            11
#define BCHP_MISC_L2_CPU_MASK_STATUS_SPARE_INTR_1_DEFAULT          0x00000000

/* MISC_L2 :: CPU_MASK_STATUS :: PLL_LOCK_INTR [10:10] */
#define BCHP_MISC_L2_CPU_MASK_STATUS_PLL_LOCK_INTR_MASK            0x00000400
#define BCHP_MISC_L2_CPU_MASK_STATUS_PLL_LOCK_INTR_SHIFT           10
#define BCHP_MISC_L2_CPU_MASK_STATUS_PLL_LOCK_INTR_DEFAULT         0x00000000

/* MISC_L2 :: CPU_MASK_STATUS :: SYMBOL_COUNTER_INTR_0 [09:09] */
#define BCHP_MISC_L2_CPU_MASK_STATUS_SYMBOL_COUNTER_INTR_0_MASK    0x00000200
#define BCHP_MISC_L2_CPU_MASK_STATUS_SYMBOL_COUNTER_INTR_0_SHIFT   9
#define BCHP_MISC_L2_CPU_MASK_STATUS_SYMBOL_COUNTER_INTR_0_DEFAULT 0x00000001

/* MISC_L2 :: CPU_MASK_STATUS :: SYMBOL_COUNTER_INTR_1 [08:08] */
#define BCHP_MISC_L2_CPU_MASK_STATUS_SYMBOL_COUNTER_INTR_1_MASK    0x00000100
#define BCHP_MISC_L2_CPU_MASK_STATUS_SYMBOL_COUNTER_INTR_1_SHIFT   8
#define BCHP_MISC_L2_CPU_MASK_STATUS_SYMBOL_COUNTER_INTR_1_DEFAULT 0x00000001

/* MISC_L2 :: CPU_MASK_STATUS :: SYMBOL_COUNTER_INTR_2 [07:07] */
#define BCHP_MISC_L2_CPU_MASK_STATUS_SYMBOL_COUNTER_INTR_2_MASK    0x00000080
#define BCHP_MISC_L2_CPU_MASK_STATUS_SYMBOL_COUNTER_INTR_2_SHIFT   7
#define BCHP_MISC_L2_CPU_MASK_STATUS_SYMBOL_COUNTER_INTR_2_DEFAULT 0x00000001

/* MISC_L2 :: CPU_MASK_STATUS :: SYMBOL_COUNTER_INTR_3 [06:06] */
#define BCHP_MISC_L2_CPU_MASK_STATUS_SYMBOL_COUNTER_INTR_3_MASK    0x00000040
#define BCHP_MISC_L2_CPU_MASK_STATUS_SYMBOL_COUNTER_INTR_3_SHIFT   6
#define BCHP_MISC_L2_CPU_MASK_STATUS_SYMBOL_COUNTER_INTR_3_DEFAULT 0x00000001

/* MISC_L2 :: CPU_MASK_STATUS :: SYMBOL_COUNTER_INTR_4 [05:05] */
#define BCHP_MISC_L2_CPU_MASK_STATUS_SYMBOL_COUNTER_INTR_4_MASK    0x00000020
#define BCHP_MISC_L2_CPU_MASK_STATUS_SYMBOL_COUNTER_INTR_4_SHIFT   5
#define BCHP_MISC_L2_CPU_MASK_STATUS_SYMBOL_COUNTER_INTR_4_DEFAULT 0x00000001

/* MISC_L2 :: CPU_MASK_STATUS :: SYMBOL_COUNTER_INTR_5 [04:04] */
#define BCHP_MISC_L2_CPU_MASK_STATUS_SYMBOL_COUNTER_INTR_5_MASK    0x00000010
#define BCHP_MISC_L2_CPU_MASK_STATUS_SYMBOL_COUNTER_INTR_5_SHIFT   4
#define BCHP_MISC_L2_CPU_MASK_STATUS_SYMBOL_COUNTER_INTR_5_DEFAULT 0x00000001

/* MISC_L2 :: CPU_MASK_STATUS :: GCI_0_INTR [03:03] */
#define BCHP_MISC_L2_CPU_MASK_STATUS_GCI_0_INTR_MASK               0x00000008
#define BCHP_MISC_L2_CPU_MASK_STATUS_GCI_0_INTR_SHIFT              3
#define BCHP_MISC_L2_CPU_MASK_STATUS_GCI_0_INTR_DEFAULT            0x00000000

/* MISC_L2 :: CPU_MASK_STATUS :: GCI_1_INTR [02:02] */
#define BCHP_MISC_L2_CPU_MASK_STATUS_GCI_1_INTR_MASK               0x00000004
#define BCHP_MISC_L2_CPU_MASK_STATUS_GCI_1_INTR_SHIFT              2
#define BCHP_MISC_L2_CPU_MASK_STATUS_GCI_1_INTR_DEFAULT            0x00000000

/* MISC_L2 :: CPU_MASK_STATUS :: GCI_2_INTR [01:01] */
#define BCHP_MISC_L2_CPU_MASK_STATUS_GCI_2_INTR_MASK               0x00000002
#define BCHP_MISC_L2_CPU_MASK_STATUS_GCI_2_INTR_SHIFT              1
#define BCHP_MISC_L2_CPU_MASK_STATUS_GCI_2_INTR_DEFAULT            0x00000000

/* MISC_L2 :: CPU_MASK_STATUS :: KVCOCAL_DONE [00:00] */
#define BCHP_MISC_L2_CPU_MASK_STATUS_KVCOCAL_DONE_MASK             0x00000001
#define BCHP_MISC_L2_CPU_MASK_STATUS_KVCOCAL_DONE_SHIFT            0
#define BCHP_MISC_L2_CPU_MASK_STATUS_KVCOCAL_DONE_DEFAULT          0x00000000

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* MISC_L2 :: CPU_MASK_SET :: RSVD [31:13] */
#define BCHP_MISC_L2_CPU_MASK_SET_RSVD_MASK                        0xffffe000
#define BCHP_MISC_L2_CPU_MASK_SET_RSVD_SHIFT                       13
#define BCHP_MISC_L2_CPU_MASK_SET_RSVD_DEFAULT                     0x000000ff

/* MISC_L2 :: CPU_MASK_SET :: SPARE_INTR_0 [12:12] */
#define BCHP_MISC_L2_CPU_MASK_SET_SPARE_INTR_0_MASK                0x00001000
#define BCHP_MISC_L2_CPU_MASK_SET_SPARE_INTR_0_SHIFT               12
#define BCHP_MISC_L2_CPU_MASK_SET_SPARE_INTR_0_DEFAULT             0x00000000

/* MISC_L2 :: CPU_MASK_SET :: SPARE_INTR_1 [11:11] */
#define BCHP_MISC_L2_CPU_MASK_SET_SPARE_INTR_1_MASK                0x00000800
#define BCHP_MISC_L2_CPU_MASK_SET_SPARE_INTR_1_SHIFT               11
#define BCHP_MISC_L2_CPU_MASK_SET_SPARE_INTR_1_DEFAULT             0x00000000

/* MISC_L2 :: CPU_MASK_SET :: PLL_LOCK_INTR [10:10] */
#define BCHP_MISC_L2_CPU_MASK_SET_PLL_LOCK_INTR_MASK               0x00000400
#define BCHP_MISC_L2_CPU_MASK_SET_PLL_LOCK_INTR_SHIFT              10
#define BCHP_MISC_L2_CPU_MASK_SET_PLL_LOCK_INTR_DEFAULT            0x00000000

/* MISC_L2 :: CPU_MASK_SET :: SYMBOL_COUNTER_INTR_0 [09:09] */
#define BCHP_MISC_L2_CPU_MASK_SET_SYMBOL_COUNTER_INTR_0_MASK       0x00000200
#define BCHP_MISC_L2_CPU_MASK_SET_SYMBOL_COUNTER_INTR_0_SHIFT      9
#define BCHP_MISC_L2_CPU_MASK_SET_SYMBOL_COUNTER_INTR_0_DEFAULT    0x00000001

/* MISC_L2 :: CPU_MASK_SET :: SYMBOL_COUNTER_INTR_1 [08:08] */
#define BCHP_MISC_L2_CPU_MASK_SET_SYMBOL_COUNTER_INTR_1_MASK       0x00000100
#define BCHP_MISC_L2_CPU_MASK_SET_SYMBOL_COUNTER_INTR_1_SHIFT      8
#define BCHP_MISC_L2_CPU_MASK_SET_SYMBOL_COUNTER_INTR_1_DEFAULT    0x00000001

/* MISC_L2 :: CPU_MASK_SET :: SYMBOL_COUNTER_INTR_2 [07:07] */
#define BCHP_MISC_L2_CPU_MASK_SET_SYMBOL_COUNTER_INTR_2_MASK       0x00000080
#define BCHP_MISC_L2_CPU_MASK_SET_SYMBOL_COUNTER_INTR_2_SHIFT      7
#define BCHP_MISC_L2_CPU_MASK_SET_SYMBOL_COUNTER_INTR_2_DEFAULT    0x00000001

/* MISC_L2 :: CPU_MASK_SET :: SYMBOL_COUNTER_INTR_3 [06:06] */
#define BCHP_MISC_L2_CPU_MASK_SET_SYMBOL_COUNTER_INTR_3_MASK       0x00000040
#define BCHP_MISC_L2_CPU_MASK_SET_SYMBOL_COUNTER_INTR_3_SHIFT      6
#define BCHP_MISC_L2_CPU_MASK_SET_SYMBOL_COUNTER_INTR_3_DEFAULT    0x00000001

/* MISC_L2 :: CPU_MASK_SET :: SYMBOL_COUNTER_INTR_4 [05:05] */
#define BCHP_MISC_L2_CPU_MASK_SET_SYMBOL_COUNTER_INTR_4_MASK       0x00000020
#define BCHP_MISC_L2_CPU_MASK_SET_SYMBOL_COUNTER_INTR_4_SHIFT      5
#define BCHP_MISC_L2_CPU_MASK_SET_SYMBOL_COUNTER_INTR_4_DEFAULT    0x00000001

/* MISC_L2 :: CPU_MASK_SET :: SYMBOL_COUNTER_INTR_5 [04:04] */
#define BCHP_MISC_L2_CPU_MASK_SET_SYMBOL_COUNTER_INTR_5_MASK       0x00000010
#define BCHP_MISC_L2_CPU_MASK_SET_SYMBOL_COUNTER_INTR_5_SHIFT      4
#define BCHP_MISC_L2_CPU_MASK_SET_SYMBOL_COUNTER_INTR_5_DEFAULT    0x00000001

/* MISC_L2 :: CPU_MASK_SET :: GCI_0_INTR [03:03] */
#define BCHP_MISC_L2_CPU_MASK_SET_GCI_0_INTR_MASK                  0x00000008
#define BCHP_MISC_L2_CPU_MASK_SET_GCI_0_INTR_SHIFT                 3
#define BCHP_MISC_L2_CPU_MASK_SET_GCI_0_INTR_DEFAULT               0x00000000

/* MISC_L2 :: CPU_MASK_SET :: GCI_1_INTR [02:02] */
#define BCHP_MISC_L2_CPU_MASK_SET_GCI_1_INTR_MASK                  0x00000004
#define BCHP_MISC_L2_CPU_MASK_SET_GCI_1_INTR_SHIFT                 2
#define BCHP_MISC_L2_CPU_MASK_SET_GCI_1_INTR_DEFAULT               0x00000000

/* MISC_L2 :: CPU_MASK_SET :: GCI_2_INTR [01:01] */
#define BCHP_MISC_L2_CPU_MASK_SET_GCI_2_INTR_MASK                  0x00000002
#define BCHP_MISC_L2_CPU_MASK_SET_GCI_2_INTR_SHIFT                 1
#define BCHP_MISC_L2_CPU_MASK_SET_GCI_2_INTR_DEFAULT               0x00000000

/* MISC_L2 :: CPU_MASK_SET :: KVCOCAL_DONE [00:00] */
#define BCHP_MISC_L2_CPU_MASK_SET_KVCOCAL_DONE_MASK                0x00000001
#define BCHP_MISC_L2_CPU_MASK_SET_KVCOCAL_DONE_SHIFT               0
#define BCHP_MISC_L2_CPU_MASK_SET_KVCOCAL_DONE_DEFAULT             0x00000000

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* MISC_L2 :: CPU_MASK_CLEAR :: RSVD [31:13] */
#define BCHP_MISC_L2_CPU_MASK_CLEAR_RSVD_MASK                      0xffffe000
#define BCHP_MISC_L2_CPU_MASK_CLEAR_RSVD_SHIFT                     13
#define BCHP_MISC_L2_CPU_MASK_CLEAR_RSVD_DEFAULT                   0x000000ff

/* MISC_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_0 [12:12] */
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SPARE_INTR_0_MASK              0x00001000
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SPARE_INTR_0_SHIFT             12
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SPARE_INTR_0_DEFAULT           0x00000000

/* MISC_L2 :: CPU_MASK_CLEAR :: SPARE_INTR_1 [11:11] */
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SPARE_INTR_1_MASK              0x00000800
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SPARE_INTR_1_SHIFT             11
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SPARE_INTR_1_DEFAULT           0x00000000

/* MISC_L2 :: CPU_MASK_CLEAR :: PLL_LOCK_INTR [10:10] */
#define BCHP_MISC_L2_CPU_MASK_CLEAR_PLL_LOCK_INTR_MASK             0x00000400
#define BCHP_MISC_L2_CPU_MASK_CLEAR_PLL_LOCK_INTR_SHIFT            10
#define BCHP_MISC_L2_CPU_MASK_CLEAR_PLL_LOCK_INTR_DEFAULT          0x00000000

/* MISC_L2 :: CPU_MASK_CLEAR :: SYMBOL_COUNTER_INTR_0 [09:09] */
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SYMBOL_COUNTER_INTR_0_MASK     0x00000200
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SYMBOL_COUNTER_INTR_0_SHIFT    9
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SYMBOL_COUNTER_INTR_0_DEFAULT  0x00000001

/* MISC_L2 :: CPU_MASK_CLEAR :: SYMBOL_COUNTER_INTR_1 [08:08] */
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SYMBOL_COUNTER_INTR_1_MASK     0x00000100
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SYMBOL_COUNTER_INTR_1_SHIFT    8
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SYMBOL_COUNTER_INTR_1_DEFAULT  0x00000001

/* MISC_L2 :: CPU_MASK_CLEAR :: SYMBOL_COUNTER_INTR_2 [07:07] */
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SYMBOL_COUNTER_INTR_2_MASK     0x00000080
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SYMBOL_COUNTER_INTR_2_SHIFT    7
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SYMBOL_COUNTER_INTR_2_DEFAULT  0x00000001

/* MISC_L2 :: CPU_MASK_CLEAR :: SYMBOL_COUNTER_INTR_3 [06:06] */
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SYMBOL_COUNTER_INTR_3_MASK     0x00000040
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SYMBOL_COUNTER_INTR_3_SHIFT    6
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SYMBOL_COUNTER_INTR_3_DEFAULT  0x00000001

/* MISC_L2 :: CPU_MASK_CLEAR :: SYMBOL_COUNTER_INTR_4 [05:05] */
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SYMBOL_COUNTER_INTR_4_MASK     0x00000020
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SYMBOL_COUNTER_INTR_4_SHIFT    5
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SYMBOL_COUNTER_INTR_4_DEFAULT  0x00000001

/* MISC_L2 :: CPU_MASK_CLEAR :: SYMBOL_COUNTER_INTR_5 [04:04] */
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SYMBOL_COUNTER_INTR_5_MASK     0x00000010
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SYMBOL_COUNTER_INTR_5_SHIFT    4
#define BCHP_MISC_L2_CPU_MASK_CLEAR_SYMBOL_COUNTER_INTR_5_DEFAULT  0x00000001

/* MISC_L2 :: CPU_MASK_CLEAR :: GCI_0_INTR [03:03] */
#define BCHP_MISC_L2_CPU_MASK_CLEAR_GCI_0_INTR_MASK                0x00000008
#define BCHP_MISC_L2_CPU_MASK_CLEAR_GCI_0_INTR_SHIFT               3
#define BCHP_MISC_L2_CPU_MASK_CLEAR_GCI_0_INTR_DEFAULT             0x00000000

/* MISC_L2 :: CPU_MASK_CLEAR :: GCI_1_INTR [02:02] */
#define BCHP_MISC_L2_CPU_MASK_CLEAR_GCI_1_INTR_MASK                0x00000004
#define BCHP_MISC_L2_CPU_MASK_CLEAR_GCI_1_INTR_SHIFT               2
#define BCHP_MISC_L2_CPU_MASK_CLEAR_GCI_1_INTR_DEFAULT             0x00000000

/* MISC_L2 :: CPU_MASK_CLEAR :: GCI_2_INTR [01:01] */
#define BCHP_MISC_L2_CPU_MASK_CLEAR_GCI_2_INTR_MASK                0x00000002
#define BCHP_MISC_L2_CPU_MASK_CLEAR_GCI_2_INTR_SHIFT               1
#define BCHP_MISC_L2_CPU_MASK_CLEAR_GCI_2_INTR_DEFAULT             0x00000000

/* MISC_L2 :: CPU_MASK_CLEAR :: KVCOCAL_DONE [00:00] */
#define BCHP_MISC_L2_CPU_MASK_CLEAR_KVCOCAL_DONE_MASK              0x00000001
#define BCHP_MISC_L2_CPU_MASK_CLEAR_KVCOCAL_DONE_SHIFT             0
#define BCHP_MISC_L2_CPU_MASK_CLEAR_KVCOCAL_DONE_DEFAULT           0x00000000

#endif /* #ifndef BCHP_MISC_L2_H__ */

/* End of File */
