;redcode
;assert 1
	SPL 0, 660
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #-1, 0
	DJN @72, #200
	SUB @127, 106
	SUB <1, <-1
	SUB @121, 106
	SUB @121, 106
	MOV -7, <-20
	MOV -7, <-20
	SUB @171, -506
	JMP -1, 20
	ADD 270, 60
	SUB #10, 200
	ADD 770, <306
	JMP -1, 20
	JMP -1, 20
	MOV #-7, <-20
	SLT 126, 70
	SUB @607, 196
	SLT 126, 70
	SUB @1, 105
	MOV -20, @2
	MOV -650, @-2
	MOV -1, <-20
	MOV -20, @2
	SUB @127, 196
	DJN @72, #200
	ADD 70, <306
	MOV -101, @-20
	SUB @121, 106
	MOV -1, <-20
	DAT #210, #60
	ADD 270, 60
	ADD 270, 60
	SUB #10, 200
	CMP 0, 0
	SUB @121, 106
	SUB @1, 100
	DAT <270, #0
	SUB 0, -1
	DAT <270, #0
	SPL 0, 660
	SPL 0, 660
	SUB @127, 196
	SUB @121, 106
	SPL 0, 660
	CMP -207, <-120
	MOV -1, <-20
	SUB @121, <106
	SUB @121, <106
	SUB <1, <-1
	CMP -207, <-120
	SLT 126, 70
	SLT 126, 70
	SUB @171, -506
