---
name: "Career"
companyname: "Ceva Inc."
layout: "job"
joboppeninglocatiuon: "Belgrade, Serbia"
joboppeningurl: "https://www.ceva-ip.com/wp-content/uploads/2023/02/wireless-connectivity-verification-team-leader.pdf"
joboppeningshortdescription: "As a Verification Team lead within the Wireless Internet of Things group, you will work closely with the Digital Design and Signal Processing teams to conceive and evolve the adequate verification environment to ensure the utmost quality and reliability of our current and future IPs."
joboppeningid: ""
joboppninglongdescription: "<p>About the Business Unit:</p>\n<p>Ceva is at the forefront of the Smart Edge revolution, with innovative state-of-the-art Silicon and Software solutions that enable products to Connect, Sense and Infer. Within the Wireless Internet of Things Business Unit (WIoT BU), we are offering you a unique opportunity to shape the future of connected devices. Our advanced wireless technologies, including Bluetooth, Wi-Fi, UWB, and 5G Cellular IoT, are integrated into over a Billion devices annually.</p>\n<p>About the Role:</p>\n<p>As a Verification Team lead within the Wireless Internet of Things group, you will work closely with the Digital Design and Signal Processing teams to conceive and evolve the adequate verification environment to ensure the utmost quality and reliability of our current and future IPs.</p>\n<h3>Responsibilities:</h3>\n<ul>\n <li>Leading the design in System Verilog new verification environment checker and test bench.</li>\n <li>Taking responsibility of the verification process.</li>\n <li>Improve the performance and quality of already existing platforms and flows for standalone or combo IPs.</li>\n <li>Leading a junior engineer. Being responsible for guiding and coordinating its work, with potential for future growth of the team.</li>\n</ul>\n<h3>Requirements:</h3>\n<ul>\n <li>B.Sc. / M.Sc. in Electrical Engineering from a leading institute.</li>\n <li>At least 8 years of proven experience in hands-on ASIC verification, including test bench development, test case creation and Coverage closure.</li>\n <li>At least 3 years of prior experience in technical leading a small team of engineers.</li>\n <li>Strong knowledge of UVM and industry-standard verification methodologies.</li>\n <li>Excellent Communication skills.</li>\n <li>Excellent problem-solving and debugging skills.</li>\n <li>Fluent English - Verbal and Writing</li>\n</ul>\n<h3>Advantage:</h3>\n<li>Knowledge of communication protocol.</li>\n"
jobskillrequirements:
  - "B.Sc./M.Sc. in Electrical Engineering from a leading institute"
  - "At least 8 years of proven experience in hands-on ASIC verification, including test bench development, test case creation and Coverage closure"
  - "At least 3 years of prior experience in technical leading a small team of engineers"
  - "Strong knowledge of UVM and industry-standard verification methodologies"
  - "Excellent Communication skills"
  - "Excellent problem-solving and debugging skills"
  - "Fluent English - Verbal and Writing"
  - "Knowledge of communication protocol"
jobresponsibilities:
  - "Leading the design in System Verilog new verification environment checker and test bench."
  - "Taking responsibility of the verification process."
  - "Improve the performance and quality of already existing platforms and flows for standalone or combo IPs."
  - "Leading a junior engineer. Being responsible for guiding and coordinating its work, with potential for future growth of the team."
jobnicetohaves:
  - "Knowledge of communication protocol"
jobisremote: false
jobisfulltime: true
jobisinternship: false
jobisparttime: false
jobisonsite: true
jobishybridonsite: false
jobdateposted: "2023-02-14"
jobspokenlanguages:
  - "English"
jobprogramminglanguages: []
jobdevelopertools: []
jobdevelopertechnologies: []
jobdevelopermethodologies: []
jobposttype: "career_v2"
jobworkconditions: []
jobavailiability: "Full Time"
doesjobincludetraveling: false
doesjobrequiredriving: false
softwaredevelopertags: []
seotags:
  - "wireless connectivity"
  - "verification team lead"
  - "system verilog"
  - "electrical engineering"
  - "technical leadership"
  - "communication protocol"
jobexperiencelevel: "Experienced (Non-Manager)"
jobwheretoapply: "Belgrade, Serbia"
applicationprocessandcontact: ""
published: true

---