#  Week 5: OpenROAD Flow Setup - Floorplan & Placement

> **ğŸ¯ Mission:** Install OpenROAD Flow Scripts and execute **ONLY** Floorplan + Placement stages

---

## ğŸ”„ The Physical Design Journey

```
ğŸ“ RTL Code â†’ ğŸ”¨ Synthesis â†’ ğŸ“ Floorplan â†’ ğŸ“ Placement â†’ ğŸ›£ï¸ Routing â†’ ğŸ’¾ GDSII
                              [WE ARE HERE âœ‹]        [STOP HERE!]
```

---

## ğŸŒŸ What is OpenROAD?

**OpenROAD** is an open-source, fully automated **RTL-to-GDSII flow** for digital IC design. It transforms your hardware description into actual silicon layout through synthesis, floorplanning, placement, clock tree synthesis, routing, and final layout generation.

âœ¨ **Why OpenROAD?**
- ğŸš€ Rapid design iterations
- ğŸ“ Perfect for academic research
- ğŸ­ Industry-standard prototyping
- ğŸ†“ Completely open-source

---

## ğŸ“‚ Understanding ORFS Directory Structure

### ğŸ—‚ï¸ Root Level Organization
```plaintext
OpenROAD-flow-scripts/
â”œâ”€â”€ ğŸ³ docker/          â†’ Docker-based installation & run scripts
â”œâ”€â”€ ğŸ“š docs/            â†’ Complete documentation
â”œâ”€â”€ âš¡ flow/            â†’ Core RTL-to-GDS flow files
â”œâ”€â”€ ğŸ§ª jenkins/         â†’ Regression tests for builds
â”œâ”€â”€ ğŸ› ï¸ tools/           â†’ Required tools for the flow
â”œâ”€â”€ âš™ï¸ etc/             â†’ Dependency installers
â””â”€â”€ ğŸ“Œ setup_env.sh     â†’ Environment configuration script
```

### ğŸ“ Inside `flow/` Directory
```plaintext
flow/
â”œâ”€â”€ ğŸ¨ designs/         â†’ Built-in design examples across technology nodes
â”œâ”€â”€ ğŸ“ Makefile         â†’ Automated flow execution
â”œâ”€â”€ ğŸ­ platforms/       â†’ Technology libraries (LEF, GDS, etc.)
â”œâ”€â”€ ğŸ“– tutorials/       â†’ Learning resources
â”œâ”€â”€ ğŸ”§ util/            â†’ Utility scripts
â””â”€â”€ ğŸ“œ scripts/         â†’ Flow automation scripts
```

---

## ğŸš€ Installation & Execution Flow

### **Step 1ï¸âƒ£: Clone the Repository**
```bash
git clone --recursive https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts
cd OpenROAD-flow-scripts
```
ğŸ“¥ Downloads complete OpenROAD ecosystem with all dependencies

---

### **Step 2ï¸âƒ£: Run Setup Script**
```bash
sudo ./setup.sh
```
âš™ï¸ Installs all prerequisites and configures system dependencies

---

### **Step 3ï¸âƒ£: Build OpenROAD**
```bash
./build_openroad.sh --local
```
ğŸ”¨ Compiles OpenROAD tools from source for your system

---

### **Step 4ï¸âƒ£: Verify Installation**
```bash
source ./env.sh
yosys -help  
openroad -help
```
âœ… Confirms tools are properly installed and accessible

![Installation Verification](Images/After_setup.png)
*Terminal showing successful tool verification with visible username*

---

### **Step 5ï¸âƒ£: Execute Floorplan + Placement** âš ï¸
```bash
cd flow
make
```

ğŸ¯ **What Happens Here:**
- ğŸ“ **Floorplan Stage:** Defines core area, die dimensions, I/O placement
- ğŸ“ **Placement Stage:** Arranges standard cells to minimize delay & congestion
- â›” **STOPS Before Routing** (as required)

![Flow Execution - Report 1](Images/make_report1.png)
*Floorplan stage completion*

![Flow Execution - Report 2](Images/make_report2.png)
*Placement stage completion logs*

---

### **Step 6ï¸âƒ£: Visualize Results in GUI** ğŸ‘ï¸
```bash
make gui_final
```

![OpenROAD GUI](Images/make_Gui.png)
*Main layout view showing placed standard cells*

![Pin Density Analysis](Images/pin_density.png)
*Visual representation of pin distribution*

![Routing Congestion Map](Images/routing_conjection.png)
*Congestion analysis (for future routing stages)*

---

## ğŸ“Š What We Accomplished

| Stage | Status | Output |
|-------|--------|--------|
| ğŸ“¥ Installation | âœ… Complete | Tools verified & operational |
| ğŸ“ Floorplan | âœ… Complete | Core area & die dimensions defined |
| ğŸ“ Placement | âœ… Complete | Standard cells optimally placed |
| ğŸ›£ï¸ Routing | â¸ï¸ **Not Done** | Stopped as per requirements |

---

## ğŸ“ Key Learnings

### ğŸ” **What is Floorplanning?**
- Defines chip boundaries and core area
- Places I/O pads and power rails
- Establishes placement blockages
- **Impact:** Determines overall design feasibility

### ğŸ” **What is Placement?**
- Arranges standard cells within core area
- Optimizes for timing, area, and power
- Considers routing congestion
- **Impact:** Directly affects design performance

---

## ğŸ‰ Conclusion

Successfully installed **OpenROAD Flow Scripts** and completed **Floorplan + Placement** stages. The design is now ready for Clock Tree Synthesis and Routing in future weeks. This exercise bridges the gap between logical design and physical implementation, demonstrating how RTL translates to actual silicon geometry.

**Next Steps:** CTS & Routing (Week 6) ğŸ”œ

---
