

================================================================
== Vivado HLS Report for 'lec10ex1'
================================================================
* Date:           Mon Apr 28 13:39:40 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        assignment3
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xqvu7p-flrb2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.893 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67| 0.268 us | 0.268 us |   67|   67|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       66|       66|         6|          -|          -|    11|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([11 x i32]* %c) nounwind, !map !13"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !19"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @lec10ex1_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [lec10ex1.c:3]   --->   Operation 12 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.73ns)   --->   "br label %1" [lec10ex1.c:12]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sum_0 = phi i32 [ 0, %0 ], [ %sum, %5 ]"   --->   Operation 14 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 10, %0 ], [ %i, %5 ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i5 %i_0 to i32" [lec10ex1.c:12]   --->   Operation 16 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_0, i32 4)" [lec10ex1.c:12]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp, label %6, label %2" [lec10ex1.c:12]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind" [lec10ex1.c:13]   --->   Operation 20 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.72ns)   --->   "%icmp_ln14 = icmp eq i5 %i_0, 0" [lec10ex1.c:14]   --->   Operation 21 'icmp' 'icmp_ln14' <Predicate = (!tmp)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %3, label %4" [lec10ex1.c:14]   --->   Operation 22 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.82ns)   --->   "%add_ln21 = add i5 %i_0, -1" [lec10ex1.c:21]   --->   Operation 23 'add' 'add_ln21' <Predicate = (!tmp & !icmp_ln14)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i5 %add_ln21 to i64" [lec10ex1.c:21]   --->   Operation 24 'zext' 'zext_ln21' <Predicate = (!tmp & !icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr inbounds [11 x i32]* @arr, i64 0, i64 %zext_ln21" [lec10ex1.c:21]   --->   Operation 25 'getelementptr' 'arr_addr' <Predicate = (!tmp & !icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.73ns)   --->   "%data = load i32* %arr_addr, align 4" [lec10ex1.c:21]   --->   Operation 26 'load' 'data' <Predicate = (!tmp & !icmp_ln14)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 27 [1/1] (0.73ns)   --->   "store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @arr, i64 0, i64 0), align 16" [lec10ex1.c:16]   --->   Operation 27 'store' <Predicate = (!tmp & icmp_ln14)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 28 [1/1] (0.73ns)   --->   "br label %5" [lec10ex1.c:18]   --->   Operation 28 'br' <Predicate = (!tmp & icmp_ln14)> <Delay = 0.73>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %sum_0) nounwind" [lec10ex1.c:27]   --->   Operation 29 'write' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [lec10ex1.c:28]   --->   Operation 30 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.46>
ST_3 : Operation 31 [1/2] (0.73ns)   --->   "%data = load i32* %arr_addr, align 4" [lec10ex1.c:21]   --->   Operation 31 'load' 'data' <Predicate = (!icmp_ln14)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i32 %sext_ln12 to i64" [lec10ex1.c:21]   --->   Operation 32 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr inbounds [11 x i32]* @arr, i64 0, i64 %zext_ln21_1" [lec10ex1.c:21]   --->   Operation 33 'getelementptr' 'arr_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.73ns)   --->   "store i32 %data, i32* %arr_addr_1, align 4" [lec10ex1.c:21]   --->   Operation 34 'store' <Predicate = (!icmp_ln14)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 35 [1/1] (0.73ns)   --->   "br label %5"   --->   Operation 35 'br' <Predicate = (!icmp_ln14)> <Delay = 0.73>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i32 %sext_ln12 to i64" [lec10ex1.c:24]   --->   Operation 36 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [11 x i32]* %c, i64 0, i64 %zext_ln24" [lec10ex1.c:24]   --->   Operation 37 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (0.73ns)   --->   "%c_load = load i32* %c_addr, align 4" [lec10ex1.c:24]   --->   Operation 38 'load' 'c_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 39 [1/1] (0.82ns)   --->   "%i = add i5 %i_0, -1" [lec10ex1.c:12]   --->   Operation 39 'add' 'i' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%data_0 = phi i32 [ %x_read, %3 ], [ %data, %4 ]"   --->   Operation 40 'phi' 'data_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (0.73ns)   --->   "%c_load = load i32* %c_addr, align 4" [lec10ex1.c:24]   --->   Operation 41 'load' 'c_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 42 [2/2] (2.89ns)   --->   "%mul_ln24 = mul nsw i32 %c_load, %data_0" [lec10ex1.c:24]   --->   Operation 42 'mul' 'mul_ln24' <Predicate = true> <Delay = 2.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.89>
ST_6 : Operation 43 [1/2] (2.89ns)   --->   "%mul_ln24 = mul nsw i32 %c_load, %data_0" [lec10ex1.c:24]   --->   Operation 43 'mul' 'mul_ln24' <Predicate = true> <Delay = 2.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.14>
ST_7 : Operation 44 [1/1] (1.14ns)   --->   "%sum = add nsw i32 %mul_ln24, %sum_0" [lec10ex1.c:24]   --->   Operation 44 'add' 'sum' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "br label %1" [lec10ex1.c:12]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 0.736ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sum') with incoming values : ('sum', lec10ex1.c:24) [13]  (0.736 ns)

 <State 2>: 1.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lec10ex1.c:12) [14]  (0 ns)
	'add' operation ('add_ln21', lec10ex1.c:21) [24]  (0.825 ns)
	'getelementptr' operation ('arr_addr', lec10ex1.c:21) [26]  (0 ns)
	'load' operation ('data', lec10ex1.c:21) on array 'arr' [27]  (0.73 ns)

 <State 3>: 1.46ns
The critical path consists of the following:
	'load' operation ('data', lec10ex1.c:21) on array 'arr' [27]  (0.73 ns)
	'store' operation ('store_ln21', lec10ex1.c:21) of variable 'data', lec10ex1.c:21 on array 'arr' [30]  (0.73 ns)

 <State 4>: 0.73ns
The critical path consists of the following:
	'load' operation ('c_load', lec10ex1.c:24) on array 'c' [39]  (0.73 ns)

 <State 5>: 2.89ns
The critical path consists of the following:
	'mul' operation ('mul_ln24', lec10ex1.c:24) [40]  (2.89 ns)

 <State 6>: 2.89ns
The critical path consists of the following:
	'mul' operation ('mul_ln24', lec10ex1.c:24) [40]  (2.89 ns)

 <State 7>: 1.14ns
The critical path consists of the following:
	'add' operation ('sum', lec10ex1.c:24) [41]  (1.14 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
