<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>template: RCC_TypeDef结构体 参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">template
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">载入中...</div>
<div class="SRStatus" id="Searching">搜索中...</div>
<div class="SRStatus" id="NoMatches">未找到</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public 属性</a> &#124;
<a href="struct_r_c_c___type_def-members.html">所有成员列表</a>  </div>
  <div class="headertitle"><div class="title">RCC_TypeDef结构体 参考</div></div>
</div><!--header-->
<div class="contents">

<p>RCC Register Structure Definition  
 <a href="struct_r_c_c___type_def.html#details">更多...</a></p>

<p><code>#include &lt;<a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public 属性</h2></td></tr>
<tr class="memitem:ac9fcbf5f174ae0e2b07361baadd07462"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ac9fcbf5f174ae0e2b07361baadd07462">CR</a></td></tr>
<tr class="memdesc:ac9fcbf5f174ae0e2b07361baadd07462"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Register offset: 0x00  <a href="struct_r_c_c___type_def.html#ac9fcbf5f174ae0e2b07361baadd07462">更多...</a><br /></td></tr>
<tr class="separator:ac9fcbf5f174ae0e2b07361baadd07462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e0039d00dcd0d6d43d08e052033cda2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a0e0039d00dcd0d6d43d08e052033cda2">CFGR</a></td></tr>
<tr class="memdesc:a0e0039d00dcd0d6d43d08e052033cda2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration Register offset: 0x04  <a href="struct_r_c_c___type_def.html#a0e0039d00dcd0d6d43d08e052033cda2">更多...</a><br /></td></tr>
<tr class="separator:a0e0039d00dcd0d6d43d08e052033cda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5979dfc45c9131b4b50a5a560beb1cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aa5979dfc45c9131b4b50a5a560beb1cd">CIR</a></td></tr>
<tr class="memdesc:aa5979dfc45c9131b4b50a5a560beb1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Interrupt Register offset: 0x08  <a href="struct_r_c_c___type_def.html#aa5979dfc45c9131b4b50a5a560beb1cd">更多...</a><br /></td></tr>
<tr class="separator:aa5979dfc45c9131b4b50a5a560beb1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967d665dc30ba7e23d0c4cae5281b795"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a967d665dc30ba7e23d0c4cae5281b795">AHB3RSTR</a></td></tr>
<tr class="memdesc:a967d665dc30ba7e23d0c4cae5281b795"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced High Performance Bus 3 Reset Register offset: 0x0C  <a href="struct_r_c_c___type_def.html#a967d665dc30ba7e23d0c4cae5281b795">更多...</a><br /></td></tr>
<tr class="separator:a967d665dc30ba7e23d0c4cae5281b795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca7ecbd38c69641c8050fb8894d3f690"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aca7ecbd38c69641c8050fb8894d3f690">AHB2RSTR</a></td></tr>
<tr class="memdesc:aca7ecbd38c69641c8050fb8894d3f690"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced High Performance Bus 2 Reset Register offset: 0x10  <a href="struct_r_c_c___type_def.html#aca7ecbd38c69641c8050fb8894d3f690">更多...</a><br /></td></tr>
<tr class="separator:aca7ecbd38c69641c8050fb8894d3f690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aa565414cbb4cc61f42c6540d8d9e4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a4aa565414cbb4cc61f42c6540d8d9e4b">AHBRSTR</a></td></tr>
<tr class="memdesc:a4aa565414cbb4cc61f42c6540d8d9e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced High Performance Bus 1 Reset Register offset: 0x14  <a href="struct_r_c_c___type_def.html#a4aa565414cbb4cc61f42c6540d8d9e4b">更多...</a><br /></td></tr>
<tr class="separator:a4aa565414cbb4cc61f42c6540d8d9e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc8822cf3c18e588789f6710d14b95e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#afc8822cf3c18e588789f6710d14b95e1">APB2RSTR</a></td></tr>
<tr class="memdesc:afc8822cf3c18e588789f6710d14b95e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Peripheral Bus 2 Reset Register offset: 0x18  <a href="struct_r_c_c___type_def.html#afc8822cf3c18e588789f6710d14b95e1">更多...</a><br /></td></tr>
<tr class="separator:afc8822cf3c18e588789f6710d14b95e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a972e8b4d66e145e925ad444902df2eeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a972e8b4d66e145e925ad444902df2eeb">APB1RSTR</a></td></tr>
<tr class="memdesc:a972e8b4d66e145e925ad444902df2eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Peripheral Bus 1 Reset Register offset: 0x1C  <a href="struct_r_c_c___type_def.html#a972e8b4d66e145e925ad444902df2eeb">更多...</a><br /></td></tr>
<tr class="separator:a972e8b4d66e145e925ad444902df2eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a036bab13ac6021495ec6ffe810ef9622"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a036bab13ac6021495ec6ffe810ef9622">AHB3ENR</a></td></tr>
<tr class="memdesc:a036bab13ac6021495ec6ffe810ef9622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced High Performance Bus 3 Enable Register offset: 0x20  <a href="struct_r_c_c___type_def.html#a036bab13ac6021495ec6ffe810ef9622">更多...</a><br /></td></tr>
<tr class="separator:a036bab13ac6021495ec6ffe810ef9622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1bbbb0fff77e656b947d48ce0848601"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ac1bbbb0fff77e656b947d48ce0848601">AHB2ENR</a></td></tr>
<tr class="memdesc:ac1bbbb0fff77e656b947d48ce0848601"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced High Performance Bus 2 Enable Register offset: 0x24  <a href="struct_r_c_c___type_def.html#ac1bbbb0fff77e656b947d48ce0848601">更多...</a><br /></td></tr>
<tr class="separator:ac1bbbb0fff77e656b947d48ce0848601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8f110132eba5a0d519f7b091e1e751"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac055ebf5694748b3c25b6668114a41db"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_r_c_c___type_def.html#a0e23ea1dc74d4175bcfb2ea72ea559cf">AHBENR</a></td></tr>
<tr class="memdesc:ac055ebf5694748b3c25b6668114a41db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced High Performance Bus 1 Enable Register offset: 0x28  <a href="struct_r_c_c___type_def.html#a0e23ea1dc74d4175bcfb2ea72ea559cf">更多...</a><br /></td></tr>
<tr class="separator:ac055ebf5694748b3c25b6668114a41db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9dac18c42148e9f2e6e6d15be06ca1c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;&#160;&#160;<a class="el" href="struct_r_c_c___type_def.html#a7ed885e582dd3c37c11ab225beb5d1fd">AHB1ENR</a></td></tr>
<tr class="separator:aa9dac18c42148e9f2e6e6d15be06ca1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8f110132eba5a0d519f7b091e1e751"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9c8f110132eba5a0d519f7b091e1e751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1c9e6c6cb134a4e31912a688ba2e334"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ac1c9e6c6cb134a4e31912a688ba2e334">APB2ENR</a></td></tr>
<tr class="memdesc:ac1c9e6c6cb134a4e31912a688ba2e334"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Peripheral Bus 2 Enable Register offset: 0x2C  <a href="struct_r_c_c___type_def.html#ac1c9e6c6cb134a4e31912a688ba2e334">更多...</a><br /></td></tr>
<tr class="separator:ac1c9e6c6cb134a4e31912a688ba2e334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb027fcaed1e4cd4f52eb8b7ded5ba1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#abb027fcaed1e4cd4f52eb8b7ded5ba1c">APB1ENR</a></td></tr>
<tr class="memdesc:abb027fcaed1e4cd4f52eb8b7ded5ba1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Peripheral Bus 1 Enable Register offset: 0x30  <a href="struct_r_c_c___type_def.html#abb027fcaed1e4cd4f52eb8b7ded5ba1c">更多...</a><br /></td></tr>
<tr class="separator:abb027fcaed1e4cd4f52eb8b7ded5ba1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71cbe86824c41bc40c20bbdb5df0f85a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a71cbe86824c41bc40c20bbdb5df0f85a">BDCR</a></td></tr>
<tr class="memdesc:a71cbe86824c41bc40c20bbdb5df0f85a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Backup Domain Control Register offset: 0x34  <a href="struct_r_c_c___type_def.html#a71cbe86824c41bc40c20bbdb5df0f85a">更多...</a><br /></td></tr>
<tr class="separator:a71cbe86824c41bc40c20bbdb5df0f85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2e12c8deffa12eee48e09fd3521cc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#afb2e12c8deffa12eee48e09fd3521cc8">CSR</a></td></tr>
<tr class="memdesc:afb2e12c8deffa12eee48e09fd3521cc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Status Register offset: 0x38  <a href="struct_r_c_c___type_def.html#afb2e12c8deffa12eee48e09fd3521cc8">更多...</a><br /></td></tr>
<tr class="separator:afb2e12c8deffa12eee48e09fd3521cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab90e027e6cfe2a1fd12c20dcf04b93d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ab90e027e6cfe2a1fd12c20dcf04b93d3">SYSCFGR</a></td></tr>
<tr class="memdesc:ab90e027e6cfe2a1fd12c20dcf04b93d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Configuration Register offset: 0x3C  <a href="struct_r_c_c___type_def.html#ab90e027e6cfe2a1fd12c20dcf04b93d3">更多...</a><br /></td></tr>
<tr class="separator:ab90e027e6cfe2a1fd12c20dcf04b93d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ccb44dd0c80c99ee8c2fe759c26f0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a01ccb44dd0c80c99ee8c2fe759c26f0d">CFGR2</a></td></tr>
<tr class="memdesc:a01ccb44dd0c80c99ee8c2fe759c26f0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Configuration Register offset: 0x40  <a href="struct_r_c_c___type_def.html#a01ccb44dd0c80c99ee8c2fe759c26f0d">更多...</a><br /></td></tr>
<tr class="separator:a01ccb44dd0c80c99ee8c2fe759c26f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4604c0c4df24409485933cb3452285df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a4604c0c4df24409485933cb3452285df">ICSCR</a></td></tr>
<tr class="memdesc:a4604c0c4df24409485933cb3452285df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal clock source calibration register offset: 0x44  <a href="struct_r_c_c___type_def.html#a4604c0c4df24409485933cb3452285df">更多...</a><br /></td></tr>
<tr class="separator:a4604c0c4df24409485933cb3452285df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6408f91c8efc075e7b5c203b2d52678c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a6408f91c8efc075e7b5c203b2d52678c">PLLCFGR</a></td></tr>
<tr class="memdesc:a6408f91c8efc075e7b5c203b2d52678c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL configures registers offset: 0x48  <a href="struct_r_c_c___type_def.html#a6408f91c8efc075e7b5c203b2d52678c">更多...</a><br /></td></tr>
<tr class="separator:a6408f91c8efc075e7b5c203b2d52678c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a07bcd3fd5008200c47c34714a364b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ac2a07bcd3fd5008200c47c34714a364b">Reserved1</a> [13]</td></tr>
<tr class="memdesc:ac2a07bcd3fd5008200c47c34714a364b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved space  <a href="struct_r_c_c___type_def.html#ac2a07bcd3fd5008200c47c34714a364b">更多...</a><br /></td></tr>
<tr class="separator:ac2a07bcd3fd5008200c47c34714a364b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0560ef1adc22cdf37e4d72556b616ced"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a0560ef1adc22cdf37e4d72556b616ced">HSIDLY</a></td></tr>
<tr class="memdesc:a0560ef1adc22cdf37e4d72556b616ced"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI delay register offset: 0x80  <a href="struct_r_c_c___type_def.html#a0560ef1adc22cdf37e4d72556b616ced">更多...</a><br /></td></tr>
<tr class="separator:a0560ef1adc22cdf37e4d72556b616ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3bb006eeabe3890a86303c33997f177"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ae3bb006eeabe3890a86303c33997f177">HSEDLY</a></td></tr>
<tr class="memdesc:ae3bb006eeabe3890a86303c33997f177"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSE delay register offset: 0x84  <a href="struct_r_c_c___type_def.html#ae3bb006eeabe3890a86303c33997f177">更多...</a><br /></td></tr>
<tr class="separator:ae3bb006eeabe3890a86303c33997f177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2acab856d406f445daffb510fc61c297"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a2acab856d406f445daffb510fc61c297">PLLDLY</a></td></tr>
<tr class="memdesc:a2acab856d406f445daffb510fc61c297"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL delay register offset: 0x88  <a href="struct_r_c_c___type_def.html#a2acab856d406f445daffb510fc61c297">更多...</a><br /></td></tr>
<tr class="separator:a2acab856d406f445daffb510fc61c297"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">详细描述</h2>
<div class="textblock"><p >RCC Register Structure Definition </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00056">56</a> 行定义.</p>
</div><h2 class="groupheader">类成员变量说明</h2>
<a id="a9c8f110132eba5a0d519f7b091e1e751" name="a9c8f110132eba5a0d519f7b091e1e751"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c8f110132eba5a0d519f7b091e1e751">&#9670;&#160;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union  { ... }  RCC_TypeDef::@199</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ed885e582dd3c37c11ab225beb5d1fd" name="a7ed885e582dd3c37c11ab225beb5d1fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ed885e582dd3c37c11ab225beb5d1fd">&#9670;&#160;</a></span>AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::AHB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00069">69</a> 行定义.</p>

</div>
</div>
<a id="ac1bbbb0fff77e656b947d48ce0848601" name="ac1bbbb0fff77e656b947d48ce0848601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1bbbb0fff77e656b947d48ce0848601">&#9670;&#160;</a></span>AHB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::AHB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Advanced High Performance Bus 2 Enable Register offset: 0x24 </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00066">66</a> 行定义.</p>

</div>
</div>
<a id="aca7ecbd38c69641c8050fb8894d3f690" name="aca7ecbd38c69641c8050fb8894d3f690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca7ecbd38c69641c8050fb8894d3f690">&#9670;&#160;</a></span>AHB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::AHB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Advanced High Performance Bus 2 Reset Register offset: 0x10 </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00061">61</a> 行定义.</p>

</div>
</div>
<a id="a036bab13ac6021495ec6ffe810ef9622" name="a036bab13ac6021495ec6ffe810ef9622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a036bab13ac6021495ec6ffe810ef9622">&#9670;&#160;</a></span>AHB3ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::AHB3ENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Advanced High Performance Bus 3 Enable Register offset: 0x20 </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00065">65</a> 行定义.</p>

</div>
</div>
<a id="a967d665dc30ba7e23d0c4cae5281b795" name="a967d665dc30ba7e23d0c4cae5281b795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a967d665dc30ba7e23d0c4cae5281b795">&#9670;&#160;</a></span>AHB3RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::AHB3RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Advanced High Performance Bus 3 Reset Register offset: 0x0C </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00060">60</a> 行定义.</p>

</div>
</div>
<a id="a0e23ea1dc74d4175bcfb2ea72ea559cf" name="a0e23ea1dc74d4175bcfb2ea72ea559cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e23ea1dc74d4175bcfb2ea72ea559cf">&#9670;&#160;</a></span>AHBENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::AHBENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Advanced High Performance Bus 1 Enable Register offset: 0x28 </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00068">68</a> 行定义.</p>

</div>
</div>
<a id="a4aa565414cbb4cc61f42c6540d8d9e4b" name="a4aa565414cbb4cc61f42c6540d8d9e4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aa565414cbb4cc61f42c6540d8d9e4b">&#9670;&#160;</a></span>AHBRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::AHBRSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Advanced High Performance Bus 1 Reset Register offset: 0x14 </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00062">62</a> 行定义.</p>

</div>
</div>
<a id="abb027fcaed1e4cd4f52eb8b7ded5ba1c" name="abb027fcaed1e4cd4f52eb8b7ded5ba1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb027fcaed1e4cd4f52eb8b7ded5ba1c">&#9670;&#160;</a></span>APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::APB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Advanced Peripheral Bus 1 Enable Register offset: 0x30 </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00073">73</a> 行定义.</p>

</div>
</div>
<a id="a972e8b4d66e145e925ad444902df2eeb" name="a972e8b4d66e145e925ad444902df2eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a972e8b4d66e145e925ad444902df2eeb">&#9670;&#160;</a></span>APB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::APB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Advanced Peripheral Bus 1 Reset Register offset: 0x1C </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00064">64</a> 行定义.</p>

</div>
</div>
<a id="ac1c9e6c6cb134a4e31912a688ba2e334" name="ac1c9e6c6cb134a4e31912a688ba2e334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1c9e6c6cb134a4e31912a688ba2e334">&#9670;&#160;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Advanced Peripheral Bus 2 Enable Register offset: 0x2C </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00072">72</a> 行定义.</p>

</div>
</div>
<a id="afc8822cf3c18e588789f6710d14b95e1" name="afc8822cf3c18e588789f6710d14b95e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc8822cf3c18e588789f6710d14b95e1">&#9670;&#160;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Advanced Peripheral Bus 2 Reset Register offset: 0x18 </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00063">63</a> 行定义.</p>

</div>
</div>
<a id="a71cbe86824c41bc40c20bbdb5df0f85a" name="a71cbe86824c41bc40c20bbdb5df0f85a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71cbe86824c41bc40c20bbdb5df0f85a">&#9670;&#160;</a></span>BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::BDCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Backup Domain Control Register offset: 0x34 </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00076">76</a> 行定义.</p>

</div>
</div>
<a id="a0e0039d00dcd0d6d43d08e052033cda2" name="a0e0039d00dcd0d6d43d08e052033cda2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e0039d00dcd0d6d43d08e052033cda2">&#9670;&#160;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration Register offset: 0x04 </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00058">58</a> 行定义.</p>

</div>
</div>
<a id="a01ccb44dd0c80c99ee8c2fe759c26f0d" name="a01ccb44dd0c80c99ee8c2fe759c26f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01ccb44dd0c80c99ee8c2fe759c26f0d">&#9670;&#160;</a></span>CFGR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::CFGR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Configuration Register offset: 0x40 </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00079">79</a> 行定义.</p>

</div>
</div>
<a id="aa5979dfc45c9131b4b50a5a560beb1cd" name="aa5979dfc45c9131b4b50a5a560beb1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5979dfc45c9131b4b50a5a560beb1cd">&#9670;&#160;</a></span>CIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::CIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Interrupt Register offset: 0x08 </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00059">59</a> 行定义.</p>

</div>
</div>
<a id="ac9fcbf5f174ae0e2b07361baadd07462" name="ac9fcbf5f174ae0e2b07361baadd07462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9fcbf5f174ae0e2b07361baadd07462">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control Register offset: 0x00 </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00057">57</a> 行定义.</p>

</div>
</div>
<a id="afb2e12c8deffa12eee48e09fd3521cc8" name="afb2e12c8deffa12eee48e09fd3521cc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb2e12c8deffa12eee48e09fd3521cc8">&#9670;&#160;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control Status Register offset: 0x38 </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00077">77</a> 行定义.</p>

</div>
</div>
<a id="ae3bb006eeabe3890a86303c33997f177" name="ae3bb006eeabe3890a86303c33997f177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3bb006eeabe3890a86303c33997f177">&#9670;&#160;</a></span>HSEDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::HSEDLY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSE delay register offset: 0x84 </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00084">84</a> 行定义.</p>

</div>
</div>
<a id="a0560ef1adc22cdf37e4d72556b616ced" name="a0560ef1adc22cdf37e4d72556b616ced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0560ef1adc22cdf37e4d72556b616ced">&#9670;&#160;</a></span>HSIDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::HSIDLY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HSI delay register offset: 0x80 </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00083">83</a> 行定义.</p>

</div>
</div>
<a id="a4604c0c4df24409485933cb3452285df" name="a4604c0c4df24409485933cb3452285df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4604c0c4df24409485933cb3452285df">&#9670;&#160;</a></span>ICSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::ICSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal clock source calibration register offset: 0x44 </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00080">80</a> 行定义.</p>

</div>
</div>
<a id="a6408f91c8efc075e7b5c203b2d52678c" name="a6408f91c8efc075e7b5c203b2d52678c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6408f91c8efc075e7b5c203b2d52678c">&#9670;&#160;</a></span>PLLCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::PLLCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL configures registers offset: 0x48 </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00081">81</a> 行定义.</p>

</div>
</div>
<a id="a2acab856d406f445daffb510fc61c297" name="a2acab856d406f445daffb510fc61c297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2acab856d406f445daffb510fc61c297">&#9670;&#160;</a></span>PLLDLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::PLLDLY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL delay register offset: 0x88 </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00085">85</a> 行定义.</p>

</div>
</div>
<a id="ac2a07bcd3fd5008200c47c34714a364b" name="ac2a07bcd3fd5008200c47c34714a364b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2a07bcd3fd5008200c47c34714a364b">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::Reserved1[13]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved space </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00082">82</a> 行定义.</p>

</div>
</div>
<a id="ab90e027e6cfe2a1fd12c20dcf04b93d3" name="ab90e027e6cfe2a1fd12c20dcf04b93d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab90e027e6cfe2a1fd12c20dcf04b93d3">&#9670;&#160;</a></span>SYSCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a> RCC_TypeDef::SYSCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Configuration Register offset: 0x3C </p>

<p class="definition">在文件 <a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a> 第 <a class="el" href="reg__rcc_8h_source.html#l00078">78</a> 行定义.</p>

</div>
</div>
<hr/>该结构体的文档由以下文件生成:<ul>
<li>C:/Users/XerolySkinner/Desktop/MM_Device/MM32F327x/Include/<a class="el" href="reg__rcc_8h_source.html">reg_rcc.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
