// SPDX-License-Identifier: (GPL-2.0 OR MIT)

/dts-v1/;
#include "mt7981.dtsi"

/ {
	model = "TP-Link EAP653 UR v1";
	compatible = "tplink,eap653ur-v1", "mediatek,mt7981";

	aliases {
		led-boot = &led_sys;
		led-failsafe = &led_sys;
		led-running = &led_sys;
		led-upgrade = &led_sys;
		serial0 = &uart0;
	};

	chosen {
		stdout-path = "serial0:115200n8";
		bootargs-append = " ubi.mtd=ubi root=/dev/ubiblock0_1";
	};

	memory {
		reg = <0 0x40000000 0 0x40000000>;
	};

	gpio-keys {
		compatible = "gpio-keys";

		reset {
			label = "reset";
			linux,code = <KEY_RESTART>;
			gpios = <&pio 1 GPIO_ACTIVE_LOW>; //TODO
		};
	};

	gpio-leds {
		compatible = "gpio-leds";

		led_sys: led-0 {
			color = <LED_COLOR_ID_BLUE>;
			function = LED_FUNCTION_STATUS;
			gpios = <&pio 35 GPIO_ACTIVE_HIGH>; //TODO
		};

	};

};

&eth {
	status = "okay";

	gmac1: mac@1 {
		compatible = "mediatek,eth-mac";
		reg = <1>;
		phy-mode = "gmii";
		phy-handle = <&int_gbe_phy>;
		nvmem-cells = <&macaddr_factory_4 0>;
		nvmem-cell-names = "mac-address";
	};
};

&crypto {
	status = "okay";
};

&pio {
	spi0_flash_pins: spi0-pins {
		mux {
			function = "spi";
			groups = "spi0", "spi0_wp_hold";
		};

		conf-pu {
			pins = "SPI0_CS", "SPI0_HOLD", "SPI0_WP";
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_11>;
		};

		conf-pd {
			pins = "SPI0_CLK", "SPI0_MOSI", "SPI0_MISO";
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_11>;
		};
	};

	spi1_flash_pins: spi1-pins {
		mux {
			function = "spi";
			groups = "spi1_1";
		};

		conf-pu {
			pins = "SPI1_CS";
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_11>;
		};

		conf-pd {
			pins = "SPI1_CLK", "SPI1_MOSI", "SPI1_MISO";
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_11>;
		};
	};

	spi2_flash_pins: spi2-pins {
		mux {
			function = "spi";
			groups = "spi2";
		};

		conf-pu {
			pins = "SPI2_CS", "SPI2_WP";
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_11>;
		};

		conf-pd {
			pins = "SPI2_CLK", "SPI2_MOSI", "SPI2_MISO";
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_11>;
		};
	};

	i2c_pins: i2c-pins {
		mux {
			function = "i2c";
			groups = "i2c0_0";
		};
	};

	pwm_pins: pwm-pins {
		mux {
			function = "pwm";
			groups = "pwm0_0", "pwm1_1";
		};
	};

	pcie_pins: pcie-pins {
		mux {
			function = "pcie";
			groups = "pcie_pereset";
		};
	};
	
};

&spi0 {
	pinctrl-names = "default";
	pinctrl-0 = <&spi0_flash_pins>;
	status = "okay";

	flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "spi-nand";
		reg = <0>;
		spi-max-frequency = <52000000>;

		spi-rx-bus-width = <4>;
		spi-tx-bus-width = <4>;

		mediatek,nmbm;
		mediatek,bmt-max-ratio = <1>;
		mediatek,bmt-max-reserved-blocks = <64>;


		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "bl2";
				reg = <0x0 0x100000>;
				read-only;
			};

			partition@100000 {
				label = "boot-config";
				reg = <0x100000 0x100000>;
				read-only;
			};

			partition@200000 {
				reg = <0x200000 0x100000>;
				label = "boot-config1";
				read-only;
	    		};

			partition@300000 {
				reg = <0x300000 0x100000>;
				label = "u-boot-env";
			};

			partition@400000 {
				reg = <0x400000 0x200000>;
				label = "FIP0";
				read-only;
			};

			partition@600000 {
				reg = <0x600000 0x200000>;
				label = "FIP1";
				read-only;
			};

			partition@800000 {
				reg = <0x800000 0x100000>;
				label = "oops";
			};

			partition@900000 {
				reg = <0x900000 0x2680000>;
				label = "ubi";
			};

			partition@2f80000 {
				reg = <0x2f80000 0x2680000>;
				label = "ubi1";
				read-only;
			};

			partition@5600000 {
				reg = <0x5600000 0x800000>;
				label = "ubi_factory_data";
				read-only;
				nvmem-layout {
					compatible = "fixed-layout";
					#address-cells = <1>;
					#size-cells = <1>;
					
					macaddr_factory_4: macaddr@4 {
						compatible = "default-mac";
						reg = <0x4 0x6>;
						#nvmem-cell-cells = <1>;
					};
				};
			};

			partition@5e00000 {
				reg = <0x5e00000 0x800000>;
				label = "runtime_data";
				read-only;
			};

			partition@6a00000 {
				reg = <0x6a00000 0x800000>;
				label = "backup_data";
				read-only;
			};

			partition@7200000 {
				reg = <0x7200000 0x600000>;
				label = "backup_backup";
				read-only;
			};

		};
	};
};

&uart0 {
	status = "okay";
};

&watchdog {
	status = "okay";
};

&wifi {
	status = "okay";
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pcie_pins>;
	status = "okay";
};
