Release 14.2 - xst P.28xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: top_vdu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_vdu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_vdu"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : top_vdu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/charram.v" in library work
Compiling verilog file "ipcore_dir/charcore.v" in library work
Module <charram> compiled
Compiling verilog file "ipcore_dir/attrram.v" in library work
Module <charcore> compiled
Compiling verilog file "../vdu.v" in library work
Module <attrram> compiled
Compiling verilog file "../test_vdu.v" in library work
Module <vdu> compiled
Module <top_vdu> compiled
Module <play_vdu> compiled
No errors in compilation
Analysis of file <"top_vdu.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_vdu> in library <work> with parameters.
	v0 = "0001"
	v1 = "0010"
	v2 = "0100"
	v3 = "1000"

Analyzing hierarchy for module <vdu> in library <work> with parameters.
	HOR_DISP_CHR = "00000000000000000000000001010000"
	HOR_DISP_END = "1001111111"
	HOR_SCAN_END = "1100011111"
	HOR_SYNC_BEG = "1010001111"
	HOR_SYNC_END = "1011101111"
	HOR_VIDEO_OFF = "1010000111"
	HOR_VIDEO_ON = "0000000111"
	VER_DISP_CHR = "11001"
	VER_DISP_END = "0110010000"
	VER_SCAN_END = "0111000000"
	VER_SYNC_BEG = "0110011011"
	VER_SYNC_END = "0110011101"

Analyzing hierarchy for module <play_vdu> in library <work> with parameters.
	testchar = "11011011"
	v0 = "00000000"
	v1 = "00000001"
	v2 = "00000010"
	v3 = "00000011"
	v4 = "00000100"
	v5 = "00000101"
	v6 = "00000110"
	v7 = "00000111"
	v8 = "00001000"
	v9 = "00001001"
	va = "00001010"
	vb = "00001011"
	vc = "00001100"
	vd = "00001101"
	ve = "00001110"
	vf = "00001111"
	vg = "00010000"
	vh = "00010001"
	vi = "00010010"
	vj = "00010011"
	vk = "00010100"
	vl = "00010101"
	vm = "00010110"
	vn = "00010111"
	vo = "00011000"
	vp = "00011001"
	vq = "00011010"
	vr = "00011011"
	vs = "00011100"
	vt = "00011101"
	vu = "00011110"
	vv = "00011111"
	vw = "00100000"
	vx = "00100001"
	vy = "00100010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_vdu>.
	v0 = 4'b0001
	v1 = 4'b0010
	v2 = 4'b0100
	v3 = 4'b1000
Module <top_vdu> is correct for synthesis.
 
Analyzing module <vdu> in library <work>.
	HOR_DISP_CHR = 32'sb00000000000000000000000001010000
	HOR_DISP_END = 10'b1001111111
	HOR_SCAN_END = 10'b1100011111
	HOR_SYNC_BEG = 10'b1010001111
	HOR_SYNC_END = 10'b1011101111
	HOR_VIDEO_OFF = 10'b1010000111
	HOR_VIDEO_ON = 10'b0000000111
	VER_DISP_CHR = 5'b11001
	VER_DISP_END = 10'b0110010000
	VER_SCAN_END = 10'b0111000000
	VER_SYNC_BEG = 10'b0110011011
	VER_SYNC_END = 10'b0110011101
WARNING:Xst:2211 - "ipcore_dir/charcore.v" line 153: Instantiating black box module <charcore>.
WARNING:Xst:2211 - "ipcore_dir/charram.v" line 161: Instantiating black box module <charram>.
WARNING:Xst:2211 - "ipcore_dir/attrram.v" line 170: Instantiating black box module <attrram>.
Module <vdu> is correct for synthesis.
 
Analyzing module <play_vdu> in library <work>.
	testchar = 8'b11011011
	v0 = 8'b00000000
	v1 = 8'b00000001
	v2 = 8'b00000010
	v3 = 8'b00000011
	v4 = 8'b00000100
	v5 = 8'b00000101
	v6 = 8'b00000110
	v7 = 8'b00000111
	v8 = 8'b00001000
	v9 = 8'b00001001
	va = 8'b00001010
	vb = 8'b00001011
	vc = 8'b00001100
	vd = 8'b00001101
	ve = 8'b00001110
	vf = 8'b00001111
	vg = 8'b00010000
	vh = 8'b00010001
	vi = 8'b00010010
	vj = 8'b00010011
	vk = 8'b00010100
	vl = 8'b00010101
	vm = 8'b00010110
	vn = 8'b00010111
	vo = 8'b00011000
	vp = 8'b00011001
	vq = 8'b00011010
	vr = 8'b00011011
	vs = 8'b00011100
	vt = 8'b00011101
	vu = 8'b00011110
	vv = 8'b00011111
	vw = 8'b00100000
	vx = 8'b00100001
	vy = 8'b00100010
Module <play_vdu> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <vga0_we> in unit <vdu> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <play_vdu>.
    Related source file is "../test_vdu.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 35                                             |
    | Transitions        | 45                                             |
    | Inputs             | 7                                              |
    | Outputs            | 40                                             |
    | Clock              | vga_clk                   (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Power Up State     | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit register for signal <address>.
    Found 8-bit tristate buffer for signal <data>.
    Found 16-bit register for signal <charout>.
    Found 20-bit adder for signal <nextaddress$share0000> created at line 242.
    Found 16-bit adder for signal <nextchar$addsub0000> created at line 401.
    Found 20-bit comparator greatequal for signal <state$cmp_ge0000> created at line 393.
    Found 8-bit comparator not equal for signal <state$cmp_ne0001> created at line 371.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  36 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Tristate(s).
Unit <play_vdu> synthesized.


Synthesizing Unit <vdu>.
    Related source file is "../vdu.v".
WARNING:Xst:1780 - Signal <write> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vga5_rw> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <stb> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <status_reg1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <out_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <buff_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <buff_data_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <attr_we> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <attr_data_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <vga_blue_o>.
    Found 8-bit tristate buffer for signal <d>.
    Found 1-bit register for signal <vert_sync>.
    Found 2-bit register for signal <vga_red_o>.
    Found 1-bit register for signal <horiz_sync>.
    Found 2-bit register for signal <vga_green_o>.
    Found 11-bit register for signal <attr0_addr>.
    Found 11-bit register for signal <attr_addr>.
    Found 23-bit up counter for signal <blink_count>.
    Found 11-bit register for signal <buff0_addr>.
    Found 11-bit register for signal <buff_addr>.
    Found 7-bit register for signal <col1_addr>.
    Found 7-bit register for signal <col_addr>.
    Found 1-bit register for signal <cursor_on>.
    Found 1-bit register for signal <cursor_on_h>.
    Found 7-bit comparator equal for signal <cursor_on_h$cmp_eq0000> created at line 326.
    Found 1-bit register for signal <cursor_on_v>.
    Found 5-bit comparator equal for signal <cursor_on_v$cmp_eq0000> created at line 327.
    Found 4-bit comparator greatequal for signal <cursor_on_v$cmp_ge0000> created at line 327.
    Found 4-bit comparator lessequal for signal <cursor_on_v$cmp_le0000> created at line 327.
    Found 8-bit register for signal <dataout>.
    Found 1-bit xor2 for signal <fg_or_bg>.
    Found 10-bit up counter for signal <h_count>.
    Found 7-bit register for signal <hor_addr>.
    Found 1-bit register for signal <intense>.
    Found 20-bit comparator greatequal for signal <io_range$cmp_ge0000> created at line 203.
    Found 20-bit comparator lessequal for signal <io_range$cmp_le0000> created at line 203.
    Found 20-bit comparator greatequal for signal <mem_range$cmp_ge0000> created at line 204.
    Found 20-bit comparator less for signal <mem_range$cmp_lt0000> created at line 204.
    Found 4-bit register for signal <reg_adr>.
    Found 4-bit register for signal <reg_cur_end>.
    Found 4-bit register for signal <reg_cur_start>.
    Found 7-bit register for signal <reg_hcursor>.
    Found 5-bit register for signal <reg_vcursor>.
    Found 5-bit register for signal <row1_addr>.
    Found 5-bit subtractor for signal <row1_addr$addsub0000> created at line 374.
    Found 5-bit comparator less for signal <row1_addr$cmp_lt0000> created at line 374.
    Found 5-bit register for signal <row_addr>.
    Found 10-bit up counter for signal <v_count>.
    Found 7-bit register for signal <ver_addr>.
    Found 7-bit adder for signal <ver_addr$add0000> created at line 380.
    Found 1-bit register for signal <vga0_rw>.
    Found 1-bit register for signal <vga1_rw>.
    Found 1-bit register for signal <vga2_rw>.
    Found 11-bit adder for signal <vga_addr>.
    Found 3-bit register for signal <vga_bg_colour>.
    Found 3-bit register for signal <vga_fg_colour>.
    Found 8-bit register for signal <vga_shift>.
    Found 1-bit register for signal <video_on>.
    Found 1-bit register for signal <video_on_h>.
    Found 1-bit register for signal <video_on_v>.
    Summary:
	inferred   3 Counter(s).
	inferred 146 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred   8 Tristate(s).
Unit <vdu> synthesized.


Synthesizing Unit <top_vdu>.
    Related source file is "../test_vdu.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Power Up State     | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <top_vdu> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 11-bit adder                                          : 1
 20-bit adder                                          : 1
 5-bit subtractor                                      : 1
 7-bit adder                                           : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 23-bit up counter                                     : 1
# Registers                                            : 35
 1-bit register                                        : 12
 11-bit register                                       : 4
 2-bit register                                        : 3
 20-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 3
 5-bit register                                        : 3
 7-bit register                                        : 5
 8-bit register                                        : 2
# Comparators                                          : 11
 20-bit comparator greatequal                          : 3
 20-bit comparator less                                : 1
 20-bit comparator lessequal                           : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator equal                                : 1
 5-bit comparator less                                 : 1
 7-bit comparator equal                                : 1
 8-bit comparator not equal                            : 1
# Tristates                                            : 2
 8-bit tristate buffer                                 : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0001  | 0001
 0010  | 0010
 0100  | 0100
 1000  | 1000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <pvd/state/FSM> on signal <state[1:35]> with one-hot encoding.
-------------------------------------------------
 State    | Encoding
-------------------------------------------------
 00000000 | 00000000000000000000000000000000001
 00000001 | 00000000000000000000000000000000010
 00000010 | 00000000000000000000000000000000100
 00000011 | 00000000000000000000000000000001000
 00000100 | 00000000000000000000000000000010000
 00000101 | 00000000000000000000000000001000000
 00000110 | 00000000000000000000000000010000000
 00000111 | 00000000000000000000000000100000000
 00001000 | 00000000000000000000000001000000000
 00001001 | 00000000000000000000000010000000000
 00001010 | 00000000000000000000000100000000000
 00001011 | 00000000000000000000001000000000000
 00001100 | 00000000000000000000000000000100000
 00001101 | 00000000000000000000010000000000000
 00001110 | 00000000000000000000100000000000000
 00001111 | 00000000000000000001000000000000000
 00010000 | 00000000000000000010000000000000000
 00010001 | 00000000000000000100000000000000000
 00010010 | 00000000000000001000000000000000000
 00010011 | 00000000000000010000000000000000000
 00010100 | 00000000000000100000000000000000000
 00010101 | 00000000000001000000000000000000000
 00010110 | 00000000000010000000000000000000000
 00010111 | 00000000000100000000000000000000000
 00011000 | 00000000001000000000000000000000000
 00011001 | 00000000010000000000000000000000000
 00011010 | 00000000100000000000000000000000000
 00011011 | 00000001000000000000000000000000000
 00011100 | 00000010000000000000000000000000000
 00011101 | 00000100000000000000000000000000000
 00011110 | 00001000000000000000000000000000000
 00011111 | 00010000000000000000000000000000000
 00100000 | 00100000000000000000000000000000000
 00100001 | 01000000000000000000000000000000000
 00100010 | 10000000000000000000000000000000000
-------------------------------------------------
Reading core <ipcore_dir/charcore.ngc>.
Reading core <ipcore_dir/charram.ngc>.
Reading core <ipcore_dir/attrram.ngc>.
Loading core <charcore> for timing and area information for instance <char_rom>.
Loading core <charram> for timing and area information for instance <ram_2k_char>.
Loading core <attrram> for timing and area information for instance <ram_2k_attr>.
INFO:Xst:2261 - The FF/Latch <vga_red_o_0> in Unit <vga> is equivalent to the following FF/Latch, which will be removed : <vga_blue_o_0> 
WARNING:Xst:1710 - FF/Latch <dataout_7> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 4
 11-bit adder                                          : 1
 20-bit adder                                          : 1
 5-bit subtractor                                      : 1
 7-bit adder                                           : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 23-bit up counter                                     : 1
# Registers                                            : 166
 Flip-Flops                                            : 166
# Comparators                                          : 11
 20-bit comparator greatequal                          : 3
 20-bit comparator less                                : 1
 20-bit comparator lessequal                           : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator equal                                : 1
 5-bit comparator less                                 : 1
 7-bit comparator equal                                : 1
 8-bit comparator not equal                            : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <dataout_7> (without init value) has a constant value of 0 in block <vdu>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <vga_blue_o_0> in Unit <vdu> is equivalent to the following FF/Latch, which will be removed : <vga_red_o_0> 
WARNING:Xst:2042 - Unit vdu: 8 internal tristates are replaced by logic (pull-up yes): d<0>, d<1>, d<2>, d<3>, d<4>, d<5>, d<6>, d<7>.
WARNING:Xst:2042 - Unit play_vdu: 8 internal tristates are replaced by logic (pull-up yes): data<0>, data<1>, data<2>, data<3>, data<4>, data<5>, data<6>, data<7>.

Optimizing unit <top_vdu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_vdu, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 246
 Flip-Flops                                            : 246

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_vdu.ngr
Top Level Output File Name         : top_vdu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 438
#      GND                         : 4
#      INV                         : 5
#      LUT1                        : 59
#      LUT2                        : 18
#      LUT3                        : 45
#      LUT4                        : 34
#      LUT5                        : 51
#      LUT6                        : 96
#      MUXCY                       : 59
#      VCC                         : 4
#      XORCY                       : 63
# FlipFlops/Latches                : 246
#      FD                          : 8
#      FDE                         : 1
#      FDR                         : 141
#      FDRE                        : 66
#      FDRS                        : 1
#      FDS                         : 19
#      FDSE                        : 10
# RAMS                             : 3
#      RAMB18                      : 2
#      RAMB36_EXP                  : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 2
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             246  out of  69120     0%  
 Number of Slice LUTs:                  308  out of  69120     0%  
    Number used as Logic:               308  out of  69120     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    410
   Number with an unused Flip Flop:     164  out of    410    40%  
   Number with an unused LUT:           102  out of    410    24%  
   Number of fully used LUT-FF pairs:   144  out of    410    35%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    640     3%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    148     1%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                   | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
USER_CLK                           | BUFGP                                                                                                                                   | 4     |
HDR1_18_OBUF1(vga_clk1:O)          | BUFG(*)(pvd/state_FSM_FFd25)                                                                                                            | 245   |
vga/ram_2k_attr/N1                 | NONE(vga/ram_2k_attr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)| 1     |
vga/ram_2k_char/N1                 | NONE(vga/ram_2k_char/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)| 1     |
vga/char_rom/N1                    | NONE(vga/char_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)   | 1     |
-----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                         | Buffer(FF name)                                                                                                                      | Load  |
---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+
vga/char_rom/N1(vga/char_rom/XST_GND:G)| NONE(vga/char_rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 8     |
---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.838ns (Maximum Frequency: 171.292MHz)
   Minimum input arrival time before clock: 3.690ns
   Maximum output required time after clock: 3.934ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_CLK'
  Clock period: 0.812ns (frequency: 1231.527MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               0.812ns (Levels of Logic = 0)
  Source:            state_FSM_FFd4 (FF)
  Destination:       state_FSM_FFd3 (FF)
  Source Clock:      USER_CLK rising
  Destination Clock: USER_CLK rising

  Data Path: state_FSM_FFd4 to state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.471   0.341  state_FSM_FFd4 (state_FSM_FFd4)
     FDR:D                    -0.018          state_FSM_FFd3
    ----------------------------------------
    Total                      0.812ns (0.471ns logic, 0.341ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'HDR1_18_OBUF1'
  Clock period: 5.838ns (frequency: 171.292MHz)
  Total number of paths / destination ports: 17990 / 418
-------------------------------------------------------------------------
Delay:               5.838ns (Levels of Logic = 8)
  Source:            pvd/address_4 (FF)
  Destination:       pvd/state_FSM_FFd30 (FF)
  Source Clock:      HDR1_18_OBUF1 rising
  Destination Clock: HDR1_18_OBUF1 rising

  Data Path: pvd/address_4 to pvd/state_FSM_FFd30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             12   0.471   1.129  pvd/address_4 (pvd/address_4)
     LUT6:I0->O            1   0.094   0.480  vga/d_and000033 (vga/d_and000033)
     LUT6:I5->O            2   0.094   0.485  vga/d_and0000110_SW0 (N54)
     LUT6:I5->O           11   0.094   0.535  vga/d_and0000110 (vga/d_and0000)
     LUT5:I4->O            1   0.094   0.480  data<6>LogicTrst_SW3 (N38)
     LUT6:I5->O           13   0.094   0.546  data<6>LogicTrst (data<6>)
     LUT6:I5->O            1   0.094   0.480  pvd/state_not0001_SW1 (N47)
     LUT6:I5->O            1   0.094   0.480  pvd/state_FSM_FFd30-In18 (pvd/state_FSM_FFd30-In18)
     LUT5:I4->O            1   0.094   0.000  pvd/state_FSM_FFd30-In441 (pvd/state_FSM_FFd30-In44)
     FDRS:D                   -0.018          pvd/state_FSM_FFd30
    ----------------------------------------
    Total                      5.838ns (1.223ns logic, 4.615ns route)
                                       (20.9% logic, 79.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'USER_CLK'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.891ns (Levels of Logic = 1)
  Source:            GPIO_SW_C (PAD)
  Destination:       state_FSM_FFd4 (FF)
  Destination Clock: USER_CLK rising

  Data Path: GPIO_SW_C to state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           230   0.818   0.500  GPIO_SW_C_IBUF (GPIO_SW_C_IBUF)
     FDS:S                     0.573          state_FSM_FFd4
    ----------------------------------------
    Total                      1.891ns (1.391ns logic, 0.500ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'HDR1_18_OBUF1'
  Total number of paths / destination ports: 269 / 254
-------------------------------------------------------------------------
Offset:              3.690ns (Levels of Logic = 3)
  Source:            GPIO_SW_C (PAD)
  Destination:       pvd/address_9 (FF)
  Destination Clock: HDR1_18_OBUF1 rising

  Data Path: GPIO_SW_C to pvd/address_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           230   0.818   0.953  GPIO_SW_C_IBUF (GPIO_SW_C_IBUF)
     LUT4:I0->O            3   0.094   0.800  pvd/nextaddress<1>111 (N68)
     LUT6:I2->O            5   0.094   0.358  pvd/nextaddress<4>121 (N6)
     FDS:S                     0.573          pvd/address_9
    ----------------------------------------
    Total                      3.690ns (1.579ns logic, 2.111ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'HDR1_18_OBUF1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.286ns (Levels of Logic = 1)
  Source:            pvd/state_FSM_FFd30 (FF)
  Destination:       GPIO_LED_6 (PAD)
  Source Clock:      HDR1_18_OBUF1 rising

  Data Path: pvd/state_FSM_FFd30 to GPIO_LED_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             6   0.471   0.363  pvd/state_FSM_FFd30 (pvd/state_FSM_FFd30)
     OBUF:I->O                 2.452          GPIO_LED_6_OBUF (GPIO_LED_6)
    ----------------------------------------
    Total                      3.286ns (2.923ns logic, 0.363ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'USER_CLK'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.934ns (Levels of Logic = 2)
  Source:            state_FSM_FFd4 (FF)
  Destination:       HDR1_18 (PAD)
  Source Clock:      USER_CLK rising

  Data Path: state_FSM_FFd4 to HDR1_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.471   0.581  state_FSM_FFd4 (state_FSM_FFd4)
     LUT2:I0->O            1   0.094   0.336  vga_clk1 (HDR1_18_OBUF1)
     OBUF:I->O                 2.452          HDR1_18_OBUF (HDR1_18)
    ----------------------------------------
    Total                      3.934ns (3.017ns logic, 0.917ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.71 secs
 
--> 


Total memory usage is 668120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    5 (   0 filtered)

