---
structs:
  spi:
    instances:
      - name: SPI0
        address: '0x4003c000'
      - name: SPI1
        address: '0x40040000'
    fields:
      - name: SSPCR0
        type: uint32_t
        expected_size: 4
        expected_offset: 0
        description: (read-write) Control register 0, SSPCR0 on page 3-4
        fields:
          - name: DSS
            description: 'Data Size Select: 0000 Reserved, undefined operation. 0001
              Reserved, undefined operation. 0010 Reserved, undefined operation. 0011
              4-bit data. 0100 5-bit data. 0101 6-bit data. 0110 7-bit data. 0111
              8-bit data. 1000 9-bit data. 1001 10-bit data. 1010 11-bit data. 1011
              12-bit data. 1100 13-bit data. 1101 14-bit data. 1110 15-bit data. 1111
              16-bit data.'
            index: 0
            width: 4
            read: true
            write: true
          - name: FRF
            description: 'Frame format: 00 Motorola SPI frame format. 01 TI synchronous
              serial frame format. 10 National Microwire frame format. 11 Reserved,
              undefined operation.'
            index: 4
            width: 2
            read: true
            write: true
          - name: SPO
            description: SSPCLKOUT polarity, applicable to Motorola SPI frame format
              only. See Motorola SPI frame format on page 2-10.
            index: 6
            width: 1
            read: true
            write: true
          - name: SPH
            description: SSPCLKOUT phase, applicable to Motorola SPI frame format
              only. See Motorola SPI frame format on page 2-10.
            index: 7
            width: 1
            read: true
            write: true
          - name: SCR
            description: 'Serial clock rate. The value SCR is used to generate the
              transmit and receive bit rate of the PrimeCell SSP. The bit rate is:
              F SSPCLK CPSDVSR x (1+SCR) where CPSDVSR is an even value from 2-254,
              programmed through the SSPCPSR register and SCR is a value from 0-255.'
            index: 8
            width: 8
            read: true
            write: true
      - name: SSPCR1
        type: uint32_t
        expected_size: 4
        expected_offset: 4
        description: (read-write) Control register 1, SSPCR1 on page 3-5
        fields:
          - name: LBM
            description: 'Loop back mode: 0 Normal serial port operation enabled.
              1 Output of transmit serial shifter is connected to input of receive
              serial shifter internally.'
            index: 0
            width: 1
            read: true
            write: true
          - name: SSE
            description: 'Synchronous serial port enable: 0 SSP operation disabled.
              1 SSP operation enabled.'
            index: 1
            width: 1
            read: true
            write: true
          - name: MS
            description: 'Master or slave mode select. This bit can be modified only
              when the PrimeCell SSP is disabled, SSE=0: 0 Device configured as master,
              default. 1 Device configured as slave.'
            index: 2
            width: 1
            read: true
            write: true
          - name: SOD
            description: 'Slave-mode output disable. This bit is relevant only in
              the slave mode, MS=1. In multiple-slave systems, it is possible for
              an PrimeCell SSP master to broadcast a message to all slaves in the
              system while ensuring that only one slave drives data onto its serial
              output line. In such systems the RXD lines from multiple slaves could
              be tied together. To operate in such systems, the SOD bit can be set
              if the PrimeCell SSP slave is not supposed to drive the SSPTXD line:
              0 SSP can drive the SSPTXD output in slave mode. 1 SSP must not drive
              the SSPTXD output in slave mode.'
            index: 3
            width: 1
            read: true
            write: true
      - name: SSPDR
        type: uint32_t
        expected_size: 4
        expected_offset: 8
        description: (read-write) Data register, SSPDR on page 3-6
        fields:
          - name: DATA
            description: 'Transmit/Receive FIFO: Read Receive FIFO. Write Transmit
              FIFO. You must right-justify data when the PrimeCell SSP is programmed
              for a data size that is less than 16 bits. Unused bits at the top are
              ignored by transmit logic. The receive logic automatically right-justifies.'
            index: 0
            width: 16
            read: true
            write: true
      - name: SSPSR
        type: uint32_t
        expected_size: 4
        expected_offset: 12
        const: true
        description: (read-only) Status register, SSPSR on page 3-7
        fields:
          - name: TFE
            description: 'Transmit FIFO empty, RO: 0 Transmit FIFO is not empty. 1
              Transmit FIFO is empty.'
            index: 0
            width: 1
            read: true
            write: false
          - name: TNF
            description: 'Transmit FIFO not full, RO: 0 Transmit FIFO is full. 1 Transmit
              FIFO is not full.'
            index: 1
            width: 1
            read: true
            write: false
          - name: RNE
            description: 'Receive FIFO not empty, RO: 0 Receive FIFO is empty. 1 Receive
              FIFO is not empty.'
            index: 2
            width: 1
            read: true
            write: false
          - name: RFF
            description: 'Receive FIFO full, RO: 0 Receive FIFO is not full. 1 Receive
              FIFO is full.'
            index: 3
            width: 1
            read: true
            write: false
          - name: BSY
            description: 'PrimeCell SSP busy flag, RO: 0 SSP is idle. 1 SSP is currently
              transmitting and/or receiving a frame or the transmit FIFO is not empty.'
            index: 4
            width: 1
            read: true
            write: false
      - name: SSPCPSR
        type: uint32_t
        expected_size: 4
        expected_offset: 16
        description: (read-write) Clock prescale register, SSPCPSR on page 3-8
        fields:
          - name: CPSDVSR
            description: Clock prescale divisor. Must be an even number from 2-254,
              depending on the frequency of SSPCLK. The least significant bit always
              returns zero on reads.
            index: 0
            width: 8
            read: true
            write: true
      - name: SSPIMSC
        type: uint32_t
        expected_size: 4
        expected_offset: 20
        description: (read-write) Interrupt mask set or clear register, SSPIMSC on
          page 3-9
        fields:
          - name: RORIM
            description: 'Receive overrun interrupt mask: 0 Receive FIFO written to
              while full condition interrupt is masked. 1 Receive FIFO written to
              while full condition interrupt is not masked.'
            index: 0
            width: 1
            read: true
            write: true
          - name: RTIM
            description: 'Receive timeout interrupt mask: 0 Receive FIFO not empty
              and no read prior to timeout period interrupt is masked. 1 Receive FIFO
              not empty and no read prior to timeout period interrupt is not masked.'
            index: 1
            width: 1
            read: true
            write: true
          - name: RXIM
            description: 'Receive FIFO interrupt mask: 0 Receive FIFO half full or
              less condition interrupt is masked. 1 Receive FIFO half full or less
              condition interrupt is not masked.'
            index: 2
            width: 1
            read: true
            write: true
          - name: TXIM
            description: 'Transmit FIFO interrupt mask: 0 Transmit FIFO half empty
              or less condition interrupt is masked. 1 Transmit FIFO half empty or
              less condition interrupt is not masked.'
            index: 3
            width: 1
            read: true
            write: true
      - name: SSPRIS
        type: uint32_t
        expected_size: 4
        expected_offset: 24
        const: true
        description: (read-only) Raw interrupt status register, SSPRIS on page 3-10
        fields:
          - name: RORRIS
            description: Gives the raw interrupt state, prior to masking, of the SSPRORINTR
              interrupt
            index: 0
            width: 1
            read: true
            write: false
          - name: RTRIS
            description: Gives the raw interrupt state, prior to masking, of the SSPRTINTR
              interrupt
            index: 1
            width: 1
            read: true
            write: false
          - name: RXRIS
            description: Gives the raw interrupt state, prior to masking, of the SSPRXINTR
              interrupt
            index: 2
            width: 1
            read: true
            write: false
          - name: TXRIS
            description: Gives the raw interrupt state, prior to masking, of the SSPTXINTR
              interrupt
            index: 3
            width: 1
            read: true
            write: false
      - name: SSPMIS
        type: uint32_t
        expected_size: 4
        expected_offset: 28
        const: true
        description: (read-only) Masked interrupt status register, SSPMIS on page
          3-11
        fields:
          - name: RORMIS
            description: Gives the receive over run masked interrupt status, after
              masking, of the SSPRORINTR interrupt
            index: 0
            width: 1
            read: true
            write: false
          - name: RTMIS
            description: Gives the receive timeout masked interrupt state, after masking,
              of the SSPRTINTR interrupt
            index: 1
            width: 1
            read: true
            write: false
          - name: RXMIS
            description: Gives the receive FIFO masked interrupt state, after masking,
              of the SSPRXINTR interrupt
            index: 2
            width: 1
            read: true
            write: false
          - name: TXMIS
            description: Gives the transmit FIFO masked interrupt state, after masking,
              of the SSPTXINTR interrupt
            index: 3
            width: 1
            read: true
            write: false
      - name: SSPICR
        type: uint32_t
        expected_size: 4
        expected_offset: 32
        description: (read-write) Interrupt clear register, SSPICR on page 3-11
        fields:
          - name: RORIC
            description: Clears the SSPRORINTR interrupt
            index: 0
            width: 1
            read: true
            write: true
          - name: RTIC
            description: Clears the SSPRTINTR interrupt
            index: 1
            width: 1
            read: true
            write: true
      - name: SSPDMACR
        type: uint32_t
        expected_size: 4
        expected_offset: 36
        description: (read-write) DMA control register, SSPDMACR on page 3-12
        fields:
          - name: RXDMAE
            description: Receive DMA Enable. If this bit is set to 1, DMA for the
              receive FIFO is enabled.
            index: 0
            width: 1
            read: true
            write: true
          - name: TXDMAE
            description: Transmit DMA Enable. If this bit is set to 1, DMA for the
              transmit FIFO is enabled.
            index: 1
            width: 1
            read: true
            write: true
      - name: SSPPERIPHID0
        type: uint32_t
        expected_size: 4
        expected_offset: 4064
        const: true
        description: (read-only) Peripheral identification registers, SSPPeriphID0-3
          on page 3-13
        fields:
          - name: PARTNUMBER0
            description: These bits read back as 0x22
            index: 0
            width: 8
            read: true
            write: false
      - name: SSPPERIPHID1
        type: uint32_t
        expected_size: 4
        expected_offset: 4068
        const: true
        description: (read-only) Peripheral identification registers, SSPPeriphID0-3
          on page 3-13
        fields:
          - name: PARTNUMBER1
            description: These bits read back as 0x0
            index: 0
            width: 4
            read: true
            write: false
          - name: DESIGNER0
            description: These bits read back as 0x1
            index: 4
            width: 4
            read: true
            write: false
      - name: SSPPERIPHID2
        type: uint32_t
        expected_size: 4
        expected_offset: 4072
        const: true
        description: (read-only) Peripheral identification registers, SSPPeriphID0-3
          on page 3-13
        fields:
          - name: DESIGNER1
            description: These bits read back as 0x4
            index: 0
            width: 4
            read: true
            write: false
          - name: REVISION
            description: These bits return the peripheral revision
            index: 4
            width: 4
            read: true
            write: false
      - name: SSPPERIPHID3
        type: uint32_t
        expected_size: 4
        expected_offset: 4076
        const: true
        description: (read-only) Peripheral identification registers, SSPPeriphID0-3
          on page 3-13
        fields:
          - name: CONFIGURATION
            description: These bits read back as 0x00
            index: 0
            width: 8
            read: true
            write: false
      - name: SSPPCELLID0
        type: uint32_t
        expected_size: 4
        expected_offset: 4080
        const: true
        description: (read-only) PrimeCell identification registers, SSPPCellID0-3
          on page 3-16
        fields:
          - name: SSPPCELLID0
            description: These bits read back as 0x0D
            index: 0
            width: 8
            read: true
            write: false
      - name: SSPPCELLID1
        type: uint32_t
        expected_size: 4
        expected_offset: 4084
        const: true
        description: (read-only) PrimeCell identification registers, SSPPCellID0-3
          on page 3-16
        fields:
          - name: SSPPCELLID1
            description: These bits read back as 0xF0
            index: 0
            width: 8
            read: true
            write: false
      - name: SSPPCELLID2
        type: uint32_t
        expected_size: 4
        expected_offset: 4088
        const: true
        description: (read-only) PrimeCell identification registers, SSPPCellID0-3
          on page 3-16
        fields:
          - name: SSPPCELLID2
            description: These bits read back as 0x05
            index: 0
            width: 8
            read: true
            write: false
      - name: SSPPCELLID3
        type: uint32_t
        expected_size: 4
        expected_offset: 4092
        const: true
        description: (read-only) PrimeCell identification registers, SSPPCellID0-3
          on page 3-16
        fields:
          - name: SSPPCELLID3
            description: These bits read back as 0xB1
            index: 0
            width: 8
            read: true
            write: false
    stream: false
    codec: false
    methods: false
    unit_test: false
enums: {}
