Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/ --output-directory=/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/niosII_system/ --report-file=bsf:/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/niosII_system.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/niosII_system.qsys
Progress: Loading electronic_engine_control/niosII_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding sys_clk_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding green_leds [altera_avalon_pio 12.1]
Progress: Parameterizing module green_leds
Progress: Adding switch [altera_avalon_pio 12.1]
Progress: Parameterizing module switch
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Adding de0_nano_adc_0 [altera_up_avalon_de0_nano_adc 12.0]
Progress: Parameterizing module de0_nano_adc_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_0
Progress: Adding solenoid_controller_0 [solenoid_controller 1.0]
Progress: Parameterizing module solenoid_controller_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 12.0]
Progress: Parameterizing module rs232_0
Progress: Adding timestamp_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timestamp_timer
Progress: Adding pwm_generator_0 [pwm_generator 1.0]
Progress: Parameterizing module pwm_generator_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info: niosII_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: niosII_system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/ --output-directory=/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/niosII_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/niosII_system.sopcinfo --report-file=html:/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/niosII_system.html --report-file=qip:/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/niosII_system/synthesis/niosII_system.qip --report-file=cmp:/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/niosII_system.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/afs/ualberta.ca/home/x/u/xuefei1/Desktop/electronic_engine_control/niosII_system.qsys
Progress: Loading electronic_engine_control/niosII_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_0 [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding sys_clk_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding green_leds [altera_avalon_pio 12.1]
Progress: Parameterizing module green_leds
Progress: Adding switch [altera_avalon_pio 12.1]
Progress: Parameterizing module switch
Progress: Adding altpll_0 [altpll 12.1]
Progress: Parameterizing module altpll_0
Progress: Adding de0_nano_adc_0 [altera_up_avalon_de0_nano_adc 12.0]
Progress: Parameterizing module de0_nano_adc_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram_0
Progress: Adding solenoid_controller_0 [solenoid_controller 1.0]
Progress: Parameterizing module solenoid_controller_0
Progress: Adding rs232_0 [altera_up_avalon_rs232 12.0]
Progress: Parameterizing module rs232_0
Progress: Adding timestamp_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timestamp_timer
Progress: Adding pwm_generator_0 [pwm_generator 1.0]
Progress: Parameterizing module pwm_generator_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosII_system.onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex
Info: niosII_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: niosII_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: niosII_system.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: niosII_system: Generating niosII_system "niosII_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 15 modules, 61 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 33 modules, 126 connections
Info: merlin_domain_transform: After transform: 69 modules, 348 connections
Info: merlin_router_transform: After transform: 87 modules, 413 connections
Info: merlin_burst_transform: After transform: 92 modules, 428 connections
Info: reset_adaptation_transform: After transform: 94 modules, 371 connections
Info: merlin_network_to_switch_transform: After transform: 129 modules, 445 connections
Info: merlin_width_transform: After transform: 139 modules, 475 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src5 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux_001.sink5
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 141 modules, 485 connections
Info: merlin_interrupt_mapper_transform: After transform: 142 modules, 488 connections
Error: Generation stopped, 128 or more modules remaining
Info: niosII_system: Done niosII_system" with 39 modules, 1 files, 698875 bytes
Error: ip-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
