Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 24 13:46:07 2024
| Host         : Beta running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.422        0.000                      0                30652        0.019        0.000                      0                30652        3.750        0.000                       0                 11037  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.422        0.000                      0                30652        0.019        0.000                      0                30652        3.750        0.000                       0                 11037  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/buff0_reg__0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 3.543ns (46.210%)  route 4.124ns (53.790%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.710     3.004    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X67Y85         FDRE                                         r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.419     3.423 r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/Q
                         net (fo=7, routed)           1.517     4.940    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3_1[9]
    SLICE_X92Y83         LUT4 (Prop_lut4_I1_O)        0.299     5.239 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30/O
                         net (fo=1, routed)           0.000     5.239    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.752 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.752    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.869 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.869    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.986 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.986    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/p_0_in
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.205 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_2/O[0]
                         net (fo=2, routed)           1.258     7.463    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/O[0]
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.295     7.758 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5/O
                         net (fo=1, routed)           0.000     7.758    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.290    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.404 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.518 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.518    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.632 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.860    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_4_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.974    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_3_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.322 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_2/O[1]
                         net (fo=4, routed)           1.349    10.671    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/select_ln25_2_fu_641_p3[29]
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/buff0_reg__0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.568    12.747    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/buff0_reg__0/CLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.629    12.093    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                         -10.671    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 3.429ns (44.861%)  route 4.215ns (55.139%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.710     3.004    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X67Y85         FDRE                                         r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.419     3.423 r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/Q
                         net (fo=7, routed)           1.517     4.940    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3_1[9]
    SLICE_X92Y83         LUT4 (Prop_lut4_I1_O)        0.299     5.239 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30/O
                         net (fo=1, routed)           0.000     5.239    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.752 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.752    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.869 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.869    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.986 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.986    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/p_0_in
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.205 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_2/O[0]
                         net (fo=2, routed)           1.258     7.463    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/O[0]
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.295     7.758 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5/O
                         net (fo=1, routed)           0.000     7.758    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.290    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.404 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.518 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.518    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.632 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.860    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_4_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.208 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_3/O[1]
                         net (fo=4, routed)           1.439    10.648    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/select_ln25_2_fu_641_p3[25]
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.562    12.741    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/ap_clk
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/CLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.629    12.087    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                         -10.648    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 3.410ns (44.634%)  route 4.230ns (55.366%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.710     3.004    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X67Y85         FDRE                                         r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.419     3.423 r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/Q
                         net (fo=7, routed)           1.517     4.940    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3_1[9]
    SLICE_X92Y83         LUT4 (Prop_lut4_I1_O)        0.299     5.239 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30/O
                         net (fo=1, routed)           0.000     5.239    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.752 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.752    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.869 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.869    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.986 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.986    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/p_0_in
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.205 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_2/O[0]
                         net (fo=2, routed)           1.258     7.463    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/O[0]
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.295     7.758 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5/O
                         net (fo=1, routed)           0.000     7.758    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.290    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.404 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.518 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.518    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.632 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.860    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_4_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.189 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_3/O[3]
                         net (fo=4, routed)           1.455    10.644    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/select_ln25_2_fu_641_p3[27]
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.562    12.741    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/ap_clk
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/CLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.632    12.084    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product
  -------------------------------------------------------------------
                         required time                         12.084    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__1/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 3.451ns (45.488%)  route 4.136ns (54.512%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.710     3.004    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X67Y85         FDRE                                         r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.419     3.423 r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/Q
                         net (fo=7, routed)           1.517     4.940    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3_1[9]
    SLICE_X92Y83         LUT4 (Prop_lut4_I1_O)        0.299     5.239 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30/O
                         net (fo=1, routed)           0.000     5.239    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.752 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.752    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.869 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.869    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.986 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.986    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/p_0_in
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.205 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_2/O[0]
                         net (fo=2, routed)           1.258     7.463    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/O[0]
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.295     7.758 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5/O
                         net (fo=1, routed)           0.000     7.758    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.290    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.404 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.518 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.518    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.632 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.860    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_4_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.974    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_3_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.230 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_2/O[2]
                         net (fo=4, routed)           1.361    10.591    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/select_ln25_2_fu_641_p3[30]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__1/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.569    12.748    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/ap_clk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__1/CLK
                         clock pessimism              0.129    12.877    
                         clock uncertainty           -0.154    12.723    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.628    12.095    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__1
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.568ns  (logic 3.315ns (43.801%)  route 4.253ns (56.199%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.710     3.004    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X67Y85         FDRE                                         r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.419     3.423 r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/Q
                         net (fo=7, routed)           1.517     4.940    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3_1[9]
    SLICE_X92Y83         LUT4 (Prop_lut4_I1_O)        0.299     5.239 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30/O
                         net (fo=1, routed)           0.000     5.239    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.752 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.752    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.869 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.869    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.986 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.986    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/p_0_in
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.205 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_2/O[0]
                         net (fo=2, routed)           1.258     7.463    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/O[0]
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.295     7.758 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5/O
                         net (fo=1, routed)           0.000     7.758    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.290    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.404 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.518 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.518    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.632 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.094 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_4/O[1]
                         net (fo=4, routed)           1.478    10.572    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/select_ln25_2_fu_641_p3[21]
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.562    12.741    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/ap_clk
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/CLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.629    12.087    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product
  -------------------------------------------------------------------
                         required time                         12.087    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.517ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 3.337ns (44.098%)  route 4.230ns (55.902%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.710     3.004    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X67Y85         FDRE                                         r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.419     3.423 r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/Q
                         net (fo=7, routed)           1.517     4.940    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3_1[9]
    SLICE_X92Y83         LUT4 (Prop_lut4_I1_O)        0.299     5.239 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30/O
                         net (fo=1, routed)           0.000     5.239    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.752 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.752    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.869 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.869    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.986 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.986    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/p_0_in
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.205 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_2/O[0]
                         net (fo=2, routed)           1.258     7.463    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/O[0]
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.295     7.758 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5/O
                         net (fo=1, routed)           0.000     7.758    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.290    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.404 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.518 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.518    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.632 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.860    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_4_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.116 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_3/O[2]
                         net (fo=4, routed)           1.455    10.571    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/select_ln25_2_fu_641_p3[26]
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.562    12.741    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/ap_clk
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/CLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.628    12.088    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product
  -------------------------------------------------------------------
                         required time                         12.088    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/buff0_reg__0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 3.429ns (45.355%)  route 4.131ns (54.645%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.710     3.004    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X67Y85         FDRE                                         r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.419     3.423 r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/Q
                         net (fo=7, routed)           1.517     4.940    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3_1[9]
    SLICE_X92Y83         LUT4 (Prop_lut4_I1_O)        0.299     5.239 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30/O
                         net (fo=1, routed)           0.000     5.239    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.752 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.752    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.869 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.869    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.986 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.986    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/p_0_in
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.205 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_2/O[0]
                         net (fo=2, routed)           1.258     7.463    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/O[0]
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.295     7.758 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5/O
                         net (fo=1, routed)           0.000     7.758    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.290    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.404 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.518 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.518    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.632 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.860    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_4_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.208 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_3/O[1]
                         net (fo=4, routed)           1.356    10.564    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/select_ln25_2_fu_641_p3[25]
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/buff0_reg__0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.568    12.747    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/ap_clk
    DSP48_X2Y36          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/buff0_reg__0/CLK
                         clock pessimism              0.129    12.876    
                         clock uncertainty           -0.154    12.722    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.629    12.093    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/buff0_reg__0
  -------------------------------------------------------------------
                         required time                         12.093    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__1/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.540ns  (logic 3.543ns (46.992%)  route 3.997ns (53.008%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.710     3.004    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X67Y85         FDRE                                         r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.419     3.423 r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/Q
                         net (fo=7, routed)           1.517     4.940    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3_1[9]
    SLICE_X92Y83         LUT4 (Prop_lut4_I1_O)        0.299     5.239 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30/O
                         net (fo=1, routed)           0.000     5.239    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.752 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.752    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.869 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.869    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.986 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.986    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/p_0_in
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.205 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_2/O[0]
                         net (fo=2, routed)           1.258     7.463    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/O[0]
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.295     7.758 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5/O
                         net (fo=1, routed)           0.000     7.758    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.290    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.404 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.518 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.518    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.632 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.860    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_4_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.974    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_3_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.322 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_2/O[1]
                         net (fo=4, routed)           1.222    10.544    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/select_ln25_2_fu_641_p3[29]
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__1/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.569    12.748    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/ap_clk
    DSP48_X2Y38          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__1/CLK
                         clock pessimism              0.129    12.877    
                         clock uncertainty           -0.154    12.723    
    DSP48_X2Y38          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.629    12.094    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__1
  -------------------------------------------------------------------
                         required time                         12.094    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 3.296ns (43.802%)  route 4.229ns (56.198%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.710     3.004    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X67Y85         FDRE                                         r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.419     3.423 r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/Q
                         net (fo=7, routed)           1.517     4.940    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3_1[9]
    SLICE_X92Y83         LUT4 (Prop_lut4_I1_O)        0.299     5.239 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30/O
                         net (fo=1, routed)           0.000     5.239    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.752 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.752    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.869 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.869    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.986 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.986    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/p_0_in
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.205 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_2/O[0]
                         net (fo=2, routed)           1.258     7.463    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/O[0]
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.295     7.758 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5/O
                         net (fo=1, routed)           0.000     7.758    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.290    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.404 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.518 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.518    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.632 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.075 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_4/O[3]
                         net (fo=4, routed)           1.454    10.529    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/select_ln25_2_fu_641_p3[23]
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.562    12.741    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/ap_clk
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/CLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.632    12.084    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product
  -------------------------------------------------------------------
                         required time                         12.084    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 3.451ns (45.870%)  route 4.073ns (54.130%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.710     3.004    design_1_i/applyConvolution_0/U0/ap_clk
    SLICE_X67Y85         FDRE                                         r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y85         FDRE (Prop_fdre_C_Q)         0.419     3.423 r  design_1_i/applyConvolution_0/U0/width_read_reg_1069_reg[9]/Q
                         net (fo=7, routed)           1.517     4.940    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3_1[9]
    SLICE_X92Y83         LUT4 (Prop_lut4_I1_O)        0.299     5.239 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30/O
                         net (fo=1, routed)           0.000     5.239    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_30_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.752 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.752    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_13_n_0
    SLICE_X92Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.869 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.869    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_4_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.986 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.986    design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/p_0_in
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.205 r  design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/tmp_product__17_i_2/O[0]
                         net (fo=2, routed)           1.258     7.463    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/O[0]
    SLICE_X59Y87         LUT2 (Prop_lut2_I1_O)        0.295     7.758 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5/O
                         net (fo=1, routed)           0.000     7.758    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_5_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.290 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.290    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_4_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.404 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_3_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.518 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.518    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_2_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.632 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product__0_i_1_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_5_n_0
    SLICE_X59Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.860    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_4_n_0
    SLICE_X59Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.974    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_3_n_0
    SLICE_X59Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.230 r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product_i_2/O[2]
                         net (fo=4, routed)           1.297    10.528    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/select_ln25_2_fu_641_p3[30]
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.562    12.741    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/ap_clk
    DSP48_X2Y33          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/CLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    DSP48_X2Y33          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.628    12.088    design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product
  -------------------------------------------------------------------
                         required time                         12.088    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                  1.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/tmp_2_reg_399_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fadd_32ns_32ns_32_8_full_dsp_1_U7/din0_buf1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.809%)  route 0.213ns (60.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.557     0.893    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/ap_clk
    SLICE_X51Y42         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/tmp_2_reg_399_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/tmp_2_reg_399_reg[31]/Q
                         net (fo=1, routed)           0.213     1.247    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fadd_32ns_32ns_32_8_full_dsp_1_U7/din0_buf1_reg[31]_0[31]
    SLICE_X49Y39         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fadd_32ns_32ns_32_8_full_dsp_1_U7/din0_buf1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.827     1.193    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fadd_32ns_32ns_32_8_full_dsp_1_U7/ap_clk
    SLICE_X49Y39         FDRE                                         r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fadd_32ns_32ns_32_8_full_dsp_1_U7/din0_buf1_reg[31]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X49Y39         FDRE (Hold_fdre_C_D)         0.070     1.228    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fadd_32ns_32ns_32_8_full_dsp_1_U7/din0_buf1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.582     0.918    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X55Y46         FDRE                                         r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[11]/Q
                         net (fo=1, routed)           0.107     1.165    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/din[11]
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.892     1.258    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/ap_clk
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.976    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[11])
                                                      0.155     1.131    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.582     0.918    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X55Y45         FDRE                                         r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[1]/Q
                         net (fo=1, routed)           0.107     1.165    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/din[1]
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.892     1.258    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/ap_clk
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.976    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.131    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.582     0.918    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X55Y45         FDRE                                         r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[17]/Q
                         net (fo=1, routed)           0.108     1.166    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/din[17]
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.892     1.258    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/ap_clk
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.976    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     1.131    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.582     0.918    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X55Y45         FDRE                                         r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[18]/Q
                         net (fo=1, routed)           0.108     1.166    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/din[18]
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.892     1.258    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/ap_clk
    RAMB18_X3Y18         RAMB18E1                                     r  design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/CLKBWRCLK
                         clock pessimism             -0.282     0.976    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     1.131    design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][119]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.095%)  route 0.237ns (64.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.551     0.887    design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X51Y59         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][119]/Q
                         net (fo=1, routed)           0.237     1.251    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/DIC1
    SLICE_X46Y57         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.823     1.189    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X46Y57         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.215    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.789%)  route 0.253ns (64.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.253     1.289    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_1
    SLICE_X32Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_R)         0.009     1.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.789%)  route 0.253ns (64.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.253     1.289    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg_1
    SLICE_X32Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_R)         0.009     1.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.789%)  route 0.253ns (64.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.253     1.289    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg_1
    SLICE_X32Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_R)         0.009     1.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.552     0.888    design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X43Y63         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.056     1.084    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X42Y63         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.819     1.185    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X42Y63         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.284     0.901    
    SLICE_X42Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.048    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y36   design_1_i/applyConvolution_0/U0/mul_2ns_64s_64_3_1_U41/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y37   design_1_i/applyConvolution_0/U0/mul_2ns_64s_64_3_1_U41/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y29   design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y31   design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y39   design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y36   design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y33   design_1_i/applyConvolution_0/U0/mul_31ns_64s_64_3_1_U40/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y43   design_1_i/applyConvolution_0/U0/mul_32ns_32ns_64_3_1_U35/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y41   design_1_i/applyConvolution_0/U0/mul_32ns_32ns_64_3_1_U35/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y32   design_1_i/applyConvolution_0/U0/mul_32ns_32ns_64_3_1_U36/buff0_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y52  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.866ns  (logic 0.124ns (4.327%)  route 2.742ns (95.673%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.139     2.139    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X58Y100        LUT1 (Prop_lut1_I0_O)        0.124     2.263 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.603     2.866    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X60Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.715     2.894    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.045ns (4.055%)  route 1.065ns (95.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.840     0.840    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X58Y100        LUT1 (Prop_lut1_I0_O)        0.045     0.885 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.225     1.110    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X60Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.935     1.301    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X60Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.079ns  (logic 0.580ns (9.540%)  route 5.499ns (90.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.908     3.202    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X64Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.456     3.658 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          5.199     8.857    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X64Y48         LUT1 (Prop_lut1_I0_O)        0.124     8.981 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.301     9.281    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X69Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.559     2.738    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X69Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.750ns  (logic 0.609ns (16.240%)  route 3.141ns (83.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.735     3.029    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          2.609     6.094    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.153     6.247 f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     6.779    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X50Y46         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.482     2.661    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y46         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.750ns  (logic 0.609ns (16.240%)  route 3.141ns (83.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.735     3.029    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          2.609     6.094    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.153     6.247 f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     6.779    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X50Y46         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.482     2.661    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y46         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.750ns  (logic 0.609ns (16.240%)  route 3.141ns (83.760%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.735     3.029    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          2.609     6.094    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.153     6.247 f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     6.779    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X50Y46         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.482     2.661    design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y46         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.683ns  (logic 0.610ns (16.564%)  route 3.073ns (83.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.735     3.029    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          2.541     6.026    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y68         LUT1 (Prop_lut1_I0_O)        0.154     6.180 f  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     6.712    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y68         FDCE                                         f  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.467     2.646    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y68         FDCE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.683ns  (logic 0.610ns (16.564%)  route 3.073ns (83.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.735     3.029    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          2.541     6.026    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y68         LUT1 (Prop_lut1_I0_O)        0.154     6.180 f  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     6.712    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y68         FDCE                                         f  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.467     2.646    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y68         FDCE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.683ns  (logic 0.610ns (16.564%)  route 3.073ns (83.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.735     3.029    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          2.541     6.026    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X49Y68         LUT1 (Prop_lut1_I0_O)        0.154     6.180 f  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     6.712    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X49Y68         FDCE                                         f  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.467     2.646    design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X49Y68         FDCE                                         r  design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.669ns  (logic 0.580ns (15.806%)  route 3.089ns (84.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.735     3.029    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          2.609     6.094    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.218 f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.480     6.698    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X50Y45         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.482     2.661    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y45         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.669ns  (logic 0.580ns (15.806%)  route 3.089ns (84.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.735     3.029    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          2.609     6.094    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.218 f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.480     6.698    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X50Y45         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.482     2.661    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y45         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.669ns  (logic 0.580ns (15.806%)  route 3.089ns (84.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.735     3.029    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.456     3.485 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          2.609     6.094    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.218 f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.480     6.698    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X50Y45         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.482     2.661    design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y45         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.169%)  route 0.553ns (74.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.589     0.925    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.314     1.379    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X80Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.424 f  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.239     1.663    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X80Y48         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.858     1.224    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X80Y48         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.169%)  route 0.553ns (74.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.589     0.925    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.314     1.379    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X80Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.424 f  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.239     1.663    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X80Y48         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.858     1.224    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X80Y48         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.169%)  route 0.553ns (74.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.589     0.925    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.314     1.379    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X80Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.424 f  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.239     1.663    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X80Y48         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.858     1.224    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X80Y48         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.186ns (21.410%)  route 0.683ns (78.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.589     0.925    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.521     1.586    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X67Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.631 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.162     1.793    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X65Y52         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.849     1.215    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X65Y52         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.186ns (21.410%)  route 0.683ns (78.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.589     0.925    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.521     1.586    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X67Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.631 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.162     1.793    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X65Y52         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.849     1.215    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X65Y52         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.186ns (21.410%)  route 0.683ns (78.590%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.589     0.925    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.521     1.586    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X67Y52         LUT1 (Prop_lut1_I0_O)        0.045     1.631 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.162     1.793    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X65Y52         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.849     1.215    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X65Y52         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.185ns (20.569%)  route 0.714ns (79.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.589     0.925    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.521     1.586    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X67Y52         LUT1 (Prop_lut1_I0_O)        0.044     1.630 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.194     1.824    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X67Y52         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.849     1.215    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X67Y52         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.185ns (20.569%)  route 0.714ns (79.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.589     0.925    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.521     1.586    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X67Y52         LUT1 (Prop_lut1_I0_O)        0.044     1.630 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.194     1.824    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X67Y52         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.849     1.215    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X67Y52         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.185ns (20.569%)  route 0.714ns (79.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.589     0.925    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.521     1.586    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X67Y52         LUT1 (Prop_lut1_I0_O)        0.044     1.630 f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.194     1.824    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X67Y52         FDCE                                         f  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.849     1.215    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X67Y52         FDCE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.739%)  route 0.807ns (81.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.589     0.925    design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X74Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=17, routed)          0.576     1.641    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.686 f  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.231     1.917    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X65Y60         FDCE                                         f  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       0.846     1.212    design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X65Y60         FDCE                                         r  design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[0]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.579     2.758    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[10]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.579     2.758    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[11]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.579     2.758    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[12]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.579     2.758    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[13]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.579     2.758    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[14]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.579     2.758    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[15]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.579     2.758    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[16]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.579     2.758    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[17]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.579     2.758    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[18]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.579     2.758    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[0]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.751     3.045    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[10]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.751     3.045    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[11]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.751     3.045    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[12]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.751     3.045    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[13]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.751     3.045    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[14]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.751     3.045    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[15]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.751     3.045    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[16]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.751     3.045    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[17]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.751     3.045    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK

Slack:                    inf
  Source:                 design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                            (internal pin)
  Destination:            design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1                      0.000     0.000 r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/ACOUT[18]
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11041, routed)       1.751     3.045    design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/aclk
    DSP48_X2Y13          DSP48E1                                      r  design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_375/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/CLK





