{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683628303785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683628303785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 04:31:43 2023 " "Processing started: Tue May 09 04:31:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683628303785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628303785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2048_game -c 2048_game_top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2048_game -c 2048_game_top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628303786 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683628304090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683628304090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pintarpantalla.sv 1 1 " "Found 1 design units, including 1 entities, in source file pintarpantalla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PintarPantalla " "Found entity 1: PintarPantalla" {  } { { "PintarPantalla.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/PintarPantalla.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310886 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SyncXY.sv(4) " "Verilog HDL information at SyncXY.sv(4): always construct contains both blocking and non-blocking assignments" {  } { { "SyncXY.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/SyncXY.sv" 4 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683628310886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file syncxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyncXY " "Found entity 1: SyncXY" {  } { { "SyncXY.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/SyncXY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_space.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_space.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_space " "Found entity 1: mux_space" {  } { { "mux_space.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_space.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dibujar.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_dibujar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dibujar " "Found entity 1: mux_dibujar" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorgrafico.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorgrafico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorGrafico " "Found entity 1: ControladorGrafico" {  } { { "ControladorGrafico.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/ControladorGrafico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/clkdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkpos.sv 1 1 " "Found 1 design units, including 1 entities, in source file checkpos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CheckPos " "Found entity 1: CheckPos" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_Module_tb " "Found entity 1: logic_Module_tb" {  } { { "logic_Module_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_2048_top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_2048_top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_2048_top_module " "Found entity 1: game_2048_top_module" {  } { { "game_2048_top_module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/game_2048_top_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_estados.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_estados.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_Estados " "Found entity 1: maquina_Estados" {  } { { "maquina_Estados.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/maquina_Estados.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_Module " "Found entity 1: logic_Module" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_main_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_main_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Main_Module " "Found entity 1: VGA_Main_Module" {  } { { "VGA_Main_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/VGA_Main_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_slide.sv 1 1 " "Found 1 design units, including 1 entities, in source file up_slide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 up_slide " "Found entity 1: up_slide" {  } { { "up_slide.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/up_slide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_slide_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file up_slide_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 up_slide_tb " "Found entity 1: up_slide_tb" {  } { { "up_slide_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/up_slide_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_slide.sv 1 1 " "Found 1 design units, including 1 entities, in source file down_slide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 down_slide " "Found entity 1: down_slide" {  } { { "down_slide.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/down_slide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_random.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_random " "Found entity 1: add_random" {  } { { "add_random.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/add_random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_estados_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_estados_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_Estados_tb " "Found entity 1: maquina_Estados_tb" {  } { { "maquina_Estados_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/maquina_Estados_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "reset.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_tb " "Found entity 1: reset_tb" {  } { { "reset_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/reset_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_slide.sv 1 1 " "Found 1 design units, including 1 entities, in source file right_slide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_slide " "Found entity 1: right_slide" {  } { { "right_slide.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/right_slide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_slide_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file right_slide_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_slide_tb " "Found entity 1: right_slide_tb" {  } { { "right_slide_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/right_slide_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_slide.sv 1 1 " "Found 1 design units, including 1 entities, in source file left_slide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 left_slide " "Found entity 1: left_slide" {  } { { "left_slide.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/left_slide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_matrix_full.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_matrix_full.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_matrix_full " "Found entity 1: check_matrix_full" {  } { { "check_matrix_full.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/check_matrix_full.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_matrix_full_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_matrix_full_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_matrix_full_tb " "Found entity 1: check_matrix_full_tb" {  } { { "check_matrix_full_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/check_matrix_full_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "have_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file have_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 have_move " "Found entity 1: have_move" {  } { { "have_move.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/have_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "have_move_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file have_move_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 have_move_tb " "Found entity 1: have_move_tb" {  } { { "have_move_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/have_move_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win.sv 1 1 " "Found 1 design units, including 1 entities, in source file win.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "win.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/win.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file win_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_tb " "Found entity 1: win_tb" {  } { { "win_tb.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/win_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_or_lose.sv 1 1 " "Found 1 design units, including 1 entities, in source file win_or_lose.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_or_lose " "Found entity 1: win_or_lose" {  } { { "win_or_lose.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/win_or_lose.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683628310912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310912 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lines PintarPantalla.sv(13) " "Verilog HDL Implicit Net warning at PintarPantalla.sv(13): created implicit net for \"lines\"" {  } { { "PintarPantalla.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/PintarPantalla.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310912 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game_2048_top_module " "Elaborating entity \"game_2048_top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683628310938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquina_Estados maquina_Estados:ME " "Elaborating entity \"maquina_Estados\" for hierarchy \"maquina_Estados:ME\"" {  } { { "game_2048_top_module.sv" "ME" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/game_2048_top_module.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_Module logic_Module:LM " "Elaborating entity \"logic_Module\" for hierarchy \"logic_Module:LM\"" {  } { { "game_2048_top_module.sv" "LM" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/game_2048_top_module.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310946 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[0\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[0\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[0\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[0\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[0\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[0\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[0\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[0\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[1\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[1\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[1\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[1\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[1\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[1\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[1\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[1\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[2\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[2\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[2\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[2\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[2\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[2\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[2\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[2\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[3\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[3\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[3\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[3\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[3\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[3\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[3\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[3\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[4\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[4\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[4\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[4\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[4\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[4\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310948 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[4\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[4\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310949 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[5\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[5\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310949 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[5\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[5\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310949 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[5\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[5\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310949 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[5\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[5\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310949 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[6\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[6\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310949 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[6\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[6\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310949 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[6\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[6\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310949 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[6\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[6\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310949 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[7\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[7\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310949 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[7\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[7\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310949 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[7\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[7\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310949 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[7\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[7\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310949 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[8\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[8\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310949 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[8\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[8\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310949 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[8\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[8\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310949 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[8\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[8\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[9\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[9\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[9\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[9\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[9\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[9\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[9\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[9\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[10\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[10\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[10\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[10\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[10\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[10\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[10\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[10\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[11\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[11\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[11\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[11\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[11\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[11\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[11\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[11\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[12\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[12\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[12\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[12\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[12\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[12\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[12\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[12\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[13\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[13\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[13\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[13\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[13\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[13\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[13\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[13\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[14\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[14\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[14\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[14\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[14\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[14\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[14\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[14\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[15\]\[0\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[15\]\[0\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310950 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[15\]\[1\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[15\]\[1\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310951 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[15\]\[2\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[15\]\[2\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310951 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[15\]\[3\] logic_Module.sv(101) " "Inferred latch for \"cell_matrix_Direction_Wire\[15\]\[3\]\" at logic_Module.sv(101)" {  } { { "logic_Module.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628310951 "|game_2048_top_module|logic_Module:LM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_slide logic_Module:LM\|up_slide:UM " "Elaborating entity \"up_slide\" for hierarchy \"logic_Module:LM\|up_slide:UM\"" {  } { { "logic_Module.sv" "UM" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_slide logic_Module:LM\|down_slide:DM " "Elaborating entity \"down_slide\" for hierarchy \"logic_Module:LM\|down_slide:DM\"" {  } { { "logic_Module.sv" "DM" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_slide logic_Module:LM\|right_slide:RM " "Elaborating entity \"right_slide\" for hierarchy \"logic_Module:LM\|right_slide:RM\"" {  } { { "logic_Module.sv" "RM" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_slide logic_Module:LM\|left_slide:LM " "Elaborating entity \"left_slide\" for hierarchy \"logic_Module:LM\|left_slide:LM\"" {  } { { "logic_Module.sv" "LM" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset logic_Module:LM\|reset:ResM " "Elaborating entity \"reset\" for hierarchy \"logic_Module:LM\|reset:ResM\"" {  } { { "logic_Module.sv" "ResM" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_random logic_Module:LM\|reset:ResM\|add_random:random_inst_1 " "Elaborating entity \"add_random\" for hierarchy \"logic_Module:LM\|reset:ResM\|add_random:random_inst_1\"" {  } { { "reset.sv" "random_inst_1" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/reset.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_or_lose logic_Module:LM\|win_or_lose:WoLM " "Elaborating entity \"win_or_lose\" for hierarchy \"logic_Module:LM\|win_or_lose:WoLM\"" {  } { { "logic_Module.sv" "WoLM" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "have_move logic_Module:LM\|win_or_lose:WoLM\|have_move:h_move " "Elaborating entity \"have_move\" for hierarchy \"logic_Module:LM\|win_or_lose:WoLM\|have_move:h_move\"" {  } { { "win_or_lose.sv" "h_move" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/win_or_lose.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_matrix_full logic_Module:LM\|win_or_lose:WoLM\|check_matrix_full:matrix_complete " "Elaborating entity \"check_matrix_full\" for hierarchy \"logic_Module:LM\|win_or_lose:WoLM\|check_matrix_full:matrix_complete\"" {  } { { "win_or_lose.sv" "matrix_complete" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/win_or_lose.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win logic_Module:LM\|win_or_lose:WoLM\|win:win_ver " "Elaborating entity \"win\" for hierarchy \"logic_Module:LM\|win_or_lose:WoLM\|win:win_ver\"" {  } { { "win_or_lose.sv" "win_ver" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/win_or_lose.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Main_Module VGA_Main_Module:VGA " "Elaborating entity \"VGA_Main_Module\" for hierarchy \"VGA_Main_Module:VGA\"" {  } { { "game_2048_top_module.sv" "VGA" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/game_2048_top_module.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv VGA_Main_Module:VGA\|clkdiv:div " "Elaborating entity \"clkdiv\" for hierarchy \"VGA_Main_Module:VGA\|clkdiv:div\"" {  } { { "VGA_Main_Module.sv" "div" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/VGA_Main_Module.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorGrafico VGA_Main_Module:VGA\|ControladorGrafico:cgr " "Elaborating entity \"ControladorGrafico\" for hierarchy \"VGA_Main_Module:VGA\|ControladorGrafico:cgr\"" {  } { { "VGA_Main_Module.sv" "cgr" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/VGA_Main_Module.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PintarPantalla VGA_Main_Module:VGA\|PintarPantalla:pintor " "Elaborating entity \"PintarPantalla\" for hierarchy \"VGA_Main_Module:VGA\|PintarPantalla:pintor\"" {  } { { "VGA_Main_Module.sv" "pintor" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/VGA_Main_Module.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PintarPantalla.sv(13) " "Verilog HDL assignment warning at PintarPantalla.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "PintarPantalla.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/PintarPantalla.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628310989 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckPos VGA_Main_Module:VGA\|PintarPantalla:pintor\|CheckPos:check " "Elaborating entity \"CheckPos\" for hierarchy \"VGA_Main_Module:VGA\|PintarPantalla:pintor\|CheckPos:check\"" {  } { { "PintarPantalla.sv" "check" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/PintarPantalla.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310989 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(5) " "Verilog HDL assignment warning at CheckPos.sv(5): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628310990 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(6) " "Verilog HDL assignment warning at CheckPos.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628310990 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(7) " "Verilog HDL assignment warning at CheckPos.sv(7): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628310990 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(8) " "Verilog HDL assignment warning at CheckPos.sv(8): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628310990 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(9) " "Verilog HDL assignment warning at CheckPos.sv(9): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628310990 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(10) " "Verilog HDL assignment warning at CheckPos.sv(10): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628310990 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(11) " "Verilog HDL assignment warning at CheckPos.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628310990 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(12) " "Verilog HDL assignment warning at CheckPos.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628310990 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(13) " "Verilog HDL assignment warning at CheckPos.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628310990 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(14) " "Verilog HDL assignment warning at CheckPos.sv(14): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628310990 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(15) " "Verilog HDL assignment warning at CheckPos.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628310990 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(16) " "Verilog HDL assignment warning at CheckPos.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628310990 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(17) " "Verilog HDL assignment warning at CheckPos.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628310990 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(18) " "Verilog HDL assignment warning at CheckPos.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628310990 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(19) " "Verilog HDL assignment warning at CheckPos.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628310990 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(20) " "Verilog HDL assignment warning at CheckPos.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/CheckPos.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683628310990 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|CheckPos:check"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_space VGA_Main_Module:VGA\|PintarPantalla:pintor\|mux_space:space0 " "Elaborating entity \"mux_space\" for hierarchy \"VGA_Main_Module:VGA\|PintarPantalla:pintor\|mux_space:space0\"" {  } { { "PintarPantalla.sv" "space0" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/PintarPantalla.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dibujar VGA_Main_Module:VGA\|PintarPantalla:pintor\|mux_dibujar:mux_dib " "Elaborating entity \"mux_dibujar\" for hierarchy \"VGA_Main_Module:VGA\|PintarPantalla:pintor\|mux_dibujar:mux_dib\"" {  } { { "PintarPantalla.sv" "mux_dib" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/PintarPantalla.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628310995 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb0 mux_dibujar.sv(21) " "Verilog HDL Always Construct warning at mux_dibujar.sv(21): variable \"rgb0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628310997 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb1 mux_dibujar.sv(22) " "Verilog HDL Always Construct warning at mux_dibujar.sv(22): variable \"rgb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628310997 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb2 mux_dibujar.sv(23) " "Verilog HDL Always Construct warning at mux_dibujar.sv(23): variable \"rgb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628310997 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb3 mux_dibujar.sv(24) " "Verilog HDL Always Construct warning at mux_dibujar.sv(24): variable \"rgb3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628310997 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb4 mux_dibujar.sv(25) " "Verilog HDL Always Construct warning at mux_dibujar.sv(25): variable \"rgb4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628310997 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb5 mux_dibujar.sv(26) " "Verilog HDL Always Construct warning at mux_dibujar.sv(26): variable \"rgb5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628310997 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb6 mux_dibujar.sv(27) " "Verilog HDL Always Construct warning at mux_dibujar.sv(27): variable \"rgb6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628310997 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb7 mux_dibujar.sv(28) " "Verilog HDL Always Construct warning at mux_dibujar.sv(28): variable \"rgb7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628310997 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb8 mux_dibujar.sv(29) " "Verilog HDL Always Construct warning at mux_dibujar.sv(29): variable \"rgb8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628310997 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb9 mux_dibujar.sv(30) " "Verilog HDL Always Construct warning at mux_dibujar.sv(30): variable \"rgb9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628310998 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb10 mux_dibujar.sv(31) " "Verilog HDL Always Construct warning at mux_dibujar.sv(31): variable \"rgb10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628310998 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb11 mux_dibujar.sv(32) " "Verilog HDL Always Construct warning at mux_dibujar.sv(32): variable \"rgb11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628310998 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb12 mux_dibujar.sv(33) " "Verilog HDL Always Construct warning at mux_dibujar.sv(33): variable \"rgb12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628310998 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb13 mux_dibujar.sv(34) " "Verilog HDL Always Construct warning at mux_dibujar.sv(34): variable \"rgb13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628310998 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb14 mux_dibujar.sv(35) " "Verilog HDL Always Construct warning at mux_dibujar.sv(35): variable \"rgb14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628310998 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb15 mux_dibujar.sv(36) " "Verilog HDL Always Construct warning at mux_dibujar.sv(36): variable \"rgb15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/mux_dibujar.sv" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1683628310998 "|game_2048_top_module|VGA_Main_Module:VGA|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683628316349 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683628343791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/output_files/2048_game_top_module.map.smsg " "Generated suppressed messages file D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/output_files/2048_game_top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628343926 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683628344191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683628344191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4367 " "Implemented 4367 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683628344392 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683628344392 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4327 " "Implemented 4327 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683628344392 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683628344392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683628344414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 04:32:24 2023 " "Processing ended: Tue May 09 04:32:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683628344414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683628344414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683628344414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683628344414 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683628345512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683628345512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 04:32:25 2023 " "Processing started: Tue May 09 04:32:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683628345512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683628345512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 2048_game -c 2048_game_top_module " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 2048_game -c 2048_game_top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683628345512 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683628345575 ""}
{ "Info" "0" "" "Project  = 2048_game" {  } {  } 0 0 "Project  = 2048_game" 0 0 "Fitter" 0 0 1683628345575 ""}
{ "Info" "0" "" "Revision = 2048_game_top_module" {  } {  } 0 0 "Revision = 2048_game_top_module" 0 0 "Fitter" 0 0 1683628345576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683628345727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683628345727 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "2048_game_top_module 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"2048_game_top_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683628345757 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683628345799 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683628345800 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683628346223 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683628346248 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683628346358 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1683628358043 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ME_clk~inputCLKENA0 3 global CLKCTRL_G2 " "ME_clk~inputCLKENA0 with 3 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1683628358324 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1683628358324 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683628358324 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver ME_clk~inputCLKENA0 CLKCTRL_G2 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver ME_clk~inputCLKENA0, placed at CLKCTRL_G2" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad ME_clk PIN_AE12 " "Refclk input I/O pad ME_clk is placed onto PIN_AE12" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1683628358326 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1683628358326 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1683628358326 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683628358327 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683628358345 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683628358347 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683628358350 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683628358352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683628358352 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683628358353 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1683628359255 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "2048_game_top_module.sdc " "Synopsys Design Constraints File file not found: '2048_game_top_module.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683628359258 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683628359258 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683628359294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683628359294 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683628359308 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683628359364 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683628359367 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683628359367 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683628359921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683628365549 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1683628366274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:27 " "Fitter placement preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683628392511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683628437050 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683628443753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683628443753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683628445423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X22_Y58 X32_Y69 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X22_Y58 to location X32_Y69" {  } { { "loc" "" { Generic "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X22_Y58 to location X32_Y69"} { { 12 { 0 ""} 22 58 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683628459235 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683628459235 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1683628542220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683628562376 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683628562376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:54 " "Fitter routing operations ending: elapsed time is 00:01:54" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683628562382 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 13.28 " "Total time spent on timing analysis during the Fitter is 13.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683628571492 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683628571545 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683628573563 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683628573566 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683628575668 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683628583087 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/output_files/2048_game_top_module.fit.smsg " "Generated suppressed messages file D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/output_files/2048_game_top_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683628583630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6759 " "Peak virtual memory: 6759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683628584869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 04:36:24 2023 " "Processing ended: Tue May 09 04:36:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683628584869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:59 " "Elapsed time: 00:03:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683628584869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:03 " "Total CPU time (on all processors): 00:03:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683628584869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683628584869 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683628585913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683628585913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 04:36:25 2023 " "Processing started: Tue May 09 04:36:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683628585913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683628585913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 2048_game -c 2048_game_top_module " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 2048_game -c 2048_game_top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683628585913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1683628586915 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683628593288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683628593688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 04:36:33 2023 " "Processing ended: Tue May 09 04:36:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683628593688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683628593688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683628593688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683628593688 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683628594325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683628594797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683628594798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 04:36:34 2023 " "Processing started: Tue May 09 04:36:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683628594798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1683628594798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 2048_game -c 2048_game_top_module " "Command: quartus_sta 2048_game -c 2048_game_top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1683628594798 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1683628594863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1683628595734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1683628595734 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683628595774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683628595774 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1683628596395 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "2048_game_top_module.sdc " "Synopsys Design Constraints File file not found: '2048_game_top_module.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1683628596493 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1683628596493 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Main_Module:VGA\|clkdiv:div\|clk_25 VGA_Main_Module:VGA\|clkdiv:div\|clk_25 " "create_clock -period 1.000 -name VGA_Main_Module:VGA\|clkdiv:div\|clk_25 VGA_Main_Module:VGA\|clkdiv:div\|clk_25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683628596501 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683628596501 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name maquina_Estados:ME\|state.000 maquina_Estados:ME\|state.000 " "create_clock -period 1.000 -name maquina_Estados:ME\|state.000 maquina_Estados:ME\|state.000" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683628596501 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name maquina_Estados:ME\|state.100 maquina_Estados:ME\|state.100 " "create_clock -period 1.000 -name maquina_Estados:ME\|state.100 maquina_Estados:ME\|state.100" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683628596501 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ME_clk ME_clk " "create_clock -period 1.000 -name ME_clk ME_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683628596501 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name maquina_Estados:ME\|state.011 maquina_Estados:ME\|state.011 " "create_clock -period 1.000 -name maquina_Estados:ME\|state.011 maquina_Estados:ME\|state.011" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683628596501 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name maquina_Estados:ME\|state.010 maquina_Estados:ME\|state.010 " "create_clock -period 1.000 -name maquina_Estados:ME\|state.010 maquina_Estados:ME\|state.010" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683628596501 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name maquina_Estados:ME\|state.001 maquina_Estados:ME\|state.001 " "create_clock -period 1.000 -name maquina_Estados:ME\|state.001 maquina_Estados:ME\|state.001" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1683628596501 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683628596501 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1683628596521 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683628596721 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1683628596722 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683628596730 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683628596970 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683628596970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.435 " "Worst-case setup slack is -23.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628596972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628596972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.435           -1340.866 maquina_Estados:ME\|state.010  " "  -23.435           -1340.866 maquina_Estados:ME\|state.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628596972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.049           -1367.659 maquina_Estados:ME\|state.100  " "  -23.049           -1367.659 maquina_Estados:ME\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628596972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.308           -1343.155 maquina_Estados:ME\|state.001  " "  -22.308           -1343.155 maquina_Estados:ME\|state.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628596972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.211           -1307.472 maquina_Estados:ME\|state.011  " "  -22.211           -1307.472 maquina_Estados:ME\|state.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628596972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.135             -39.460 ME_clk  " "   -7.135             -39.460 ME_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628596972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.396            -230.134 maquina_Estados:ME\|state.000  " "   -4.396            -230.134 maquina_Estados:ME\|state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628596972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.452             -76.818 VGA_Main_Module:VGA\|clkdiv:div\|clk_25  " "   -3.452             -76.818 VGA_Main_Module:VGA\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628596972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.354              -3.163 clk  " "   -1.354              -3.163 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628596972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683628596972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.647 " "Worst-case hold slack is -7.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.647             -35.564 ME_clk  " "   -7.647             -35.564 ME_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404              -1.119 maquina_Estados:ME\|state.000  " "   -0.404              -1.119 maquina_Estados:ME\|state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.721               0.000 VGA_Main_Module:VGA\|clkdiv:div\|clk_25  " "    0.721               0.000 VGA_Main_Module:VGA\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.844               0.000 maquina_Estados:ME\|state.100  " "    0.844               0.000 maquina_Estados:ME\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.861               0.000 clk  " "    0.861               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.080               0.000 maquina_Estados:ME\|state.001  " "    1.080               0.000 maquina_Estados:ME\|state.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.108               0.000 maquina_Estados:ME\|state.011  " "    1.108               0.000 maquina_Estados:ME\|state.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.219               0.000 maquina_Estados:ME\|state.010  " "    1.219               0.000 maquina_Estados:ME\|state.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683628597013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683628597015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683628597017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.821 " "Worst-case minimum pulse width slack is -0.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821              -6.920 ME_clk  " "   -0.821              -6.920 ME_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.730              -3.623 clk  " "   -0.730              -3.623 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.477             -47.261 maquina_Estados:ME\|state.100  " "   -0.477             -47.261 maquina_Estados:ME\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437             -44.254 maquina_Estados:ME\|state.001  " "   -0.437             -44.254 maquina_Estados:ME\|state.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -43.440 maquina_Estados:ME\|state.011  " "   -0.394             -43.440 maquina_Estados:ME\|state.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -39.755 maquina_Estados:ME\|state.010  " "   -0.394             -39.755 maquina_Estados:ME\|state.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.098 VGA_Main_Module:VGA\|clkdiv:div\|clk_25  " "   -0.394             -13.098 VGA_Main_Module:VGA\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 maquina_Estados:ME\|state.000  " "    0.230               0.000 maquina_Estados:ME\|state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628597019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683628597019 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683628597071 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683628597108 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683628599675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683628600104 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683628600153 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683628600153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.153 " "Worst-case setup slack is -23.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.153           -1329.996 maquina_Estados:ME\|state.010  " "  -23.153           -1329.996 maquina_Estados:ME\|state.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.901           -1353.977 maquina_Estados:ME\|state.100  " "  -22.901           -1353.977 maquina_Estados:ME\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.026           -1329.161 maquina_Estados:ME\|state.001  " "  -22.026           -1329.161 maquina_Estados:ME\|state.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.003           -1295.499 maquina_Estados:ME\|state.011  " "  -22.003           -1295.499 maquina_Estados:ME\|state.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.196             -39.226 ME_clk  " "   -7.196             -39.226 ME_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.149            -219.923 maquina_Estados:ME\|state.000  " "   -4.149            -219.923 maquina_Estados:ME\|state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.399             -76.959 VGA_Main_Module:VGA\|clkdiv:div\|clk_25  " "   -3.399             -76.959 VGA_Main_Module:VGA\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.298              -3.154 clk  " "   -1.298              -3.154 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683628600155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.451 " "Worst-case hold slack is -7.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.451             -33.901 ME_clk  " "   -7.451             -33.901 ME_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.305              -0.982 maquina_Estados:ME\|state.000  " "   -0.305              -0.982 maquina_Estados:ME\|state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.715               0.000 VGA_Main_Module:VGA\|clkdiv:div\|clk_25  " "    0.715               0.000 VGA_Main_Module:VGA\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.859               0.000 maquina_Estados:ME\|state.100  " "    0.859               0.000 maquina_Estados:ME\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.882               0.000 clk  " "    0.882               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.092               0.000 maquina_Estados:ME\|state.001  " "    1.092               0.000 maquina_Estados:ME\|state.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.152               0.000 maquina_Estados:ME\|state.011  " "    1.152               0.000 maquina_Estados:ME\|state.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.239               0.000 maquina_Estados:ME\|state.010  " "    1.239               0.000 maquina_Estados:ME\|state.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683628600195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683628600200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683628600202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.836 " "Worst-case minimum pulse width slack is -0.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.836              -7.190 ME_clk  " "   -0.836              -7.190 ME_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.720              -3.668 clk  " "   -0.720              -3.668 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445             -46.404 maquina_Estados:ME\|state.100  " "   -0.445             -46.404 maquina_Estados:ME\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.433             -44.428 maquina_Estados:ME\|state.001  " "   -0.433             -44.428 maquina_Estados:ME\|state.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -43.189 maquina_Estados:ME\|state.011  " "   -0.394             -43.189 maquina_Estados:ME\|state.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -39.535 maquina_Estados:ME\|state.010  " "   -0.394             -39.535 maquina_Estados:ME\|state.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.901 VGA_Main_Module:VGA\|clkdiv:div\|clk_25  " "   -0.394             -12.901 VGA_Main_Module:VGA\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 maquina_Estados:ME\|state.000  " "    0.230               0.000 maquina_Estados:ME\|state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628600204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683628600204 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1683628600258 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1683628600412 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1683628602858 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683628603270 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683628603307 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683628603307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.704 " "Worst-case setup slack is -13.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.704            -780.368 maquina_Estados:ME\|state.010  " "  -13.704            -780.368 maquina_Estados:ME\|state.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.427            -798.357 maquina_Estados:ME\|state.100  " "  -13.427            -798.357 maquina_Estados:ME\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.344            -789.233 maquina_Estados:ME\|state.001  " "  -13.344            -789.233 maquina_Estados:ME\|state.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.965            -767.886 maquina_Estados:ME\|state.011  " "  -12.965            -767.886 maquina_Estados:ME\|state.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.804             -26.066 ME_clk  " "   -4.804             -26.066 ME_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.643            -128.772 maquina_Estados:ME\|state.000  " "   -2.643            -128.772 maquina_Estados:ME\|state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.729             -36.012 VGA_Main_Module:VGA\|clkdiv:div\|clk_25  " "   -1.729             -36.012 VGA_Main_Module:VGA\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.616              -0.984 clk  " "   -0.616              -0.984 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683628603309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.374 " "Worst-case hold slack is -4.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.374             -20.250 ME_clk  " "   -4.374             -20.250 ME_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.423              -1.534 maquina_Estados:ME\|state.000  " "   -0.423              -1.534 maquina_Estados:ME\|state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 maquina_Estados:ME\|state.100  " "    0.368               0.000 maquina_Estados:ME\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 VGA_Main_Module:VGA\|clkdiv:div\|clk_25  " "    0.372               0.000 VGA_Main_Module:VGA\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 clk  " "    0.411               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.536               0.000 maquina_Estados:ME\|state.011  " "    0.536               0.000 maquina_Estados:ME\|state.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 maquina_Estados:ME\|state.001  " "    0.547               0.000 maquina_Estados:ME\|state.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 maquina_Estados:ME\|state.010  " "    0.598               0.000 maquina_Estados:ME\|state.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683628603349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683628603351 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683628603353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.756 " "Worst-case minimum pulse width slack is -0.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.756              -5.281 ME_clk  " "   -0.756              -5.281 ME_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.642              -2.774 clk  " "   -0.642              -2.774 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.227              -7.134 maquina_Estados:ME\|state.100  " "   -0.227              -7.134 maquina_Estados:ME\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.183              -4.561 maquina_Estados:ME\|state.001  " "   -0.183              -4.561 maquina_Estados:ME\|state.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152              -4.641 maquina_Estados:ME\|state.011  " "   -0.152              -4.641 maquina_Estados:ME\|state.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -2.300 maquina_Estados:ME\|state.010  " "   -0.101              -2.300 maquina_Estados:ME\|state.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.054               0.000 VGA_Main_Module:VGA\|clkdiv:div\|clk_25  " "    0.054               0.000 VGA_Main_Module:VGA\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 maquina_Estados:ME\|state.000  " "    0.314               0.000 maquina_Estados:ME\|state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683628603354 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1683628603408 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1683628603841 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1683628603880 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1683628603880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.434 " "Worst-case setup slack is -12.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.434            -705.656 maquina_Estados:ME\|state.010  " "  -12.434            -705.656 maquina_Estados:ME\|state.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.183            -720.770 maquina_Estados:ME\|state.100  " "  -12.183            -720.770 maquina_Estados:ME\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.940            -711.839 maquina_Estados:ME\|state.001  " "  -11.940            -711.839 maquina_Estados:ME\|state.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.693            -691.398 maquina_Estados:ME\|state.011  " "  -11.693            -691.398 maquina_Estados:ME\|state.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.207             -22.588 ME_clk  " "   -4.207             -22.588 ME_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.296            -111.386 maquina_Estados:ME\|state.000  " "   -2.296            -111.386 maquina_Estados:ME\|state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.537             -32.231 VGA_Main_Module:VGA\|clkdiv:div\|clk_25  " "   -1.537             -32.231 VGA_Main_Module:VGA\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504              -0.787 clk  " "   -0.504              -0.787 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683628603881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.239 " "Worst-case hold slack is -4.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.239             -19.126 ME_clk  " "   -4.239             -19.126 ME_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.363              -1.443 maquina_Estados:ME\|state.000  " "   -0.363              -1.443 maquina_Estados:ME\|state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 maquina_Estados:ME\|state.100  " "    0.331               0.000 maquina_Estados:ME\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 VGA_Main_Module:VGA\|clkdiv:div\|clk_25  " "    0.340               0.000 VGA_Main_Module:VGA\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 clk  " "    0.387               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.509               0.000 maquina_Estados:ME\|state.011  " "    0.509               0.000 maquina_Estados:ME\|state.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.522               0.000 maquina_Estados:ME\|state.001  " "    0.522               0.000 maquina_Estados:ME\|state.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 maquina_Estados:ME\|state.010  " "    0.553               0.000 maquina_Estados:ME\|state.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683628603925 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683628603927 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1683628603929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.717 " "Worst-case minimum pulse width slack is -0.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.717              -5.145 ME_clk  " "   -0.717              -5.145 ME_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.614              -2.649 clk  " "   -0.614              -2.649 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136              -3.591 maquina_Estados:ME\|state.100  " "   -0.136              -3.591 maquina_Estados:ME\|state.100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.111              -2.625 maquina_Estados:ME\|state.001  " "   -0.111              -2.625 maquina_Estados:ME\|state.001 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095              -2.031 maquina_Estados:ME\|state.011  " "   -0.095              -2.031 maquina_Estados:ME\|state.011 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -1.014 maquina_Estados:ME\|state.010  " "   -0.051              -1.014 maquina_Estados:ME\|state.010 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 VGA_Main_Module:VGA\|clkdiv:div\|clk_25  " "    0.076               0.000 VGA_Main_Module:VGA\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 maquina_Estados:ME\|state.000  " "    0.336               0.000 maquina_Estados:ME\|state.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1683628603930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1683628603930 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683628605418 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1683628605435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5227 " "Peak virtual memory: 5227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683628605509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 04:36:45 2023 " "Processing ended: Tue May 09 04:36:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683628605509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683628605509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683628605509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1683628605509 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1683628606526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683628606526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 04:36:46 2023 " "Processing started: Tue May 09 04:36:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683628606526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683628606526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 2048_game -c 2048_game_top_module " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 2048_game -c 2048_game_top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1683628606526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1683628607640 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2048_game_top_module.vo D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/simulation/modelsim/ simulation " "Generated file 2048_game_top_module.vo in folder \"D:/Quartus_proyectos/GIT/Lab2/drichmond_digital_design_lab_2023/lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1683628608653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683628608747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 04:36:48 2023 " "Processing ended: Tue May 09 04:36:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683628608747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683628608747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683628608747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683628608747 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 51 s " "Quartus Prime Full Compilation was successful. 0 errors, 51 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1683628609398 ""}
