PATCH AUTOMATICALLY GENERATED
DON'T EDIT IT OR YOUR MODIFICATIONS WILL BE LOST
(Take a look at armadeus/target/linux/ directory to know how to generate it)
Index: linux-2.6.29.6/arch/arm/mach-imx/apf9328.c
===================================================================
--- /dev/null	1970-01-01 00:00:00.000000000 +0000
+++ linux-2.6.29.6/arch/arm/mach-imx/apf9328.c	2014-12-17 18:10:02.048877453 +0100
@@ -0,0 +1,602 @@
+/*
+ * linux/arch/arm/mach-imx/apf9328.c
+ *
+ * Copyright (c) 2005-2009 Armadeus systems
+ * This work is based on scb9328.c from Sascha Hauer
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ *
+ */
+
+#include <linux/device.h>
+#include <linux/platform_device.h>
+#include <linux/mtd/physmap.h>
+#include <linux/init.h>
+#include <linux/interrupt.h>
+#include <linux/serial_8250.h>
+#include <linux/spi/spi.h>
+
+#include <asm/system.h>
+#include <mach/hardware.h>
+#include <linux/irq.h>
+#include <asm/pgtable.h>
+#include <asm/page.h>
+
+#include <asm/mach/map.h>
+#include <asm/mach-types.h>
+#include <asm/mach/arch.h>
+#include <mach/imx-uart.h>
+#include <mach/mmc.h>
+#include <mach/usb.h>
+#include <mach/spi_imx.h>
+#include <mach/imx-regs.h> /* imx_gpio_mode() */
+#include <linux/spi/max1027.h>
+#include <mach/imx_ssi.h>
+#include <mach/dma.h>
+#include "../../../drivers/armadeus/pwm/pwm.h"
+#include <linux/dm9000.h>
+#include <mach/imxfb.h>
+
+#include "generic.h"
+
+#ifdef CONFIG_ARMADEUS_MAX1027_MODULE
+#define CONFIG_ARMADEUS_MAX1027 1
+#endif
+#ifdef CONFIG_SPI_IMX_MODULE
+#define CONFIG_SPI_IMX 1
+#endif
+#ifdef CONFIG_SND_IMX_PCM_MODULE
+#define CONFIG_SND_IMX_PCM 1
+#endif
+#ifdef CONFIG_IMX_BACKLIGHT_MODULE
+#define CONFIG_IMX_BACKLIGHT 1
+#endif
+#ifdef CONFIG_ARMADEUS_PWM_DRIVER_MODULE
+#define CONFIG_PWM
+#endif
+
+
+/*
+ * APF9328 has a DM9000 Ethernet controller
+ */
+static struct resource dm9000_resources[] = {
+	[0] = {
+		.start  = (APF9328_ETH_PHYS + 0),
+		.end    = (APF9328_ETH_PHYS + 1),
+		.flags  = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start  = (APF9328_ETH_PHYS + 2),
+		.end    = (APF9328_ETH_PHYS + 3),
+		.flags  = IORESOURCE_MEM,
+	},
+	[2] = {
+		.start  = (APF9328_ETH_IRQ),
+		.end    = (APF9328_ETH_IRQ),
+		.flags  = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWEDGE,
+	},
+};
+
+static struct dm9000_plat_data dm9000_setup = {
+	.flags          = DM9000_PLATF_16BITONLY
+};
+
+static struct platform_device dm9000x_device = {
+	.name           = "dm9000",
+	.id             = 0,
+	.num_resources  = ARRAY_SIZE(dm9000_resources),
+	.resource       = dm9000_resources,
+	.dev            = { .platform_data = &dm9000_setup, },
+};
+
+
+#ifdef CONFIG_PWM
+static struct resource pwm_resources[] = {
+	[0] = {
+		.start  = 0x00208000,
+		.end    = 0x0020800c,
+		.flags  = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start  = (PWM_INT),
+		.end    = (PWM_INT),
+		.flags  = IORESOURCE_IRQ,
+	},
+};
+
+static int apf9328_pwm_0_init(void)
+{
+	/* Init Port PA[2] : PWMO*/
+	DDIR(0) |=  0x00000002;
+	GIUS(0) &= ~0x00000002;
+	GPR(0)  &= ~0x00000002;
+	return 0;
+}
+
+static int apf9328_pwm_0_exit(void)
+{
+	return 0;
+}
+
+static struct imx_pwm_platform_data apf9328_pwm_0_data = {
+	.init = apf9328_pwm_0_init,
+	.exit = apf9328_pwm_0_exit,
+};
+
+static struct platform_device imx_pwm_device = {
+	.name           = "imx-pwm",
+	.id             = 0,
+	.num_resources  = ARRAY_SIZE(pwm_resources),
+	.resource       = pwm_resources,
+	.dev            = {
+		.platform_data = &apf9328_pwm_0_data,
+	}
+};
+#endif /* CONFIG_PWM */
+
+
+#ifdef CONFIG_USB_GADGET_IMX
+static int apf9328_udc_0_init(struct device * dev)
+{
+	imx_gpio_mode(PC3_PF_SSI_RXFS);
+	imx_gpio_mode(PB20_PF_USBD_AFE);
+	imx_gpio_mode(PB21_PF_USBD_OE);
+	imx_gpio_mode(PB22_PF_USBD_RCV);
+	imx_gpio_mode(PB23_PF_USBD_SUSPND);
+	imx_gpio_mode(PB24_PF_USBD_VP);
+	imx_gpio_mode(PB25_PF_USBD_VM);
+	imx_gpio_mode(PB26_PF_USBD_VPO);
+	imx_gpio_mode(PB27_PF_USBD_VMO);
+
+	return 0;
+}
+
+static int apf9328_udc_0_exit(struct device * dev)
+{
+	return 0;
+}
+
+static struct imxusb_platform_data apf9328_udc_0_data = {
+	.init = apf9328_udc_0_init,
+	.exit = apf9328_udc_0_exit,
+};
+#endif /* CONFIG_USB_GADGET_IMX */
+
+
+#if defined(CONFIG_SND_IMX_PCM) || defined(CONFIG_SND_IMX_PCM_MODULE)
+int apf9328_ssi_gpio_init(struct platform_device *pdev)
+{
+	/* Activate SSI on PortC */
+	imx_gpio_mode(PC3_PF_SSI_RXFS);
+	FMCR &= ~(SSI_RXFS_SEL);
+	imx_gpio_mode(PC4_PF_SSI_RXCLK);
+	FMCR &= ~(SSI_RXCLK_SEL);
+	imx_gpio_mode(PC5_PF_SSI_RXDAT);
+	FMCR &= ~(SSI_RXDAT_SEL);
+	imx_gpio_mode(PC6_PF_SSI_TXDAT);
+	imx_gpio_mode(PC7_PF_SSI_TXFS);
+	FMCR &= ~(SSI_TXFS_SEL);
+	imx_gpio_mode(PC8_PF_SSI_TXCLK);
+	FMCR &= ~(SSI_TXCLK_SEL);
+
+	printk("SSI pins configured\n");
+	return 0;
+}
+
+static struct imx_ssi_platform_data apf9328_ssi_pdata = {
+	.init = apf9328_ssi_gpio_init,
+};
+
+static struct resource ssi_resources[] = {
+	[0] = {
+		.start  = (0x00218000),
+		.end    = (0x00218000 + 0x28),
+		.flags  = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start	= SSI_TX_INT,
+		.end	= SSI_TX_INT,
+		.flags	= IORESOURCE_IRQ
+	},
+	[2] = {
+		.start	= SSI_TX_ERR_INT,
+		.end	= SSI_TX_ERR_INT,
+		.flags	= IORESOURCE_IRQ
+	},
+	[3] = {
+		.start	= SSI_RX_INT,
+		.end	= SSI_RX_INT,
+		.flags	= IORESOURCE_IRQ
+	},
+	[4] = {
+		.start	= SSI_RX_ERR_INT,
+		.end	= SSI_RX_ERR_INT,
+		.flags	= IORESOURCE_IRQ
+	},
+	[5] = {
+		.name	= "tx0",
+		.start	= DMA_REQ_SSI_T,
+		.end	= DMA_REQ_SSI_T,
+		.flags	= IORESOURCE_DMA
+	},
+	[6] = {
+		.name	= "rx0",
+		.start	= DMA_REQ_SSI_R,
+		.end	= DMA_REQ_SSI_R,
+		.flags	= IORESOURCE_DMA
+	},
+};
+
+static struct platform_device apf9328_ssi_device = {
+	.name           = "imx-ssi",
+	.id             = 0,
+	.num_resources  = ARRAY_SIZE(ssi_resources),
+	.resource       = ssi_resources,
+	.dev            = {
+		.platform_data = &apf9328_ssi_pdata,
+	}
+};
+
+#endif /* defined(CONFIG_SND_IMX_PCM) || defined(CONFIG_SND_IMX_PCM_MODULE) */
+
+
+/* --- SERIAL RESSOURCE --- */
+static struct imxuart_platform_data uart1_pdata = {
+	.flags = 0,
+};
+
+static struct resource imx_uart1_resources[] = {
+	[0] = {
+		.start  = 0x00206000,
+		.end    = 0x002060FF,
+		.flags  = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start  = (UART1_MINT_RX),
+		.end    = (UART1_MINT_RX),
+		.flags  = IORESOURCE_IRQ,
+	},
+	[2] = {
+		.start  = (UART1_MINT_TX),
+		.end    = (UART1_MINT_TX),
+		.flags  = IORESOURCE_IRQ,
+	},
+};
+
+static struct platform_device imx_uart1_device = {
+	.name           = "imx-uart",
+	.id             = 0,
+	.num_resources  = ARRAY_SIZE(imx_uart1_resources),
+	.resource       = imx_uart1_resources,
+	.dev            = {
+		.platform_data = &uart1_pdata,
+	}
+};
+
+static struct imxuart_platform_data uart2_pdata = {
+        .flags = IMXUART_HAVE_RTSCTS,
+};
+
+static struct resource imx_uart2_resources[] = {
+	[0] = {
+		.start  = 0x00207000,
+		.end    = 0x002070FF,
+		.flags  = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start  = (UART2_MINT_RX),
+		.end    = (UART2_MINT_RX),
+		.flags  = IORESOURCE_IRQ,
+	},
+	[2] = {
+		.start  = (UART2_MINT_TX),
+		.end    = (UART2_MINT_TX),
+		.flags  = IORESOURCE_IRQ,
+	},
+	[3] = {
+		.start	= UART2_MINT_RTS,
+		.end	= UART2_MINT_RTS,
+		.flags	= IORESOURCE_IRQ,
+	},
+};
+
+static struct platform_device imx_uart2_device = {
+	.name           = "imx-uart",
+	.id             = 1,
+	.num_resources  = ARRAY_SIZE(imx_uart2_resources),
+	.resource       = imx_uart2_resources,
+	.dev            = {
+		.platform_data = &uart2_pdata,
+	}
+};
+
+#ifdef CONFIG_SPI_IMX
+static struct resource imx_spi1_resource[] = {
+	[0] = {
+		.start = 0x00213000,
+		.end   = 0x00213fff,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = CSPI_INT,
+		.end   = CSPI_INT,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+static struct spi_imx_master imx_spi1_master_info = {
+	.num_chipselect	= 2,
+	.enable_dma     = 0,
+};
+
+static struct platform_device imx_spi1 = {
+	.name		= "spi_imx",
+	.id		= 1,
+	.resource	= imx_spi1_resource,
+	.num_resources	= ARRAY_SIZE(imx_spi1_resource),
+	.dev = {
+		.platform_data = &imx_spi1_master_info,
+	},
+};
+
+static struct resource imx_spi2_resource[] = {
+	[0] = {
+		.start = 0x00219000,
+		.end   = 0x00219fff,
+		.flags = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start = SPI2_INT,
+		.end   = SPI2_INT,
+		.flags = IORESOURCE_IRQ,
+	}
+};
+
+static struct spi_imx_master imx_spi2_master_info = {
+	.num_chipselect	= 2,
+	.enable_dma     = 0,
+};
+
+static struct platform_device imx_spi2 = {
+	.name		= "spi_imx",
+	.id		= 2,
+	.resource	= imx_spi2_resource,
+	.num_resources	= ARRAY_SIZE(imx_spi2_resource),
+	.dev = {
+		.platform_data = &imx_spi2_master_info,
+	},
+};
+#endif /* CONFIG_SPI_IMX */
+
+/*
+ * APF9328 can have an optionnal MAX1027 ADC
+ */
+#ifdef CONFIG_ARMADEUS_MAX1027
+#define IMX_SPI1_SS_PIN 15
+#define IMX_SPI1_SS (1<<15)
+#define MAX1027_EOC_INT 13
+#define MAX1027_CNVST 14
+
+static int max1027_init(struct spi_device *spi)
+{
+	/* SPI1 GPIOs */
+	imx_gpio_mode(PC14_PF_SPI1_SCLK);
+	imx_gpio_mode(PC16_PF_SPI1_MISO);
+	imx_gpio_mode(PC17_PF_SPI1_MOSI);
+
+	/* configure CNVST */
+	DR(0) |= 1 << MAX1027_CNVST; /* Initializes it High */
+	imx_gpio_mode(GPIO_PORTA | MAX1027_CNVST | GPIO_OUT | GPIO_GIUS | GPIO_DR);
+
+	/* configure EOC */
+	imx_gpio_mode(GPIO_PORTA | MAX1027_EOC_INT | GPIO_IN | GPIO_GIUS);
+
+	/* SPI CSn is used as chip select but in GPIO mode */
+	DR(2) |= IMX_SPI1_SS;
+	imx_gpio_mode(GPIO_PORTC | IMX_SPI1_SS_PIN | GPIO_OUT | GPIO_GIUS | GPIO_DR);
+
+	return 0;
+}
+
+static int max1027_exit(struct spi_device *spi)
+{
+	return 0;
+}
+
+static void max1027_cs(u32 command)
+{
+	if (command == SPI_CS_DEASSERT)
+		DR(2) |= IMX_SPI1_SS;
+	else
+		DR(2) &= ~IMX_SPI1_SS;
+}
+
+static struct spi_imx_chip max1027_hw = {
+	.cs_control		= max1027_cs,
+};
+
+static struct max1027_config apf9328_max1027_config = {
+	.conv = MAX1027_CONV_DEFAULT,
+	.setup = MAX1027_SETUP_DEFAULT,
+	.avg = MAX1027_AVG_DEFAULT,
+	.cnvst_pin = (int)(MAX1027_CNVST|GPIO_PORTA),
+	.init = max1027_init,
+	.exit = max1027_exit
+};
+#endif /* CONFIG_ARMADEUS_MAX1027 */
+
+
+#ifdef CONFIG_ARMADEUS_MAX1027
+static struct spi_board_info spi_board_info[] __initdata = {
+{
+	.modalias	= "max1027",
+	.controller_data= &max1027_hw,
+	.max_speed_hz	= 8000000,
+	.bus_num	= 1, /* SPI1 */
+	.chip_select	= 0,
+	.mode 		= 0,
+	.irq		= IRQ_GPIOA(MAX1027_EOC_INT),
+	.platform_data	= &apf9328_max1027_config,
+},
+};
+#endif
+
+#ifdef CONFIG_IMX_BACKLIGHT
+static struct imxbl_machinfo imx_bl_machinfo = {
+	.max_intensity      = 0xff,
+	.default_intensity  = 0x90,
+	.limit_mask         = 0x7f, /* When battery is low */
+/*    set_bl_intensity = put a function here if you want to overload default one, */
+};
+
+static struct platform_device imxbl_device = {
+	.name       = "imx-bl",
+	.dev        = {
+	//        .parent = &imxfb_device.dev, crash kernel even if EXPORT_SYMBOL() is done in generic.c
+		.platform_data	= &imx_bl_machinfo,
+	},
+	.id        = 0,
+};
+#endif /* CONFIG_IMX_BACKLIGHT */
+
+/*
+ * The APF9328 can have up to 32MB NOR Flash
+ */
+static struct resource flash_resource = {
+	.start  = IMX_CS0_PHYS,
+	.end    = IMX_CS0_PHYS + (32 * 1024 * 1024) - 1,
+	.flags  = IORESOURCE_MEM,
+};
+
+static struct physmap_flash_data apf9328_flash_data = {
+	.width  = 2,
+};
+
+static struct platform_device apf9328_flash_device = {
+	.name           = "physmap-flash",
+	.id             = 0,
+	.dev = {
+		.platform_data = &apf9328_flash_data,
+	},
+	.resource = &flash_resource,
+	.num_resources = 1,
+};
+
+static struct resource imx_wdt_resources[] = {
+	[0] = {
+		.start  = 0x00201000,
+		.end    = 0x00201008,
+		.flags  = IORESOURCE_MEM,
+	},
+};
+
+struct platform_device imx_wdt_device = {
+	.name           = "imx-wdt",
+	.id             = 0,
+	.resource       = imx_wdt_resources,
+	.num_resources  = ARRAY_SIZE(imx_wdt_resources),
+};
+
+static struct platform_device *devices[] __initdata = {
+	&imx_uart1_device,
+	&imx_uart2_device,
+	&dm9000x_device,
+#ifdef CONFIG_SPI_IMX
+	&imx_spi1,
+	&imx_spi2,
+#endif
+#ifdef CONFIG_PWM
+	&imx_pwm_device,
+#endif
+#ifdef CONFIG_IMX_BACKLIGHT
+	&imxbl_device,
+#endif
+#if defined(CONFIG_SND_IMX_PCM) || defined(CONFIG_SND_IMX_PCM_MODULE)
+	&apf9328_ssi_device,
+#endif
+	&apf9328_flash_device,
+	&imx_wdt_device,
+
+};
+
+static void __init apf9328_init(void)
+{
+	printk("--- Registering APF9328 ressources\n");
+
+	/* Initializes serial port 1/console GPIOs */
+	imx_gpio_mode(PC9_PF_UART1_CTS);
+	imx_gpio_mode(PC10_PF_UART1_RTS);
+	imx_gpio_mode(PC11_PF_UART1_TXD);
+	imx_gpio_mode(PC12_PF_UART1_RXD);
+
+#ifdef CONFIG_USB_GADGET_IMX
+	set_imx_usb_info(&apf9328_udc_0_data);
+#endif
+
+	platform_add_devices(devices, ARRAY_SIZE(devices));
+
+#if defined (CONFIG_ARMADEUS_MAX1027)
+	spi_register_board_info(spi_board_info, ARRAY_SIZE(spi_board_info));
+#endif
+
+	apf9328_baseboard_init();
+
+	printk("--- APF9328 ressources registered\n");
+}
+
+/*
+ * Register here the memory addresses we want to access from our drivers and
+ * which are not already registered in generic.c
+ */
+#ifdef CONFIG_FB_IMX
+#define IMX_FB_PHYS     (0x0C000000 - 0x40000)
+#endif
+
+static struct map_desc apf9328_io_desc[] __initdata = {
+#ifdef CONFIG_FB_IMX
+	{
+		.virtual    = IMX_FB_VIRT,
+		.pfn        = __phys_to_pfn(IMX_FB_PHYS),
+		.length     = IMX_FB_SIZE,
+		.type       = MT_DEVICE
+	},
+#endif
+};
+
+void __init apf9328_map_io(void)
+{
+	imx_map_io();
+	iotable_init(apf9328_io_desc, ARRAY_SIZE(apf9328_io_desc));
+}
+
+static void __init apf9328_init_irq(void)
+{
+	/* Init generic IRQs */
+	imx_init_irq();
+
+	/* Init our custom IRQs (DM9000) */
+	set_irq_type(APF9328_ETH_IRQ, IRQF_TRIGGER_FALLING);
+}
+
+
+MACHINE_START(APF9328, "Armadeus APF9328")
+	/* Maintainer: Julien Boibessot, Armadeus */
+	.phys_io      = 0x00200000,
+	.io_pg_offst  = ((0xe0200000) >> 18) & 0xfffc,
+	.boot_params  = 0x08000100,
+	.map_io       = apf9328_map_io,
+	.init_irq     = apf9328_init_irq,
+	.timer        = &imx_timer,
+	.init_machine = apf9328_init,
+MACHINE_END
Index: linux-2.6.29.6/arch/arm/mach-imx/apf9328_lcd_config.h
===================================================================
--- /dev/null	1970-01-01 00:00:00.000000000 +0000
+++ linux-2.6.29.6/arch/arm/mach-imx/apf9328_lcd_config.h	2014-12-17 18:10:02.048877453 +0100
@@ -0,0 +1,301 @@
+/*
+ *
+ * Armadeus LCD configuration file
+ *
+ * Put here all that is needed to configure the Hardware
+ * interface to your LCD
+ *
+ *
+ */
+
+#ifndef APF_LCD_CONFIG_H
+#define APF_LCD_CONFIG_H
+
+
+#ifdef CONFIG_FB_IMX
+
+#include <mach/imxfb.h>
+#include <linux/delay.h>
+#include <mach/gpio.h>
+
+#ifdef CONFIG_ARCH_IMX
+#define LCDC_BASE_ADDR	IMX_LCDC_BASE
+#endif
+#define LCDISR_EOF	(1 << 1)
+
+#ifdef CONFIG_MACH_APF9328
+#define OPTREX_F51900_POWER_DOWN	(GPIO_PORTD | 7)	/* PD7_REV */
+#define SHARP_LQ043_POWER_DOWN		(GPIO_PORTD | 12)	/* PD12_ACD_OE */
+#define CONTRAST_LINE			(GPIO_PORTD | 11)	/* PD11_CONTRAST */
+#endif
+
+#ifdef CONFIG_MACH_APF27
+#define OPTREX_F51900_POWER_DOWN	(GPIO_PORTA | 24)	/* PA24_REV */
+#define SHARP_LQ043_POWER_DOWN		(GPIO_PORTA | 31)	/* PA31_OE_ACD */
+#define CONTRAST_LINE			(GPIO_PORTA | 30)	/* PA30_CONTRAST */
+#endif
+
+#define DEFAULT_DMA_SETTINGS        (DMACR_BURST | DMACR_HM(8) | DMACR_TM(4))
+
+#ifdef CONFIG_MACH_APF9328
+static int apf9328_fb_init(struct platform_device *pdev);
+static int apf9328_fb_exit(struct platform_device *pdev);
+#endif
+
+/*
+ * Power on/off LCD's internal logic
+ */
+static void apf_lcd_power(int on)
+{
+	u32 isr;
+
+	pr_debug("%s: %s\n", __func__, on ? "on":"off");
+	isr = 0;
+#ifdef CONFIG_FB_IMX_OPTREX_F51900_CSTN
+	if (on)
+		gpio_set_value(OPTREX_F51900_POWER_DOWN, 1);
+	else
+		gpio_set_value(OPTREX_F51900_POWER_DOWN, 0);
+#elif defined(CONFIG_FB_IMX_MICROTIPS_MTF_T035_TFT)
+	/* No LCD powerdown yet */
+#elif defined(CONFIG_FB_IMX_SHARP_LQ043_TFT)
+	if (on) {
+		mdelay(200); /* at least ten frames have to be processed before
+				enabling the display */
+		/* Waits end of current frame */
+		isr = readl(IO_ADDRESS(LCDC_BASE_ADDR) + 0x40);
+		do {
+			isr = readl(IO_ADDRESS(LCDC_BASE_ADDR) + 0x40);
+			udelay(1000);
+			pr_debug("%08x\n", isr);
+		} while ((isr & LCDISR_EOF) == 0);
+
+		gpio_set_value(SHARP_LQ043_POWER_DOWN, 1);
+		mdelay(200);
+	} else {
+		gpio_set_value(SHARP_LQ043_POWER_DOWN, 0);
+		mdelay(200); /* needs to wait 10 frames after DISP goes down
+				before shutting down LCDC (done in imxfb) */
+	}
+#else
+	if (on) {
+		gpio_set_value(CONTRAST_LINE, 0);
+	} else {
+		gpio_set_value(CONTRAST_LINE, 1);
+	}
+#endif /* CONFIG_FB_IMX_OPTREX_F51900_CSTN */
+}
+
+/*
+ * Power on/off LCD's backlight
+ */
+static void apf_lcd_backlight_power(int on)
+{
+	u32 pwmr;
+
+	pr_debug("%s: %s\n", __func__, on ? "on":"off");
+
+	pwmr = readl(IO_ADDRESS(LCDC_BASE_ADDR) + 0x2c);
+#ifdef CONFIG_MACH_APF9328
+	if (pwmr)
+		imx_gpio_mode(PD11_PF_CONTRAST);
+#endif
+	if (on) {
+		pwmr |= PWMR_CC_EN;
+	} else {
+		pwmr &= ~PWMR_CC_EN;
+	}
+	writel(pwmr, IO_ADDRESS(LCDC_BASE_ADDR) + 0x2c);
+}
+
+#ifdef CONFIG_MACH_APF9328
+static struct imx_fb_platform_data apf9328_fb_info /*__initdata*/ = {
+#elif CONFIG_MACH_APF27
+static struct imx_fb_platform_data apf27_fb_data = {
+#endif
+#ifdef CONFIG_FB_IMX_SHARP_LQ043_TFT
+	.pixclock	= 125000, /* picoS -> ~8MHz */
+	.bpp		= 16,
+	.xres		= 480,
+	.yres		= 272,
+
+	.hsync_len	= 41,
+	.vsync_len	= 10,
+	.left_margin	= 3, /* should be 2 but i.MX doesn't support it */
+	.upper_margin	= 3,
+	.right_margin	= 2,
+	.lower_margin	= 2,
+
+	.pcr		= PCR_TFT | PCR_COLOR | PCR_PBSIZ_8 | PCR_BPIX_16 | PCR_FLMPOL | PCR_LPPOL |
+				PCR_CLKPOL | PCR_SCLKIDLE | PCR_SCLK_SEL | PCR_PCD(5),
+	.pwmr		= 0x000003ff,    /* Contrast with PWM @ Pixel clock / 256, max width by default */
+	.dmacr		= DEFAULT_DMA_SETTINGS,
+	.backlight_power= apf_lcd_backlight_power,
+	.lcd_power	= apf_lcd_power,
+#elif CONFIG_FB_IMX_MICROTIPS_MTF_T035_TFT
+	.pixclock	= 156250, /* picoS -> ~6.4MHz */
+	.bpp		= 16,
+	.xres		= 320,
+	.yres		= 240,
+
+	.hsync_len	= 31,
+	.vsync_len	= 3,
+	.left_margin	= 4,
+	.upper_margin	= 20,
+	.right_margin	= 69,
+	.lower_margin	= 20,
+
+	.pcr		= PCR_TFT | PCR_COLOR | PCR_PBSIZ_8 | PCR_BPIX_16 | PCR_FLMPOL | PCR_LPPOL |
+				PCR_SCLKIDLE | PCR_SCLK_SEL | PCR_PCD(7),
+	.pwmr		= 0x00000150,    /* Contrast with PWM @ Line Pulse / 256, medium width by default */
+	.dmacr		= DEFAULT_DMA_SETTINGS,
+	.backlight_power= apf_lcd_backlight_power,
+	.lcd_power	= apf_lcd_power,
+#elif CONFIG_FB_IMX_SHARP_LQ057_TFT
+	.pixclock	= 158730, /* picoS -> ~6.3MHz */
+	.bpp		= 16,
+	.xres		= 320,
+	.yres		= 240,
+
+	.hsync_len	= 9,
+	.vsync_len	= 2,
+	.left_margin	= 9,
+	.upper_margin	= 0,
+	.right_margin	= 27,
+	.lower_margin	= 7,
+
+	.pcr		= PCR_TFT | PCR_COLOR | PCR_PBSIZ_8 | PCR_BPIX_16 | /*PCR_CLKPOL |*/
+				PCR_SCLKIDLE | PCR_SCLK_SEL | PCR_PCD(9),
+	.pwmr		= 0,    /* No contrast management */
+	.dmacr		= DEFAULT_DMA_SETTINGS,
+	.lcd_power	= apf_lcd_power,
+#elif CONFIG_FB_IMX_OPTREX_F51900_CSTN
+	.pixclock	= 62500,
+	.bpp		= 8,
+	.xres		= 320,
+	.yres		= 240,
+
+	.hsync_len	= 2,
+	.vsync_len	= 2,
+	.left_margin	= 2,
+	.upper_margin	= 2,
+	.right_margin	= 2,
+	.lower_margin	= 2,
+
+	.pcr		= PCR_COLOR | PCR_PBSIZ_8 | PCR_BPIX_8 | PCR_ACD(5) |
+				PCR_END_BYTE_SWAP | PCR_PCD(3),
+	.dmacr		= DEFAULT_DMA_SETTINGS,
+	.pwmr		= 0,    /* No contrast management */
+	.lcd_power	= apf_lcd_power,
+#elif CONFIG_FB_IMX_MOTOROLA_A910_TFT
+	.pixclock	= 158730, /* picoS -> ~6.3MHz */
+	.bpp		= 16,
+	.xres		= 240,
+	.yres		= 320,
+
+	.hsync_len	= 9,
+	.vsync_len	= 2,
+	.left_margin	= 9,
+	.upper_margin	= 2,
+	.right_margin	= 27,
+	.lower_margin	= 4,
+
+	.pcr		= PCR_TFT | PCR_COLOR | PCR_PBSIZ_8 | PCR_BPIX_16 | PCR_CLKPOL |
+				PCR_SCLKIDLE | PCR_SCLK_SEL | PCR_PCD(9),
+	.dmacr		= DEFAULT_DMA_SETTINGS,
+	.pwmr		= 0,    /* No contrast management */
+	.lcd_power	= apf_lcd_power,
+#else
+#error Please define a imx_fb_platform_data structure with your LCD parameters
+#endif
+#ifdef CONFIG_MACH_APF9328
+	.init		= apf9328_fb_init,
+	.exit		= apf9328_fb_exit,
+#elif CONFIG_MACH_APF27
+	.init		= apf27_fb_init,
+	.exit		= apf27_fb_exit,
+#endif
+};
+
+/*
+ * Configure all GPIOs needed by LCDs
+ */
+#ifdef CONFIG_MACH_APF9328
+static int apf9328_fb_init(struct platform_device *pdev)
+{
+	struct imx_fb_platform_data *fb_inf = &apf9328_fb_info;
+	int width;
+
+	pr_debug("%s\n", __func__);
+
+#ifdef CONFIG_FB_IMX_OPTREX_F51900_CSTN
+	gpio_set_value(OPTREX_F51900_POWER_DOWN, 1); /* Initializes it High */
+	imx_gpio_mode(OPTREX_F51900_POWER_DOWN | GPIO_OUT | GPIO_DR);
+#endif
+#ifdef CONFIG_FB_IMX_SHARP_LQ043_TFT
+	/* ACD_OE (SHARP_LQ043_POWER_DOWN) used as power down signal */
+	gpio_set_value(SHARP_LQ043_POWER_DOWN, 0); /* Initializes it Low */
+	imx_gpio_mode(SHARP_LQ043_POWER_DOWN | GPIO_OUT | GPIO_GIUS | GPIO_DR);
+#else
+	/* otherwise use ACD_OE as standard LCD controller signal */
+	imx_gpio_mode(PD12_PF_ACD_OE);
+#endif
+
+	if (fb_inf->pcr & PCR_TFT)
+		width = 16;
+	else
+		width = 1 << ((fb_inf->pcr >> 28) & 0x3);
+
+	switch (width) {
+	case 16:
+		imx_gpio_mode(PD30_PF_LD15);
+		imx_gpio_mode(PD29_PF_LD14);
+		imx_gpio_mode(PD28_PF_LD13);
+		imx_gpio_mode(PD27_PF_LD12);
+		imx_gpio_mode(PD26_PF_LD11);
+		imx_gpio_mode(PD25_PF_LD10);
+		imx_gpio_mode(PD24_PF_LD9);
+		imx_gpio_mode(PD23_PF_LD8);
+	case 8:
+		imx_gpio_mode(PD22_PF_LD7);
+		imx_gpio_mode(PD21_PF_LD6);
+		imx_gpio_mode(PD20_PF_LD5);
+		imx_gpio_mode(PD19_PF_LD4);
+	case 4:
+		imx_gpio_mode(PD18_PF_LD3);
+		imx_gpio_mode(PD17_PF_LD2);
+	case 2:
+		imx_gpio_mode(PD16_PF_LD1);
+	case 1:
+		imx_gpio_mode(PD15_PF_LD0);
+	}
+
+	imx_gpio_mode(PD6_PF_LSCLK);
+	imx_gpio_mode(PD14_PF_FLM_VSYNC);
+	imx_gpio_mode(PD13_PF_LP_HSYNC);
+
+	/* Sharp's HR TFT displays specific */
+	if (fb_inf->pcr & PCR_SHARP) {
+		imx_gpio_mode(PD7_PF_REV);
+		imx_gpio_mode(PD8_PF_CLS);
+		imx_gpio_mode(PD9_PF_PS);
+		imx_gpio_mode(PD10_PF_SPL_SPR);
+	}
+
+	gpio_set_value(CONTRAST_LINE, 0); /* Initializes it Low */
+	/* GPIO Function for CONTRAST pin */
+	imx_gpio_mode(CONTRAST_LINE | GPIO_OUT | GPIO_GIUS | GPIO_DR);
+
+	return 0;
+}
+
+static int apf9328_fb_exit(struct platform_device *pdev)
+{
+	/* TO BE DONE */
+	return 0;
+}
+#endif /* CONFIG_MACH_APF9328 */
+
+#endif /* CONFIG_FB_IMX */
+
+#endif /* APF_LCD_CONFIG_H */
Index: linux-2.6.29.6/arch/arm/mach-imx/include/mach/apf9328.h
===================================================================
--- /dev/null	1970-01-01 00:00:00.000000000 +0000
+++ linux-2.6.29.6/arch/arm/mach-imx/include/mach/apf9328.h	2014-12-17 18:10:02.048877453 +0100
@@ -0,0 +1,59 @@
+/*
+ * linux/include/asm-arm/arch-imx/apf9328.h
+ *
+ * Copyright (c) 2005 Armadeus
+ * This work is based on scb9328.h from Sascha Hauer
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ *
+ */
+
+#ifndef __ASM_ARCH_APF9328_H
+#define __ASM_ARCH_APF9328_H
+
+/* ------------------------------------------------------------------------ */
+/* Memory Map for the APF9328 Board                                         */
+/* ------------------------------------------------------------------------ */
+
+/* Ethernet */
+#define APF9328_ETH_VIRT ( IMX_CS4_VIRT + 0x00C00000 )
+#define APF9328_ETH_PHYS ( IMX_CS4_PHYS + 0x00C00000 )
+#define APF9328_ETH_IRQ  ( IRQ_GPIOB(14) )
+
+/* FLASH */
+#define APF9328_FLASH_PHYS      IMX_CS0_PHYS
+#ifdef CONFIG_IMX_APF9328_FLASH_8MB
+# define APF9328_FLASH_SIZE     0x00800000
+#endif
+#ifdef CONFIG_IMX_APF9328_FLASH_16MB
+# define APF9328_FLASH_SIZE     0x01000000
+#endif
+#define APF9328_FLASH_BASE      IMX_CS0_VIRT
+
+#define CLK32 32768
+
+#ifndef __ASSEMBLY__
+/*
+ * The APF9328 module needs a baseboard to work. After basic initializing
+ * its own devices, it calls baseboard's init function.
+ * TODO: Add your own baseboard init function and call it from
+ * inside apf9328_init().
+ *
+ * This example here is for the DevLight/Full development boards. Refer apf9328-dev.c.
+ */
+
+extern void apf9328_baseboard_init(void);
+#endif
+
+#endif /* __ASM_ARCH_APF9328_H */
Index: linux-2.6.29.6/arch/arm/mach-imx/apf9328-dev.c
===================================================================
--- /dev/null	1970-01-01 00:00:00.000000000 +0000
+++ linux-2.6.29.6/arch/arm/mach-imx/apf9328-dev.c	2014-12-17 18:19:49.904896128 +0100
@@ -0,0 +1,338 @@
+/*
+ * linux/arch/arm/mach-imx/apf9328-dev.c
+ * Declares hardware present on APF9328_DevLight or DevFull boards
+ *
+ * Copyright (c) 2009 Armadeus systems
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
+ *
+ */
+
+#include <linux/device.h>
+#include <linux/platform_device.h>
+#include <linux/mtd/physmap.h>
+#include <linux/init.h>
+#include <linux/interrupt.h>
+#include <linux/spi/spi.h>
+#include <linux/spi/spidev.h>
+#include <linux/spi/tsc2102.h>
+#include "../../../drivers/net/can/mcp251x.h"
+
+#include <asm/system.h>
+#include <mach/hardware.h>
+#include <linux/irq.h>
+#include <asm/pgtable.h>
+#include <asm/page.h>
+
+#include <asm/mach/map.h>
+#include <asm/mach-types.h>
+#include <asm/mach/arch.h>
+#include <mach/imx-uart.h>
+#include <mach/mmc.h>
+#include <mach/usb.h>
+#include <mach/spi_imx.h>
+#include <mach/imx-regs.h> /* imx_gpio_mode() */
+#include <mach/gpio.h>
+#include <mach/imx-alsa.h>
+#include <linux/usb/isp116x.h>
+#include <mach/imx_ssi.h>
+
+#include "generic.h"
+
+
+#ifdef CONFIG_SPI_TSC2102_MODULE
+#define CONFIG_SPI_TSC2102 1
+#endif
+#ifdef CONFIG_CAN_MCP251X_MODULE
+#define CONFIG_CAN_MCP251X 1
+#endif
+#ifdef CONFIG_ARMADEUS_ISP1761_MODULE
+#define CONFIG_ARMADEUS_ISP1761 1
+#endif
+#ifdef CONFIG_SPI_SPIDEV_MODULE
+#define CONFIG_SPI_SPIDEV 1
+#endif
+
+
+
+/*
+ * APF9328_DevFull board has an ISP1761 USB Host controller
+ */
+#ifdef CONFIG_ARMADEUS_ISP1761
+#define ISP1761_BASE		IMX_CS3_PHYS
+#define ISP1761_GPIO_IRQ	(GPIO_PORTC | 10)
+#define ISP1761_IRQ		(IRQ_GPIOC(10))
+
+static struct resource devfull_isp1761_resources[] = {
+	[0] = {
+		.name	= "isp1761-regs",
+		.start  = ISP1761_BASE + 0x00000000,
+		.end    = ISP1761_BASE + 0x000fffff,
+		.flags  = IORESOURCE_MEM,
+	},
+	[1] = {
+		.start  = ISP1761_IRQ,
+		.end    = ISP1761_IRQ,
+		.flags  = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWLEVEL,
+	},
+};
+
+static struct platform_device devfull_isp1761_device = {
+	.name           = "isp1761",
+	.id             = 0,
+	.num_resources  = ARRAY_SIZE(devfull_isp1761_resources),
+	.resource       = devfull_isp1761_resources,
+};
+#endif /* CONFIG_ARMADEUS_ISP1761 */
+
+
+/*
+ * APF9328_DevFull board has a TSC2102 for touchscreens control
+ * and sound playing
+ */
+#ifdef CONFIG_SPI_TSC2102
+#define TSC2102_CS_GPIOB 17
+#define TSC2102_INT_GPIOD 8
+
+static int tsc2102_init_gpio(void)
+{
+	/* Activate SPI2 port ---- */
+	/* PortB 17 is used as chip select (in GPIO mode) */
+	DR(1) |= 1 << TSC2102_CS_GPIOB; /* Initializes it High */
+	imx_gpio_mode(GPIO_PORTB | TSC2102_CS_GPIOB | GPIO_OUT | GPIO_GIUS | GPIO_DR);
+	/* Configure SPI2 outputs */
+	imx_gpio_mode(PD7_AIN_SPI2_SCLK);
+	imx_gpio_mode(PD10_AIN_SPI2_TXD);
+	imx_gpio_mode(PD9_AOUT_SPI2_RXD);
+	FMCR |= SPI2_RXD_SEL; /* RX is AOUT on PORTD */
+
+	/* PortD 8 is used as PINTDAV interrupt */
+	set_irq_type(IRQ_GPIOD(TSC2102_INT_GPIOD), IRQF_TRIGGER_FALLING);
+	imx_gpio_mode(GPIO_PORTD | TSC2102_INT_GPIOD | GPIO_IN | GPIO_GIUS);
+
+	printk("TSC2102 GPIOs initialized\n");
+	return 0;
+}
+
+/* Chip select command for TSC2102 */
+static void tsc2102_cs(u32 command)
+{
+	/* PortB 19 is used as chip select */
+	if (command == SPI_CS_DEASSERT)
+		DR(1) |= 1<< TSC2102_CS_GPIOB;
+	else
+		DR(1) &= ~(1<< TSC2102_CS_GPIOB);
+}
+
+static struct spi_imx_chip tsc2102_hw = {
+	.cs_control		= tsc2102_cs,
+};
+
+static struct tsc210x_config apf9328_tsc2102_config = {
+	.use_internal = 1, /* -> use internal voltage reference */
+	.monitor = TSC_BAT1 | TSC_AUX | TSC_TEMP,
+	.init = tsc2102_init_gpio,
+/*    .apm_report = palmte_get_power_status,*/
+/*#if defined(CONFIG_SND_IMX_TSC2102) || defined(CONFIG_SND_IMX_TSC2102_MODULE)
+	.alsa_config = &apf9328_alsa_pdata,
+#endif*/
+};
+
+#if defined(CONFIG_SND_IMX_TSC2102) || defined(CONFIG_SND_IMX_TSC2102_MODULE)
+static struct imx_sound_platform_data apf9328_alsa_pdata;
+
+static struct platform_device tsc2102_alsa_device = {
+	.name           = "tsc210x-alsa",
+	.id             = 0,
+	.dev            = {
+		.platform_data = &apf9328_alsa_pdata,
+	}
+};
+#endif /* defined(CONFIG_SND_IMX_TSC2102) || defined(CONFIG_SND_IMX_TSC2102_MODULE) */
+
+#endif /* CONFIG_SPI_TSC2102 */
+
+/*
+ * APF9328_DevFull board has a MCP251X CAN bus Host controller
+ */
+#ifdef CONFIG_CAN_MCP251X
+#define CAN_MPC251X_CS_GPIOB 19
+#define CAN_MPC251X_INT_GPIOC 13
+
+/* Chip select command for MCP251X */
+static void mcp251X_cs(u32 command)
+{
+	/* PortB 19 is used as chip select */
+	if (command == SPI_CS_DEASSERT)
+		DR(1) |= 1<< CAN_MPC251X_CS_GPIOB;
+	else
+		DR(1) &= ~(1<< CAN_MPC251X_CS_GPIOB);
+}
+
+static struct spi_imx_chip mcp251X_hw = {
+	.cs_control		= mcp251X_cs,
+};
+
+static void mcp251X_init_gpio(void)
+{
+	/* PortB 19 is used as chip select (in GPIO mode) */
+	DR(1) |= 1 << CAN_MPC251X_CS_GPIOB; /* Initializes it High */
+	imx_gpio_mode(GPIO_PORTB | CAN_MPC251X_CS_GPIOB | GPIO_OUT | GPIO_GIUS | GPIO_DR);
+
+	/* PortC 13 is used as CAN interrupt */
+	set_irq_type(IRQ_GPIOC(CAN_MPC251X_INT_GPIOC), IRQF_TRIGGER_FALLING);
+	imx_gpio_mode(GPIO_PORTC | CAN_MPC251X_INT_GPIOC | GPIO_IN | GPIO_GIUS);
+
+	/* Configure SPI2 outputs */
+	imx_gpio_mode(PD7_AIN_SPI2_SCLK);
+	imx_gpio_mode(PD10_AIN_SPI2_TXD);
+	imx_gpio_mode(PD9_AOUT_SPI2_RXD);
+	FMCR |= SPI2_RXD_SEL; /* RX is AOUT on PORTD */
+}
+
+static struct mcp251x_platform_data apf9328_mcp251x_config = {
+	.oscillator_frequency  = 16000000,
+	.board_specific_setup  = NULL,
+	.device_reset          = NULL,
+	.transceiver_enable    = NULL,
+};
+
+#endif /* CONFIG_CAN_MCP251X */
+
+/*
+ * APF9328 CONFIG SPIDEV
+ */
+#ifdef CONFIG_SPI_SPIDEV
+#define SPIDEV_CS_GPIOA	4	/* CSI_D0 !! */
+
+static int spidev_init_gpio(void)
+{
+	/* SPI1 GPIOs */
+	imx_gpio_mode(PC14_PF_SPI1_SCLK);
+	imx_gpio_mode(PC16_PF_SPI1_MISO);
+	imx_gpio_mode(PC17_PF_SPI1_MOSI);
+
+	/* PortA 4 (CSI_D0) is used as chip select (in GPIO mode) */
+	DR(0) |= 1 << SPIDEV_CS_GPIOA; /* Initializes it High */
+	imx_gpio_mode(GPIO_PORTA | SPIDEV_CS_GPIOA | GPIO_OUT | GPIO_GIUS | GPIO_DR);
+
+	return 0;
+}
+
+/* Chip select command for spidev */
+static void spidev_cs(u32 command)
+{
+	/* PortA 4 (CSI_D0) is used as chip select */
+	if (command == SPI_CS_DEASSERT)
+		DR(0) |= 1<< SPIDEV_CS_GPIOA;
+	else
+		DR(0) &= ~(1<< SPIDEV_CS_GPIOA);
+}
+
+static struct spi_imx_chip spidev_hw = {
+	.cs_control     = spidev_cs,
+};
+
+static struct spidev_platform_data apf9328_spidev_config = {
+	.init = spidev_init_gpio,
+};
+
+#endif /* CONFIG_SPI_SPIDEV */
+
+
+static struct spi_board_info spi_dev_board_info[] __initdata = {
+#ifdef CONFIG_SPI_TSC2102
+{
+	.modalias	= "tsc210x",
+	.controller_data= &tsc2102_hw,
+	.max_speed_hz	= 8000000,
+	.bus_num	= 2, /* SPI2 */
+	.irq		= IRQ_GPIOD(TSC2102_INT_GPIOD),
+	.chip_select	= 0,
+	.mode 		= 0,
+	.platform_data	= &apf9328_tsc2102_config,
+},
+#endif
+#ifdef CONFIG_CAN_MCP251X
+{
+	.modalias	= "mcp251x",
+	.max_speed_hz	= 8000000, /* 8MHz */
+	.controller_data= &mcp251X_hw,
+	.bus_num	= 2,
+	.mode		= SPI_MODE_0,
+	.chip_select	= 1,
+	.irq		= IRQ_GPIOC( CAN_MPC251X_INT_GPIOC ),
+	.platform_data	= &apf9328_mcp251x_config,
+},
+#endif
+#ifdef CONFIG_SPI_SPIDEV
+{
+	.modalias          = "spidev",
+	.controller_data    = &spidev_hw,
+	.max_speed_hz      = 8000000, /* 8MHz */
+	.bus_num           = 1, /* SPI1 */
+	.mode              = SPI_MODE_0,
+	.chip_select       = 1,
+	.platform_data     = &apf9328_spidev_config,
+},
+#endif /* CONFIG_SPI_SPIDEV */
+};
+
+/*
+ * You may connect several types of LCD on these boards
+ */
+#ifdef CONFIG_FB_IMX
+/* all custom LCD configuration is deported to this file for clarity purpose: */
+#include "apf9328_lcd_config.h"
+#endif
+
+
+static struct platform_device *devices[] __initdata = {
+#if defined(CONFIG_SND_IMX_TSC2102) || defined(CONFIG_SND_IMX_TSC2102_MODULE)
+	&tsc2102_alsa_device,
+#endif
+#ifdef CONFIG_ARMADEUS_ISP1761
+	&devfull_isp1761_device,
+#endif
+};
+
+void __init apf9328_baseboard_init(void)
+{
+	printk("    Registering APF9328_Dev ressources:");
+
+	/* Initializes serial port 2 GPIOs */
+	imx_gpio_mode(PB30_PF_UART2_TXD);
+	imx_gpio_mode(PB31_PF_UART2_RXD);
+	imx_gpio_mode(PB28_PF_UART2_CTS);
+	imx_gpio_mode(PB29_PF_UART2_RTS);
+
+#ifdef CONFIG_FB_IMX
+	set_imx_fb_info(&apf9328_fb_info);
+#endif
+#ifdef CONFIG_CAN_MCP251X
+	mcp251X_init_gpio();
+#endif
+#ifdef CONFIG_ARMADEUS_ISP1761
+	set_irq_type(ISP1761_IRQ, IRQF_TRIGGER_FALLING);
+	imx_gpio_mode(ISP1761_GPIO_IRQ | GPIO_IN | GPIO_GIUS);
+#endif
+	platform_add_devices(devices, ARRAY_SIZE(devices));
+
+#if defined (CONFIG_SPI_TSC2102) || defined (CONFIG_CAN_MCP251X) || defined(CONFIG_SPI_SPIDEV)
+	spi_register_board_info(spi_dev_board_info, ARRAY_SIZE(spi_dev_board_info));
+#endif
+
+	printk(" done\n");
+}
+
