(edif Synopsys_edif (edifVersion 2 0 0) (edifLevel 0)
 (keywordMap (keywordLevel 0))
 (status
  (written (timeStamp 1999 6 30 20 47 10)
   (program "Synopsys Design Compiler" (Version "1998.08"))
   (dataOrigin "company") (author "designer")
  )
 )
 (external pdt2 (edifLevel 0) (technology (numberDefinition))
  (cell NOR3_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port I3 (direction INPUT)) (port O (direction OUTPUT))
    )
   )
  )
  (cell NAND3_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port I3 (direction INPUT)) (port O (direction OUTPUT))
    )
   )
  )
  (cell OR_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port O (direction OUTPUT))
    )
   )
  )
  (cell OR3_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port I3 (direction INPUT)) (port O (direction OUTPUT))
    )
   )
  )
  (cell NAND_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port I2 (direction INPUT))
     (port O (direction OUTPUT))
    )
   )
  )
  (cell INV_GATE (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port I1 (direction INPUT)) (port O (direction OUTPUT)))
   )
  )
  (cell FLIP_FLOP_D_RESET (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port RESET (direction INPUT)) (port CK (direction INPUT))
     (port D (direction INPUT)) (port Q (direction OUTPUT))
    )
   )
  )
 )
 (library DESIGNS (edifLevel 0) (technology (numberDefinition))
  (cell b02 (cellType GENERIC)
   (view Netlist_representation (viewType NETLIST)
    (interface (port reset (direction INPUT)) (port clock (direction INPUT))
     (port linea (direction INPUT)) (port u (direction OUTPUT))
    )
    (contents
     (instance U31
      (viewRef Netlist_representation (cellRef NOR3_GATE (libraryRef pdt2)))
     )
     (instance U32
      (viewRef Netlist_representation (cellRef NAND3_GATE (libraryRef pdt2)))
     )
     (instance U33
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U34
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U35
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U36
      (viewRef Netlist_representation (cellRef INV_GATE (libraryRef pdt2)))
     )
     (instance U37
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U38
      (viewRef Netlist_representation (cellRef OR_GATE (libraryRef pdt2)))
     )
     (instance U39
      (viewRef Netlist_representation (cellRef OR_GATE (libraryRef pdt2)))
     )
     (instance U40
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U41
      (viewRef Netlist_representation (cellRef OR_GATE (libraryRef pdt2)))
     )
     (instance U42
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U43
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U44
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U45
      (viewRef Netlist_representation (cellRef OR_GATE (libraryRef pdt2)))
     )
     (instance U46
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U47
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U48
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U49
      (viewRef Netlist_representation (cellRef OR3_GATE (libraryRef pdt2)))
     )
     (instance U50
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U51
      (viewRef Netlist_representation (cellRef NAND_GATE (libraryRef pdt2)))
     )
     (instance U52
      (viewRef Netlist_representation (cellRef OR3_GATE (libraryRef pdt2)))
     )
     (instance (rename stato_reg_2_ "stato_reg[2]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance (rename stato_reg_1_ "stato_reg[1]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance (rename stato_reg_0_ "stato_reg[0]")
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (instance u_reg
      (viewRef Netlist_representation
       (cellRef FLIP_FLOP_D_RESET (libraryRef pdt2))
      )
     )
     (net (rename stato_2_ "stato[2]")
      (joined (portRef I1 (instanceRef U34)) (portRef I2 (instanceRef U39))
       (portRef I1 (instanceRef U43)) (portRef I3 (instanceRef U49))
       (portRef I2 (instanceRef U52)) (portRef Q (instanceRef stato_reg_2_))
      )
     )
     (net (rename stato48_1_ "stato48[1]")
      (joined (portRef D (instanceRef stato_reg_1_))
       (portRef O (instanceRef U37))
      )
     )
     (net (rename stato_1_ "stato[1]")
      (joined (portRef I2 (instanceRef U31)) (portRef I1 (instanceRef U36))
       (portRef I2 (instanceRef U45)) (portRef Q (instanceRef stato_reg_1_))
      )
     )
     (net (rename stato_0_ "stato[0]")
      (joined (portRef I1 (instanceRef U31)) (portRef I1 (instanceRef U35))
       (portRef I1 (instanceRef U48)) (portRef I2 (instanceRef U49))
       (portRef I1 (instanceRef U51)) (portRef I3 (instanceRef U52))
       (portRef Q (instanceRef stato_reg_0_))
      )
     )
     (net linea
      (joined (portRef linea) (portRef I2 (instanceRef U41))
       (portRef I1 (instanceRef U44)) (portRef I1 (instanceRef U45))
       (portRef I1 (instanceRef U47)) (portRef I1 (instanceRef U49))
      )
     )
     (net reset
      (joined (portRef reset) (portRef RESET (instanceRef stato_reg_2_))
       (portRef RESET (instanceRef stato_reg_1_))
       (portRef RESET (instanceRef stato_reg_0_))
       (portRef RESET (instanceRef u_reg))
      )
     )
     (net clock
      (joined (portRef clock) (portRef CK (instanceRef stato_reg_2_))
       (portRef CK (instanceRef stato_reg_1_))
       (portRef CK (instanceRef stato_reg_0_))
       (portRef CK (instanceRef u_reg))
      )
     )
     (net u54
      (joined (portRef D (instanceRef u_reg)) (portRef O (instanceRef U31)))
     )
     (net (rename stato48_2_ "stato48[2]")
      (joined (portRef D (instanceRef stato_reg_2_))
       (portRef O (instanceRef U32))
      )
     )
     (net u (joined (portRef u) (portRef Q (instanceRef u_reg))))
     (net (rename stato48_0_ "stato48[0]")
      (joined (portRef D (instanceRef stato_reg_0_))
       (portRef O (instanceRef U33))
      )
     )
     (net n92
      (joined (portRef I2 (instanceRef U47)) (portRef I1 (instanceRef U46))
       (portRef I3 (instanceRef U31)) (portRef O (instanceRef U34))
      )
     )
     (net n93
      (joined (portRef I1 (instanceRef U32)) (portRef O (instanceRef U43)))
     )
     (net n94
      (joined (portRef I2 (instanceRef U32)) (portRef O (instanceRef U38)))
     )
     (net n95
      (joined (portRef I3 (instanceRef U32)) (portRef O (instanceRef U44)))
     )
     (net n96
      (joined (portRef I1 (instanceRef U33)) (portRef O (instanceRef U50)))
     )
     (net n97
      (joined (portRef I2 (instanceRef U33)) (portRef O (instanceRef U49)))
     )
     (net n98
      (joined (portRef I1 (instanceRef U42)) (portRef I1 (instanceRef U40))
       (portRef I2 (instanceRef U38)) (portRef O (instanceRef U35))
      )
     )
     (net n99
      (joined (portRef I1 (instanceRef U52)) (portRef I2 (instanceRef U50))
       (portRef I1 (instanceRef U41)) (portRef I1 (instanceRef U39))
       (portRef I1 (instanceRef U38)) (portRef O (instanceRef U36))
      )
     )
     (net n100
      (joined (portRef I1 (instanceRef U37)) (portRef O (instanceRef U52)))
     )
     (net n101
      (joined (portRef I2 (instanceRef U37)) (portRef O (instanceRef U51)))
     )
     (net n102
      (joined (portRef I2 (instanceRef U40)) (portRef O (instanceRef U39)))
     )
     (net n103
      (joined (portRef I2 (instanceRef U44)) (portRef O (instanceRef U40)))
     )
     (net n104
      (joined (portRef I2 (instanceRef U42)) (portRef O (instanceRef U41)))
     )
     (net n105
      (joined (portRef I2 (instanceRef U43)) (portRef O (instanceRef U42)))
     )
     (net n106
      (joined (portRef I2 (instanceRef U46)) (portRef O (instanceRef U45)))
     )
     (net n107
      (joined (portRef I2 (instanceRef U51)) (portRef O (instanceRef U46)))
     )
     (net n108
      (joined (portRef I2 (instanceRef U48)) (portRef O (instanceRef U47)))
     )
     (net n109
      (joined (portRef I1 (instanceRef U50)) (portRef O (instanceRef U48)))
     )
    )
   )
  )
 )
 (design Synopsys_edif (cellRef b02 (libraryRef DESIGNS)))
)
