Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jun 19 17:55:43 2025
| Host         : ubuntu running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                        29          
TIMING-20  Warning   Non-clocked latch                            32          
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           
LATCH-1    Advisory  Existing latches in the design               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (69)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/mem_stage_load_en_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/mem_stage_store_en_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (69)
--------------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.114      -71.270                     63               331432        0.049        0.000                      0               331432        1.100        0.000                       0                 35013  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
i_sys_clk_p     {0.000 2.500}        5.000           200.000         
  clk_out1_pll  {0.000 10.000}       20.000          50.000          
  clk_out2_pll  {0.000 4.762}        9.524           105.000         
  clkfbout_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_sys_clk_p                                                                                                                                                       1.100        0.000                       0                     1  
  clk_out1_pll       16.753        0.000                      0                  558        0.126        0.000                      0                  558        9.600        0.000                       0                   355  
  clk_out2_pll        0.413        0.000                      0               330812        0.049        0.000                      0               330812        3.994        0.000                       0                 34654  
  clkfbout_pll                                                                                                                                                   18.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_pll  clk_out1_pll       -2.114      -71.270                     63                   63        0.077        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_out1_pll                
(none)        clk_out2_pll                
(none)        clkfbout_pll                
(none)                      clk_out1_pll  
(none)                      clk_out2_pll  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_sys_clk_p
  To Clock:  i_sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_sys_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack       16.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.753ns  (required time - arrival time)
  Source:                 uart_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[3][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.266ns (9.089%)  route 2.660ns (90.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 17.766 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.554ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.279    -2.554    uart_inst/clk_out1
    SLICE_X30Y237        FDCE                                         r  uart_inst/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y237        FDCE (Prop_fdce_C_Q)         0.223    -2.331 r  uart_inst/rx_ready_reg/Q
                         net (fo=7, routed)           1.307    -1.025    uart_inst/rx_ready
    SLICE_X8Y232         LUT5 (Prop_lut5_I1_O)        0.043    -0.982 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.354     0.372    twin_controller_inst/E[0]
    SLICE_X12Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.137    17.766    twin_controller_inst/clk_out1
    SLICE_X12Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[3][0]/C
                         clock pessimism             -0.370    17.397    
                         clock uncertainty           -0.094    17.303    
    SLICE_X12Y226        FDCE (Setup_fdce_C_CE)      -0.178    17.125    twin_controller_inst/status_buffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                         17.125    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                 16.753    

Slack (MET) :             16.753ns  (required time - arrival time)
  Source:                 uart_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[3][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.266ns (9.089%)  route 2.660ns (90.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 17.766 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.554ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.279    -2.554    uart_inst/clk_out1
    SLICE_X30Y237        FDCE                                         r  uart_inst/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y237        FDCE (Prop_fdce_C_Q)         0.223    -2.331 r  uart_inst/rx_ready_reg/Q
                         net (fo=7, routed)           1.307    -1.025    uart_inst/rx_ready
    SLICE_X8Y232         LUT5 (Prop_lut5_I1_O)        0.043    -0.982 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.354     0.372    twin_controller_inst/E[0]
    SLICE_X12Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[3][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.137    17.766    twin_controller_inst/clk_out1
    SLICE_X12Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[3][7]/C
                         clock pessimism             -0.370    17.397    
                         clock uncertainty           -0.094    17.303    
    SLICE_X12Y226        FDCE (Setup_fdce_C_CE)      -0.178    17.125    twin_controller_inst/status_buffer_reg[3][7]
  -------------------------------------------------------------------
                         required time                         17.125    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                 16.753    

Slack (MET) :             16.753ns  (required time - arrival time)
  Source:                 uart_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[4][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.266ns (9.089%)  route 2.660ns (90.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 17.766 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.554ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.279    -2.554    uart_inst/clk_out1
    SLICE_X30Y237        FDCE                                         r  uart_inst/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y237        FDCE (Prop_fdce_C_Q)         0.223    -2.331 r  uart_inst/rx_ready_reg/Q
                         net (fo=7, routed)           1.307    -1.025    uart_inst/rx_ready
    SLICE_X8Y232         LUT5 (Prop_lut5_I1_O)        0.043    -0.982 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.354     0.372    twin_controller_inst/E[0]
    SLICE_X12Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.137    17.766    twin_controller_inst/clk_out1
    SLICE_X12Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[4][1]/C
                         clock pessimism             -0.370    17.397    
                         clock uncertainty           -0.094    17.303    
    SLICE_X12Y226        FDCE (Setup_fdce_C_CE)      -0.178    17.125    twin_controller_inst/status_buffer_reg[4][1]
  -------------------------------------------------------------------
                         required time                         17.125    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                 16.753    

Slack (MET) :             16.753ns  (required time - arrival time)
  Source:                 uart_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[4][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.266ns (9.089%)  route 2.660ns (90.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 17.766 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.554ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.279    -2.554    uart_inst/clk_out1
    SLICE_X30Y237        FDCE                                         r  uart_inst/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y237        FDCE (Prop_fdce_C_Q)         0.223    -2.331 r  uart_inst/rx_ready_reg/Q
                         net (fo=7, routed)           1.307    -1.025    uart_inst/rx_ready
    SLICE_X8Y232         LUT5 (Prop_lut5_I1_O)        0.043    -0.982 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.354     0.372    twin_controller_inst/E[0]
    SLICE_X12Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.137    17.766    twin_controller_inst/clk_out1
    SLICE_X12Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[4][4]/C
                         clock pessimism             -0.370    17.397    
                         clock uncertainty           -0.094    17.303    
    SLICE_X12Y226        FDCE (Setup_fdce_C_CE)      -0.178    17.125    twin_controller_inst/status_buffer_reg[4][4]
  -------------------------------------------------------------------
                         required time                         17.125    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                 16.753    

Slack (MET) :             16.753ns  (required time - arrival time)
  Source:                 uart_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[8][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 0.266ns (9.089%)  route 2.660ns (90.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 17.766 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.554ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.279    -2.554    uart_inst/clk_out1
    SLICE_X30Y237        FDCE                                         r  uart_inst/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y237        FDCE (Prop_fdce_C_Q)         0.223    -2.331 r  uart_inst/rx_ready_reg/Q
                         net (fo=7, routed)           1.307    -1.025    uart_inst/rx_ready
    SLICE_X8Y232         LUT5 (Prop_lut5_I1_O)        0.043    -0.982 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.354     0.372    twin_controller_inst/E[0]
    SLICE_X12Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[8][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.137    17.766    twin_controller_inst/clk_out1
    SLICE_X12Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[8][4]/C
                         clock pessimism             -0.370    17.397    
                         clock uncertainty           -0.094    17.303    
    SLICE_X12Y226        FDCE (Setup_fdce_C_CE)      -0.178    17.125    twin_controller_inst/status_buffer_reg[8][4]
  -------------------------------------------------------------------
                         required time                         17.125    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                 16.753    

Slack (MET) :             16.836ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.406ns (14.815%)  route 2.334ns (85.185%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 17.758 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.576ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.257    -2.576    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X44Y224        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y224        FDRE (Prop_fdre_C_Q)         0.223    -2.353 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[3]/Q
                         net (fo=2, routed)           0.469    -1.884    student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[3]
    SLICE_X45Y226        LUT4 (Prop_lut4_I2_O)        0.043    -1.841 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7/O
                         net (fo=1, routed)           0.232    -1.609    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7_n_1
    SLICE_X45Y226        LUT5 (Prop_lut5_I4_O)        0.043    -1.566 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6/O
                         net (fo=1, routed)           0.347    -1.220    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6_n_1
    SLICE_X45Y225        LUT6 (Prop_lut6_I5_O)        0.043    -1.177 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3/O
                         net (fo=2, routed)           0.449    -0.728    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3_n_1
    SLICE_X45Y224        LUT2 (Prop_lut2_I1_O)        0.054    -0.674 r  student_top_inst/bridge_inst/counter_inst/cnt_ms[0]_i_1/O
                         net (fo=32, routed)          0.838     0.164    student_top_inst/bridge_inst/counter_inst/cnt_ms0
    SLICE_X41Y230        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.129    17.758    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X41Y230        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[28]/C
                         clock pessimism             -0.370    17.389    
                         clock uncertainty           -0.094    17.295    
    SLICE_X41Y230        FDRE (Setup_fdre_C_CE)      -0.295    17.000    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[28]
  -------------------------------------------------------------------
                         required time                         17.000    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                 16.836    

Slack (MET) :             16.836ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.406ns (14.815%)  route 2.334ns (85.185%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 17.758 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.576ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.257    -2.576    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X44Y224        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y224        FDRE (Prop_fdre_C_Q)         0.223    -2.353 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[3]/Q
                         net (fo=2, routed)           0.469    -1.884    student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[3]
    SLICE_X45Y226        LUT4 (Prop_lut4_I2_O)        0.043    -1.841 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7/O
                         net (fo=1, routed)           0.232    -1.609    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7_n_1
    SLICE_X45Y226        LUT5 (Prop_lut5_I4_O)        0.043    -1.566 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6/O
                         net (fo=1, routed)           0.347    -1.220    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6_n_1
    SLICE_X45Y225        LUT6 (Prop_lut6_I5_O)        0.043    -1.177 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3/O
                         net (fo=2, routed)           0.449    -0.728    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3_n_1
    SLICE_X45Y224        LUT2 (Prop_lut2_I1_O)        0.054    -0.674 r  student_top_inst/bridge_inst/counter_inst/cnt_ms[0]_i_1/O
                         net (fo=32, routed)          0.838     0.164    student_top_inst/bridge_inst/counter_inst/cnt_ms0
    SLICE_X41Y230        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.129    17.758    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X41Y230        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[29]/C
                         clock pessimism             -0.370    17.389    
                         clock uncertainty           -0.094    17.295    
    SLICE_X41Y230        FDRE (Setup_fdre_C_CE)      -0.295    17.000    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[29]
  -------------------------------------------------------------------
                         required time                         17.000    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                 16.836    

Slack (MET) :             16.836ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.406ns (14.815%)  route 2.334ns (85.185%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 17.758 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.576ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.257    -2.576    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X44Y224        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y224        FDRE (Prop_fdre_C_Q)         0.223    -2.353 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[3]/Q
                         net (fo=2, routed)           0.469    -1.884    student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[3]
    SLICE_X45Y226        LUT4 (Prop_lut4_I2_O)        0.043    -1.841 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7/O
                         net (fo=1, routed)           0.232    -1.609    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7_n_1
    SLICE_X45Y226        LUT5 (Prop_lut5_I4_O)        0.043    -1.566 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6/O
                         net (fo=1, routed)           0.347    -1.220    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6_n_1
    SLICE_X45Y225        LUT6 (Prop_lut6_I5_O)        0.043    -1.177 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3/O
                         net (fo=2, routed)           0.449    -0.728    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3_n_1
    SLICE_X45Y224        LUT2 (Prop_lut2_I1_O)        0.054    -0.674 r  student_top_inst/bridge_inst/counter_inst/cnt_ms[0]_i_1/O
                         net (fo=32, routed)          0.838     0.164    student_top_inst/bridge_inst/counter_inst/cnt_ms0
    SLICE_X41Y230        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.129    17.758    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X41Y230        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[30]/C
                         clock pessimism             -0.370    17.389    
                         clock uncertainty           -0.094    17.295    
    SLICE_X41Y230        FDRE (Setup_fdre_C_CE)      -0.295    17.000    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[30]
  -------------------------------------------------------------------
                         required time                         17.000    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                 16.836    

Slack (MET) :             16.836ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 0.406ns (14.815%)  route 2.334ns (85.185%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 17.758 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.576ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.257    -2.576    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X44Y224        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y224        FDRE (Prop_fdre_C_Q)         0.223    -2.353 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[3]/Q
                         net (fo=2, routed)           0.469    -1.884    student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[3]
    SLICE_X45Y226        LUT4 (Prop_lut4_I2_O)        0.043    -1.841 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7/O
                         net (fo=1, routed)           0.232    -1.609    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_7_n_1
    SLICE_X45Y226        LUT5 (Prop_lut5_I4_O)        0.043    -1.566 f  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6/O
                         net (fo=1, routed)           0.347    -1.220    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_6_n_1
    SLICE_X45Y225        LUT6 (Prop_lut6_I5_O)        0.043    -1.177 r  student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3/O
                         net (fo=2, routed)           0.449    -0.728    student_top_inst/bridge_inst/counter_inst/cnt_1ms[0]_i_3_n_1
    SLICE_X45Y224        LUT2 (Prop_lut2_I1_O)        0.054    -0.674 r  student_top_inst/bridge_inst/counter_inst/cnt_ms[0]_i_1/O
                         net (fo=32, routed)          0.838     0.164    student_top_inst/bridge_inst/counter_inst/cnt_ms0
    SLICE_X41Y230        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.129    17.758    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X41Y230        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[31]/C
                         clock pessimism             -0.370    17.389    
                         clock uncertainty           -0.094    17.295    
    SLICE_X41Y230        FDRE (Setup_fdre_C_CE)      -0.295    17.000    student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[31]
  -------------------------------------------------------------------
                         required time                         17.000    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                 16.836    

Slack (MET) :             16.884ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.352ns (11.564%)  route 2.692ns (88.436%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.224ns = ( 17.776 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.549ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.284    -2.549    uart_inst/clk_out1
    SLICE_X11Y234        FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y234        FDCE (Prop_fdce_C_Q)         0.223    -2.326 r  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          0.552    -1.774    uart_inst/Q[1]
    SLICE_X8Y233         LUT2 (Prop_lut2_I1_O)        0.043    -1.731 r  uart_inst/key[7]_i_4/O
                         net (fo=10, routed)          0.645    -1.086    uart_inst/key[7]_i_4_n_1
    SLICE_X8Y228         LUT6 (Prop_lut6_I2_O)        0.043    -1.043 r  uart_inst/sw[15]_i_2/O
                         net (fo=8, routed)           1.495     0.452    uart_inst/rx_data_reg[5]_2
    SLICE_X8Y237         LUT6 (Prop_lut6_I4_O)        0.043     0.495 r  uart_inst/sw[13]_i_1/O
                         net (fo=1, routed)           0.000     0.495    twin_controller_inst/sw_reg[13]_0
    SLICE_X8Y237         FDCE                                         r  twin_controller_inst/sw_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.147    17.776    twin_controller_inst/clk_out1
    SLICE_X8Y237         FDCE                                         r  twin_controller_inst/sw_reg[13]/C
                         clock pessimism             -0.370    17.407    
                         clock uncertainty           -0.094    17.313    
    SLICE_X8Y237         FDCE (Setup_fdce_C_D)        0.066    17.379    twin_controller_inst/sw_reg[13]
  -------------------------------------------------------------------
                         required time                         17.379    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                 16.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/key_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.198%)  route 0.096ns (42.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.574    -0.459    uart_inst/clk_out1
    SLICE_X11Y234        FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y234        FDCE (Prop_fdce_C_Q)         0.100    -0.359 r  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          0.096    -0.263    twin_controller_inst/key_reg[7]_0[1]
    SLICE_X10Y234        LUT6 (Prop_lut6_I3_O)        0.028    -0.235 r  twin_controller_inst/key[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    twin_controller_inst/key[3]_i_1_n_1
    SLICE_X10Y234        FDCE                                         r  twin_controller_inst/key_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.777    -0.666    twin_controller_inst/clk_out1
    SLICE_X10Y234        FDCE                                         r  twin_controller_inst/key_reg[3]/C
                         clock pessimism              0.219    -0.448    
    SLICE_X10Y234        FDCE (Hold_fdce_C_D)         0.087    -0.361    twin_controller_inst/key_reg[3]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/key_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.944%)  route 0.097ns (43.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.574    -0.459    uart_inst/clk_out1
    SLICE_X11Y234        FDCE                                         r  uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y234        FDCE (Prop_fdce_C_Q)         0.100    -0.359 r  uart_inst/rx_data_reg[1]/Q
                         net (fo=47, routed)          0.097    -0.262    twin_controller_inst/key_reg[7]_0[1]
    SLICE_X10Y234        LUT6 (Prop_lut6_I2_O)        0.028    -0.234 r  twin_controller_inst/key[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    twin_controller_inst/key[2]_i_1_n_1
    SLICE_X10Y234        FDCE                                         r  twin_controller_inst/key_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.777    -0.666    twin_controller_inst/clk_out1
    SLICE_X10Y234        FDCE                                         r  twin_controller_inst/key_reg[2]/C
                         clock pessimism              0.219    -0.448    
    SLICE_X10Y234        FDCE (Hold_fdce_C_D)         0.087    -0.361    twin_controller_inst/key_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/key_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.900%)  route 0.097ns (43.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.574    -0.459    uart_inst/clk_out1
    SLICE_X11Y234        FDCE                                         r  uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y234        FDCE (Prop_fdce_C_Q)         0.100    -0.359 r  uart_inst/rx_data_reg[0]/Q
                         net (fo=47, routed)          0.097    -0.262    twin_controller_inst/key_reg[7]_0[0]
    SLICE_X10Y234        LUT6 (Prop_lut6_I3_O)        0.028    -0.234 r  twin_controller_inst/key[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    twin_controller_inst/key[0]_i_1_n_1
    SLICE_X10Y234        FDCE                                         r  twin_controller_inst/key_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.777    -0.666    twin_controller_inst/clk_out1
    SLICE_X10Y234        FDCE                                         r  twin_controller_inst/key_reg[0]/C
                         clock pessimism              0.219    -0.448    
    SLICE_X10Y234        FDCE (Hold_fdce_C_D)         0.087    -0.361    twin_controller_inst/key_reg[0]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart_inst/tx_shift_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.573    -0.460    uart_inst/clk_out1
    SLICE_X17Y235        FDPE                                         r  uart_inst/tx_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y235        FDPE (Prop_fdpe_C_Q)         0.100    -0.360 r  uart_inst/tx_shift_reg[0]/Q
                         net (fo=1, routed)           0.094    -0.266    uart_inst/tx_shift_reg_n_1_[0]
    SLICE_X19Y235        FDPE                                         r  uart_inst/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.777    -0.666    uart_inst/clk_out1
    SLICE_X19Y235        FDPE                                         r  uart_inst/tx_reg/C
                         clock pessimism              0.220    -0.447    
    SLICE_X19Y235        FDPE (Hold_fdpe_C_D)         0.040    -0.407    uart_inst/tx_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 twin_controller_inst/status_buffer_reg[16][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/tx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.532%)  route 0.091ns (41.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.572    -0.461    twin_controller_inst/clk_out1
    SLICE_X15Y233        FDCE                                         r  twin_controller_inst/status_buffer_reg[16][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y233        FDCE (Prop_fdce_C_Q)         0.100    -0.361 r  twin_controller_inst/status_buffer_reg[16][4]/Q
                         net (fo=1, routed)           0.091    -0.270    twin_controller_inst/status_buffer_reg[16][4]
    SLICE_X15Y234        LUT5 (Prop_lut5_I2_O)        0.028    -0.242 r  twin_controller_inst/tx_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    twin_controller_inst/status_buffer[4]
    SLICE_X15Y234        FDCE                                         r  twin_controller_inst/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.777    -0.666    twin_controller_inst/clk_out1
    SLICE_X15Y234        FDCE                                         r  twin_controller_inst/tx_data_reg[4]/C
                         clock pessimism              0.219    -0.448    
    SLICE_X15Y234        FDCE (Hold_fdce_C_D)         0.061    -0.387    twin_controller_inst/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 uart_inst/rx_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.574    -0.459    uart_inst/clk_out1
    SLICE_X11Y235        FDCE                                         r  uart_inst/rx_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y235        FDCE (Prop_fdce_C_Q)         0.100    -0.359 r  uart_inst/rx_shift_reg[0]/Q
                         net (fo=1, routed)           0.096    -0.263    uart_inst/rx_shift[0]
    SLICE_X11Y234        FDCE                                         r  uart_inst/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.777    -0.666    uart_inst/clk_out1
    SLICE_X11Y234        FDCE                                         r  uart_inst/rx_data_reg[0]/C
                         clock pessimism              0.220    -0.447    
    SLICE_X11Y234        FDCE (Hold_fdce_C_D)         0.038    -0.409    uart_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[13][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.574%)  route 0.119ns (54.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.568    -0.465    twin_controller_inst/clk_out1
    SLICE_X19Y229        FDCE                                         r  twin_controller_inst/sw_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y229        FDCE (Prop_fdce_C_Q)         0.100    -0.365 r  twin_controller_inst/sw_reg[58]/Q
                         net (fo=3, routed)           0.119    -0.245    twin_controller_inst/sw_reg[63]_0[54]
    SLICE_X15Y229        FDCE                                         r  twin_controller_inst/status_buffer_reg[13][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.772    -0.671    twin_controller_inst/clk_out1
    SLICE_X15Y229        FDCE                                         r  twin_controller_inst/status_buffer_reg[13][2]/C
                         clock pessimism              0.238    -0.434    
    SLICE_X15Y229        FDCE (Hold_fdce_C_D)         0.041    -0.393    twin_controller_inst/status_buffer_reg[13][2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[9][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.933%)  route 0.118ns (54.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.567    -0.466    twin_controller_inst/clk_out1
    SLICE_X21Y229        FDCE                                         r  twin_controller_inst/sw_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y229        FDCE (Prop_fdce_C_Q)         0.100    -0.366 r  twin_controller_inst/sw_reg[27]/Q
                         net (fo=3, routed)           0.118    -0.248    twin_controller_inst/sw_reg[63]_0[25]
    SLICE_X23Y229        FDCE                                         r  twin_controller_inst/status_buffer_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.769    -0.674    twin_controller_inst/clk_out1
    SLICE_X23Y229        FDCE                                         r  twin_controller_inst/status_buffer_reg[9][3]/C
                         clock pessimism              0.238    -0.437    
    SLICE_X23Y229        FDCE (Hold_fdce_C_D)         0.040    -0.397    twin_controller_inst/status_buffer_reg[9][3]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 uart_inst/rx_shift_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.351%)  route 0.095ns (48.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.574    -0.459    uart_inst/clk_out1
    SLICE_X11Y235        FDCE                                         r  uart_inst/rx_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y235        FDCE (Prop_fdce_C_Q)         0.100    -0.359 r  uart_inst/rx_shift_reg[1]/Q
                         net (fo=2, routed)           0.095    -0.264    uart_inst/rx_shift[1]
    SLICE_X11Y234        FDCE                                         r  uart_inst/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.777    -0.666    uart_inst/clk_out1
    SLICE_X11Y234        FDCE                                         r  uart_inst/rx_data_reg[1]/C
                         clock pessimism              0.220    -0.447    
    SLICE_X11Y234        FDCE (Hold_fdce_C_D)         0.033    -0.414    uart_inst/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 twin_controller_inst/tx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_shift_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.130ns (50.784%)  route 0.126ns (49.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.573    -0.460    twin_controller_inst/clk_out1
    SLICE_X15Y234        FDCE                                         r  twin_controller_inst/tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y234        FDCE (Prop_fdce_C_Q)         0.100    -0.360 r  twin_controller_inst/tx_data_reg[7]/Q
                         net (fo=1, routed)           0.126    -0.234    uart_inst/tx_shift_reg[8]_0[7]
    SLICE_X17Y233        LUT2 (Prop_lut2_I1_O)        0.030    -0.204 r  uart_inst/tx_shift[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    uart_inst/tx_shift0_in[8]
    SLICE_X17Y233        FDPE                                         r  uart_inst/tx_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.775    -0.668    uart_inst/clk_out1
    SLICE_X17Y233        FDPE                                         r  uart_inst/tx_shift_reg[8]/C
                         clock pessimism              0.238    -0.431    
    SLICE_X17Y233        FDPE (Hold_fdpe_C_D)         0.075    -0.356    uart_inst/tx_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y1   pll_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X19Y234   twin_controller_inst/send_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X21Y232   twin_controller_inst/send_cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X15Y224   twin_controller_inst/status_buffer_reg[0][2]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X19Y227   twin_controller_inst/status_buffer_reg[0][6]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X17Y230   twin_controller_inst/status_buffer_reg[16][3]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X17Y231   twin_controller_inst/status_buffer_reg[17][0]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X17Y230   twin_controller_inst/status_buffer_reg[17][1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X17Y231   twin_controller_inst/status_buffer_reg[17][2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X19Y234   twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X19Y234   twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X21Y232   twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X21Y232   twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X15Y224   twin_controller_inst/status_buffer_reg[0][2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X15Y224   twin_controller_inst/status_buffer_reg[0][2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X19Y227   twin_controller_inst/status_buffer_reg[0][6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X19Y227   twin_controller_inst/status_buffer_reg[0][6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X17Y230   twin_controller_inst/status_buffer_reg[16][3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X17Y230   twin_controller_inst/status_buffer_reg[16][3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X44Y224   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X44Y224   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X44Y226   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X44Y226   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X44Y226   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X44Y226   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X44Y227   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X44Y227   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X44Y227   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X44Y227   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.994ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out2_pll rise@9.524ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        8.580ns  (logic 1.147ns (13.369%)  route 7.433ns (86.631%))
  Logic Levels:           11  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 7.425 - 9.524 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.281    -2.552    student_top_inst/Core_cpu/clk_out2
    SLICE_X129Y235       FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y235       FDCE (Prop_fdce_C_Q)         0.223    -2.329 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]_replica_5/Q
                         net (fo=2424, routed)        1.930    -0.399    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/A0
    SLICE_X134Y282       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.043    -0.356 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.356    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/OD
    SLICE_X134Y282       MUXF7 (Prop_muxf7_I0_O)      0.115    -0.241 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/F7.B/O
                         net (fo=1, routed)           0.000    -0.241    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/O0
    SLICE_X134Y282       MUXF8 (Prop_muxf8_I0_O)      0.046    -0.195 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/F8/O
                         net (fo=1, routed)           0.591     0.396    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13_n_0
    SLICE_X133Y278       LUT6 (Prop_lut6_I0_O)        0.125     0.521 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_89/O
                         net (fo=1, routed)           0.000     0.521    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_89_n_0
    SLICE_X133Y278       MUXF7 (Prop_muxf7_I0_O)      0.107     0.628 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     0.628    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_40_n_0
    SLICE_X133Y278       MUXF8 (Prop_muxf8_I1_O)      0.043     0.671 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.901     1.572    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_15_n_0
    SLICE_X119Y267       LUT6 (Prop_lut6_I0_O)        0.126     1.698 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.698    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_5_n_0
    SLICE_X119Y267       MUXF7 (Prop_muxf7_I0_O)      0.107     1.805 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.805    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_2_n_0
    SLICE_X119Y267       MUXF8 (Prop_muxf8_I1_O)      0.043     1.848 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=3, routed)           1.283     3.132    student_top_inst/Core_cpu/spo[13]
    SLICE_X89Y228        LUT6 (Prop_lut6_I3_O)        0.126     3.258 r  student_top_inst/Core_cpu/Mem_DRAM_i_67/O
                         net (fo=1, routed)           0.749     4.007    student_top_inst/Core_cpu/Mem_DRAM_i_67_n_1
    SLICE_X103Y245       LUT5 (Prop_lut5_I4_O)        0.043     4.050 r  student_top_inst/Core_cpu/Mem_DRAM_i_19/O
                         net (fo=1024, routed)        1.978     6.027    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_13_13/D
    SLICE_X130Y285       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      9.524     9.524 r  
    AD12                                              0.000     9.524 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     9.524    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.327 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.328    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.067 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.070    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.153 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.272     7.425    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_13_13/WCLK
    SLICE_X130Y285       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.450     6.975    
                         clock uncertainty           -0.083     6.893    
    SLICE_X130Y285       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452     6.441    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46848_47103_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          6.441    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out2_pll rise@9.524ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        8.555ns  (logic 1.147ns (13.407%)  route 7.408ns (86.593%))
  Logic Levels:           11  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 7.429 - 9.524 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.281    -2.552    student_top_inst/Core_cpu/clk_out2
    SLICE_X129Y235       FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y235       FDCE (Prop_fdce_C_Q)         0.223    -2.329 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]_replica_5/Q
                         net (fo=2424, routed)        1.930    -0.399    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/A0
    SLICE_X134Y282       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.043    -0.356 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.356    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/OD
    SLICE_X134Y282       MUXF7 (Prop_muxf7_I0_O)      0.115    -0.241 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/F7.B/O
                         net (fo=1, routed)           0.000    -0.241    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/O0
    SLICE_X134Y282       MUXF8 (Prop_muxf8_I0_O)      0.046    -0.195 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/F8/O
                         net (fo=1, routed)           0.591     0.396    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13_n_0
    SLICE_X133Y278       LUT6 (Prop_lut6_I0_O)        0.125     0.521 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_89/O
                         net (fo=1, routed)           0.000     0.521    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_89_n_0
    SLICE_X133Y278       MUXF7 (Prop_muxf7_I0_O)      0.107     0.628 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     0.628    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_40_n_0
    SLICE_X133Y278       MUXF8 (Prop_muxf8_I1_O)      0.043     0.671 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.901     1.572    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_15_n_0
    SLICE_X119Y267       LUT6 (Prop_lut6_I0_O)        0.126     1.698 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.698    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_5_n_0
    SLICE_X119Y267       MUXF7 (Prop_muxf7_I0_O)      0.107     1.805 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.805    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_2_n_0
    SLICE_X119Y267       MUXF8 (Prop_muxf8_I1_O)      0.043     1.848 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=3, routed)           1.283     3.132    student_top_inst/Core_cpu/spo[13]
    SLICE_X89Y228        LUT6 (Prop_lut6_I3_O)        0.126     3.258 r  student_top_inst/Core_cpu/Mem_DRAM_i_67/O
                         net (fo=1, routed)           0.749     4.007    student_top_inst/Core_cpu/Mem_DRAM_i_67_n_1
    SLICE_X103Y245       LUT5 (Prop_lut5_I4_O)        0.043     4.050 r  student_top_inst/Core_cpu/Mem_DRAM_i_19/O
                         net (fo=1024, routed)        1.953     6.003    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_13_13/D
    SLICE_X126Y295       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      9.524     9.524 r  
    AD12                                              0.000     9.524 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     9.524    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.327 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.328    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.067 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.070    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.153 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.276     7.429    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_13_13/WCLK
    SLICE_X126Y295       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.450     6.979    
                         clock uncertainty           -0.083     6.897    
    SLICE_X126Y295       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452     6.445    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7936_8191_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          6.445    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57344_57599_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out2_pll rise@9.524ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 1.147ns (13.426%)  route 7.396ns (86.574%))
  Logic Levels:           11  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 7.429 - 9.524 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.281    -2.552    student_top_inst/Core_cpu/clk_out2
    SLICE_X129Y235       FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y235       FDCE (Prop_fdce_C_Q)         0.223    -2.329 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]_replica_5/Q
                         net (fo=2424, routed)        1.930    -0.399    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/A0
    SLICE_X134Y282       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.043    -0.356 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.356    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/OD
    SLICE_X134Y282       MUXF7 (Prop_muxf7_I0_O)      0.115    -0.241 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/F7.B/O
                         net (fo=1, routed)           0.000    -0.241    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/O0
    SLICE_X134Y282       MUXF8 (Prop_muxf8_I0_O)      0.046    -0.195 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/F8/O
                         net (fo=1, routed)           0.591     0.396    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13_n_0
    SLICE_X133Y278       LUT6 (Prop_lut6_I0_O)        0.125     0.521 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_89/O
                         net (fo=1, routed)           0.000     0.521    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_89_n_0
    SLICE_X133Y278       MUXF7 (Prop_muxf7_I0_O)      0.107     0.628 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     0.628    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_40_n_0
    SLICE_X133Y278       MUXF8 (Prop_muxf8_I1_O)      0.043     0.671 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.901     1.572    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_15_n_0
    SLICE_X119Y267       LUT6 (Prop_lut6_I0_O)        0.126     1.698 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.698    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_5_n_0
    SLICE_X119Y267       MUXF7 (Prop_muxf7_I0_O)      0.107     1.805 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.805    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_2_n_0
    SLICE_X119Y267       MUXF8 (Prop_muxf8_I1_O)      0.043     1.848 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=3, routed)           1.283     3.132    student_top_inst/Core_cpu/spo[13]
    SLICE_X89Y228        LUT6 (Prop_lut6_I3_O)        0.126     3.258 r  student_top_inst/Core_cpu/Mem_DRAM_i_67/O
                         net (fo=1, routed)           0.749     4.007    student_top_inst/Core_cpu/Mem_DRAM_i_67_n_1
    SLICE_X103Y245       LUT5 (Prop_lut5_I4_O)        0.043     4.050 r  student_top_inst/Core_cpu/Mem_DRAM_i_19/O
                         net (fo=1024, routed)        1.941     5.991    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57344_57599_13_13/D
    SLICE_X122Y296       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57344_57599_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      9.524     9.524 r  
    AD12                                              0.000     9.524 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     9.524    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.327 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.328    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.067 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.070    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.153 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.276     7.429    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57344_57599_13_13/WCLK
    SLICE_X122Y296       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57344_57599_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.450     6.979    
                         clock uncertainty           -0.083     6.897    
    SLICE_X122Y296       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452     6.445    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57344_57599_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          6.445    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48384_48639_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out2_pll rise@9.524ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 1.147ns (13.439%)  route 7.388ns (86.561%))
  Logic Levels:           11  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 7.427 - 9.524 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.281    -2.552    student_top_inst/Core_cpu/clk_out2
    SLICE_X129Y235       FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y235       FDCE (Prop_fdce_C_Q)         0.223    -2.329 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]_replica_5/Q
                         net (fo=2424, routed)        1.930    -0.399    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/A0
    SLICE_X134Y282       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.043    -0.356 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.356    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/OD
    SLICE_X134Y282       MUXF7 (Prop_muxf7_I0_O)      0.115    -0.241 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/F7.B/O
                         net (fo=1, routed)           0.000    -0.241    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/O0
    SLICE_X134Y282       MUXF8 (Prop_muxf8_I0_O)      0.046    -0.195 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/F8/O
                         net (fo=1, routed)           0.591     0.396    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13_n_0
    SLICE_X133Y278       LUT6 (Prop_lut6_I0_O)        0.125     0.521 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_89/O
                         net (fo=1, routed)           0.000     0.521    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_89_n_0
    SLICE_X133Y278       MUXF7 (Prop_muxf7_I0_O)      0.107     0.628 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     0.628    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_40_n_0
    SLICE_X133Y278       MUXF8 (Prop_muxf8_I1_O)      0.043     0.671 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.901     1.572    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_15_n_0
    SLICE_X119Y267       LUT6 (Prop_lut6_I0_O)        0.126     1.698 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.698    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_5_n_0
    SLICE_X119Y267       MUXF7 (Prop_muxf7_I0_O)      0.107     1.805 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.805    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_2_n_0
    SLICE_X119Y267       MUXF8 (Prop_muxf8_I1_O)      0.043     1.848 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=3, routed)           1.283     3.132    student_top_inst/Core_cpu/spo[13]
    SLICE_X89Y228        LUT6 (Prop_lut6_I3_O)        0.126     3.258 r  student_top_inst/Core_cpu/Mem_DRAM_i_67/O
                         net (fo=1, routed)           0.749     4.007    student_top_inst/Core_cpu/Mem_DRAM_i_67_n_1
    SLICE_X103Y245       LUT5 (Prop_lut5_I4_O)        0.043     4.050 r  student_top_inst/Core_cpu/Mem_DRAM_i_19/O
                         net (fo=1024, routed)        1.933     5.982    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48384_48639_13_13/D
    SLICE_X132Y284       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48384_48639_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      9.524     9.524 r  
    AD12                                              0.000     9.524 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     9.524    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.327 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.328    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.067 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.070    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.153 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.274     7.427    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48384_48639_13_13/WCLK
    SLICE_X132Y284       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48384_48639_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.450     6.977    
                         clock uncertainty           -0.083     6.895    
    SLICE_X132Y284       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452     6.443    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48384_48639_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          6.443    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[4]_replica_13/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50432_50687_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out2_pll rise@9.524ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        8.484ns  (logic 1.415ns (16.677%)  route 7.069ns (83.323%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 7.470 - 9.524 ) 
    Source Clock Delay      (SCD):    -2.448ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.385    -2.448    student_top_inst/Core_cpu/clk_out2
    SLICE_X100Y287       FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[4]_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y287       FDCE (Prop_fdce_C_Q)         0.223    -2.225 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[4]_replica_13/Q
                         net (fo=2472, routed)        1.352    -0.874    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/A2
    SLICE_X86Y325        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.281    -0.593 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000    -0.593    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/OA
    SLICE_X86Y325        MUXF7 (Prop_muxf7_I1_O)      0.103    -0.490 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/F7.A/O
                         net (fo=1, routed)           0.000    -0.490    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/O1
    SLICE_X86Y325        MUXF8 (Prop_muxf8_I1_O)      0.043    -0.447 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/F8/O
                         net (fo=1, routed)           1.729     1.282    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26_n_0
    SLICE_X89Y268        LUT6 (Prop_lut6_I0_O)        0.125     1.407 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_118/O
                         net (fo=1, routed)           0.000     1.407    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_118_n_0
    SLICE_X89Y268        MUXF7 (Prop_muxf7_I1_O)      0.108     1.515 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_54/O
                         net (fo=1, routed)           0.000     1.515    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_54_n_0
    SLICE_X89Y268        MUXF8 (Prop_muxf8_I1_O)      0.043     1.558 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_22/O
                         net (fo=1, routed)           0.586     2.144    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_22_n_0
    SLICE_X93Y251        LUT6 (Prop_lut6_I5_O)        0.126     2.270 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.270    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6_n_0
    SLICE_X93Y251        MUXF7 (Prop_muxf7_I1_O)      0.108     2.378 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.378    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2_n_0
    SLICE_X93Y251        MUXF8 (Prop_muxf8_I1_O)      0.043     2.421 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=5, routed)           0.791     3.212    student_top_inst/Core_cpu/spo[26]
    SLICE_X79Y226        LUT6 (Prop_lut6_I0_O)        0.126     3.338 r  student_top_inst/Core_cpu/Mem_DRAM_i_81/O
                         net (fo=1, routed)           0.419     3.756    student_top_inst/Core_cpu/Mem_DRAM_i_81_n_1
    SLICE_X79Y229        LUT6 (Prop_lut6_I5_O)        0.043     3.799 f  student_top_inst/Core_cpu/Mem_DRAM_i_41/O
                         net (fo=1, routed)           0.550     4.349    student_top_inst/Core_cpu/Mem_DRAM_i_41_n_1
    SLICE_X83Y241        LUT6 (Prop_lut6_I0_O)        0.043     4.392 r  student_top_inst/Core_cpu/Mem_DRAM_i_6/O
                         net (fo=1024, routed)        1.643     6.035    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50432_50687_26_26/D
    SLICE_X78Y322        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50432_50687_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      9.524     9.524 r  
    AD12                                              0.000     9.524 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     9.524    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.327 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.328    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.067 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.070    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.153 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.317     7.470    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50432_50687_26_26/WCLK
    SLICE_X78Y322        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50432_50687_26_26/RAMS64E_A/CLK
                         clock pessimism             -0.420     7.050    
                         clock uncertainty           -0.083     6.968    
    SLICE_X78Y322        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452     6.516    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_50432_50687_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          6.516    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[4]_replica_16/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_19712_19967_22_22/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out2_pll rise@9.524ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        8.362ns  (logic 1.105ns (13.215%)  route 7.257ns (86.785%))
  Logic Levels:           10  (LUT6=3 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.278ns = ( 7.246 - 9.524 ) 
    Source Clock Delay      (SCD):    -2.596ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.237    -2.596    student_top_inst/Core_cpu/clk_out2
    SLICE_X109Y247       FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[4]_replica_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y247       FDCE (Prop_fdce_C_Q)         0.223    -2.373 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[4]_replica_16/Q
                         net (fo=1532, routed)        2.050    -0.324    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_59392_59647_22_22/A2
    SLICE_X102Y279       RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.043    -0.281 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_59392_59647_22_22/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.281    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_59392_59647_22_22/OD
    SLICE_X102Y279       MUXF7 (Prop_muxf7_I0_O)      0.115    -0.166 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_59392_59647_22_22/F7.B/O
                         net (fo=1, routed)           0.000    -0.166    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_59392_59647_22_22/O0
    SLICE_X102Y279       MUXF8 (Prop_muxf8_I0_O)      0.046    -0.120 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_59392_59647_22_22/F8/O
                         net (fo=1, routed)           1.799     1.680    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_59392_59647_22_22_n_0
    SLICE_X109Y221       LUT6 (Prop_lut6_I5_O)        0.125     1.805 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_109/O
                         net (fo=1, routed)           0.000     1.805    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_109_n_0
    SLICE_X109Y221       MUXF7 (Prop_muxf7_I0_O)      0.107     1.912 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_50/O
                         net (fo=1, routed)           0.000     1.912    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_50_n_0
    SLICE_X109Y221       MUXF8 (Prop_muxf8_I1_O)      0.043     1.955 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_20/O
                         net (fo=1, routed)           1.030     2.985    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_20_n_0
    SLICE_X87Y217        LUT6 (Prop_lut6_I1_O)        0.126     3.111 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     3.111    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_6_n_0
    SLICE_X87Y217        MUXF7 (Prop_muxf7_I1_O)      0.108     3.219 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     3.219    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0_i_2_n_0
    SLICE_X87Y217        MUXF8 (Prop_muxf8_I1_O)      0.043     3.262 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[22]_INST_0/O
                         net (fo=3, routed)           0.639     3.901    student_top_inst/Core_cpu/spo[22]
    SLICE_X87Y230        LUT6 (Prop_lut6_I2_O)        0.126     4.027 r  student_top_inst/Core_cpu/Mem_DRAM_i_10/O
                         net (fo=1024, routed)        1.739     5.765    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_19712_19967_22_22/D
    SLICE_X90Y181        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_19712_19967_22_22/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      9.524     9.524 r  
    AD12                                              0.000     9.524 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     9.524    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.327 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.328    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.067 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.070    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.153 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.093     7.246    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_19712_19967_22_22/WCLK
    SLICE_X90Y181        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_19712_19967_22_22/RAMS64E_A/CLK
                         clock pessimism             -0.463     6.783    
                         clock uncertainty           -0.083     6.701    
    SLICE_X90Y181        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452     6.249    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_19712_19967_22_22/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          6.249    
                         arrival time                          -5.765    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[4]_replica_13/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out2_pll rise@9.524ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        8.487ns  (logic 1.415ns (16.670%)  route 7.073ns (83.330%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 7.482 - 9.524 ) 
    Source Clock Delay      (SCD):    -2.448ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.385    -2.448    student_top_inst/Core_cpu/clk_out2
    SLICE_X100Y287       FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[4]_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y287       FDCE (Prop_fdce_C_Q)         0.223    -2.225 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[4]_replica_13/Q
                         net (fo=2472, routed)        1.352    -0.874    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/A2
    SLICE_X86Y325        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.281    -0.593 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000    -0.593    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/OA
    SLICE_X86Y325        MUXF7 (Prop_muxf7_I1_O)      0.103    -0.490 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/F7.A/O
                         net (fo=1, routed)           0.000    -0.490    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/O1
    SLICE_X86Y325        MUXF8 (Prop_muxf8_I1_O)      0.043    -0.447 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/F8/O
                         net (fo=1, routed)           1.729     1.282    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26_n_0
    SLICE_X89Y268        LUT6 (Prop_lut6_I0_O)        0.125     1.407 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_118/O
                         net (fo=1, routed)           0.000     1.407    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_118_n_0
    SLICE_X89Y268        MUXF7 (Prop_muxf7_I1_O)      0.108     1.515 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_54/O
                         net (fo=1, routed)           0.000     1.515    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_54_n_0
    SLICE_X89Y268        MUXF8 (Prop_muxf8_I1_O)      0.043     1.558 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_22/O
                         net (fo=1, routed)           0.586     2.144    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_22_n_0
    SLICE_X93Y251        LUT6 (Prop_lut6_I5_O)        0.126     2.270 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.270    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6_n_0
    SLICE_X93Y251        MUXF7 (Prop_muxf7_I1_O)      0.108     2.378 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.378    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2_n_0
    SLICE_X93Y251        MUXF8 (Prop_muxf8_I1_O)      0.043     2.421 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=5, routed)           0.791     3.212    student_top_inst/Core_cpu/spo[26]
    SLICE_X79Y226        LUT6 (Prop_lut6_I0_O)        0.126     3.338 r  student_top_inst/Core_cpu/Mem_DRAM_i_81/O
                         net (fo=1, routed)           0.419     3.756    student_top_inst/Core_cpu/Mem_DRAM_i_81_n_1
    SLICE_X79Y229        LUT6 (Prop_lut6_I5_O)        0.043     3.799 f  student_top_inst/Core_cpu/Mem_DRAM_i_41/O
                         net (fo=1, routed)           0.550     4.349    student_top_inst/Core_cpu/Mem_DRAM_i_41_n_1
    SLICE_X83Y241        LUT6 (Prop_lut6_I0_O)        0.043     4.392 r  student_top_inst/Core_cpu/Mem_DRAM_i_6/O
                         net (fo=1024, routed)        1.647     6.039    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/D
    SLICE_X86Y325        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      9.524     9.524 r  
    AD12                                              0.000     9.524 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     9.524    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.327 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.328    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.067 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.070    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.153 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.329     7.482    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/WCLK
    SLICE_X86Y325        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/RAMS64E_A/CLK
                         clock pessimism             -0.420     7.062    
                         clock uncertainty           -0.083     6.980    
    SLICE_X86Y325        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452     6.528    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          6.528    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_58112_58367_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out2_pll rise@9.524ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 1.147ns (13.503%)  route 7.347ns (86.497%))
  Logic Levels:           11  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 7.426 - 9.524 ) 
    Source Clock Delay      (SCD):    -2.552ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.281    -2.552    student_top_inst/Core_cpu/clk_out2
    SLICE_X129Y235       FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y235       FDCE (Prop_fdce_C_Q)         0.223    -2.329 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]_replica_5/Q
                         net (fo=2424, routed)        1.930    -0.399    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/A0
    SLICE_X134Y282       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.043    -0.356 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.356    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/OD
    SLICE_X134Y282       MUXF7 (Prop_muxf7_I0_O)      0.115    -0.241 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/F7.B/O
                         net (fo=1, routed)           0.000    -0.241    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/O0
    SLICE_X134Y282       MUXF8 (Prop_muxf8_I0_O)      0.046    -0.195 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13/F8/O
                         net (fo=1, routed)           0.591     0.396    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47872_48127_13_13_n_0
    SLICE_X133Y278       LUT6 (Prop_lut6_I0_O)        0.125     0.521 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_89/O
                         net (fo=1, routed)           0.000     0.521    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_89_n_0
    SLICE_X133Y278       MUXF7 (Prop_muxf7_I0_O)      0.107     0.628 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_40/O
                         net (fo=1, routed)           0.000     0.628    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_40_n_0
    SLICE_X133Y278       MUXF8 (Prop_muxf8_I1_O)      0.043     0.671 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_15/O
                         net (fo=1, routed)           0.901     1.572    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_15_n_0
    SLICE_X119Y267       LUT6 (Prop_lut6_I0_O)        0.126     1.698 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     1.698    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_5_n_0
    SLICE_X119Y267       MUXF7 (Prop_muxf7_I0_O)      0.107     1.805 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     1.805    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0_i_2_n_0
    SLICE_X119Y267       MUXF8 (Prop_muxf8_I1_O)      0.043     1.848 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[13]_INST_0/O
                         net (fo=3, routed)           1.283     3.132    student_top_inst/Core_cpu/spo[13]
    SLICE_X89Y228        LUT6 (Prop_lut6_I3_O)        0.126     3.258 r  student_top_inst/Core_cpu/Mem_DRAM_i_67/O
                         net (fo=1, routed)           0.749     4.007    student_top_inst/Core_cpu/Mem_DRAM_i_67_n_1
    SLICE_X103Y245       LUT5 (Prop_lut5_I4_O)        0.043     4.050 r  student_top_inst/Core_cpu/Mem_DRAM_i_19/O
                         net (fo=1024, routed)        1.892     5.942    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_58112_58367_13_13/D
    SLICE_X130Y286       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_58112_58367_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      9.524     9.524 r  
    AD12                                              0.000     9.524 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     9.524    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.327 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.328    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.067 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.070    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.153 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.273     7.426    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_58112_58367_13_13/WCLK
    SLICE_X130Y286       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_58112_58367_13_13/RAMS64E_A/CLK
                         clock pessimism             -0.450     6.976    
                         clock uncertainty           -0.083     6.894    
    SLICE_X130Y286       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452     6.442    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_58112_58367_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          6.442    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[4]_replica_13/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out2_pll rise@9.524ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        8.441ns  (logic 1.415ns (16.761%)  route 7.026ns (83.239%))
  Logic Levels:           12  (LUT6=5 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 7.371 - 9.524 ) 
    Source Clock Delay      (SCD):    -2.448ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.385    -2.448    student_top_inst/Core_cpu/clk_out2
    SLICE_X100Y287       FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[4]_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y287       FDCE (Prop_fdce_C_Q)         0.223    -2.225 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[4]_replica_13/Q
                         net (fo=2472, routed)        1.352    -0.874    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/A2
    SLICE_X86Y325        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.281    -0.593 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/RAMS64E_A/O
                         net (fo=1, routed)           0.000    -0.593    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/OA
    SLICE_X86Y325        MUXF7 (Prop_muxf7_I1_O)      0.103    -0.490 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/F7.A/O
                         net (fo=1, routed)           0.000    -0.490    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/O1
    SLICE_X86Y325        MUXF8 (Prop_muxf8_I1_O)      0.043    -0.447 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26/F8/O
                         net (fo=1, routed)           1.729     1.282    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52992_53247_26_26_n_0
    SLICE_X89Y268        LUT6 (Prop_lut6_I0_O)        0.125     1.407 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_118/O
                         net (fo=1, routed)           0.000     1.407    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_118_n_0
    SLICE_X89Y268        MUXF7 (Prop_muxf7_I1_O)      0.108     1.515 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_54/O
                         net (fo=1, routed)           0.000     1.515    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_54_n_0
    SLICE_X89Y268        MUXF8 (Prop_muxf8_I1_O)      0.043     1.558 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_22/O
                         net (fo=1, routed)           0.586     2.144    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_22_n_0
    SLICE_X93Y251        LUT6 (Prop_lut6_I5_O)        0.126     2.270 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.270    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_6_n_0
    SLICE_X93Y251        MUXF7 (Prop_muxf7_I1_O)      0.108     2.378 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.378    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0_i_2_n_0
    SLICE_X93Y251        MUXF8 (Prop_muxf8_I1_O)      0.043     2.421 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[26]_INST_0/O
                         net (fo=5, routed)           0.791     3.212    student_top_inst/Core_cpu/spo[26]
    SLICE_X79Y226        LUT6 (Prop_lut6_I0_O)        0.126     3.338 r  student_top_inst/Core_cpu/Mem_DRAM_i_81/O
                         net (fo=1, routed)           0.419     3.756    student_top_inst/Core_cpu/Mem_DRAM_i_81_n_1
    SLICE_X79Y229        LUT6 (Prop_lut6_I5_O)        0.043     3.799 f  student_top_inst/Core_cpu/Mem_DRAM_i_41/O
                         net (fo=1, routed)           0.550     4.349    student_top_inst/Core_cpu/Mem_DRAM_i_41_n_1
    SLICE_X83Y241        LUT6 (Prop_lut6_I0_O)        0.043     4.392 r  student_top_inst/Core_cpu/Mem_DRAM_i_6/O
                         net (fo=1024, routed)        1.601     5.993    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/D
    SLICE_X94Y296        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      9.524     9.524 r  
    AD12                                              0.000     9.524 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     9.524    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.327 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.328    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.067 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.070    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.153 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.218     7.371    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/WCLK
    SLICE_X94Y296        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/RAMS64E_A/CLK
                         clock pessimism             -0.340     7.031    
                         clock uncertainty           -0.083     6.949    
    SLICE_X94Y296        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452     6.497    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          6.497    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]_replica_12/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_out2_pll rise@9.524ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 1.120ns (13.187%)  route 7.373ns (86.813%))
  Logic Levels:           10  (LUT6=3 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 7.555 - 9.524 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.433    -2.400    student_top_inst/Core_cpu/clk_out2
    SLICE_X123Y279       FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y279       FDCE (Prop_fdce_C_Q)         0.223    -2.177 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]_replica_12/Q
                         net (fo=1992, routed)        2.006    -0.171    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_18_18/A0
    SLICE_X110Y308       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.043    -0.128 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.128    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_18_18/OD
    SLICE_X110Y308       MUXF7 (Prop_muxf7_I0_O)      0.115    -0.013 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_18_18/F7.B/O
                         net (fo=1, routed)           0.000    -0.013    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_18_18/O0
    SLICE_X110Y308       MUXF8 (Prop_muxf8_I0_O)      0.046     0.033 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_18_18/F8/O
                         net (fo=1, routed)           1.302     1.334    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_18_18_n_0
    SLICE_X133Y277       LUT6 (Prop_lut6_I5_O)        0.125     1.459 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_58/O
                         net (fo=1, routed)           0.000     1.459    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_58_n_0
    SLICE_X133Y277       MUXF7 (Prop_muxf7_I1_O)      0.108     1.567 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     1.567    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_24_n_0
    SLICE_X133Y277       MUXF8 (Prop_muxf8_I1_O)      0.043     1.610 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_7/O
                         net (fo=1, routed)           0.750     2.360    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_7_n_0
    SLICE_X137Y283       LUT6 (Prop_lut6_I0_O)        0.126     2.486 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.486    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_3_n_0
    SLICE_X137Y283       MUXF7 (Prop_muxf7_I0_O)      0.120     2.606 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.606    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0_i_1_n_0
    SLICE_X137Y283       MUXF8 (Prop_muxf8_I0_O)      0.045     2.651 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=3, routed)           1.248     3.899    student_top_inst/Core_cpu/spo[18]
    SLICE_X113Y262       LUT6 (Prop_lut6_I0_O)        0.126     4.025 r  student_top_inst/Core_cpu/Mem_DRAM_i_14/O
                         net (fo=1024, routed)        2.068     6.093    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/D
    SLICE_X142Y318       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      9.524     9.524 r  
    AD12                                              0.000     9.524 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     9.524    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.327 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    11.328    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261     4.067 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003     6.070    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     6.153 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.402     7.555    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/WCLK
    SLICE_X142Y318       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A/CLK
                         clock pessimism             -0.420     7.135    
                         clock uncertainty           -0.083     7.053    
    SLICE_X142Y318       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452     6.601    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          6.601    
                         arrival time                          -6.093    
  -------------------------------------------------------------------
                         slack                                  0.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.100ns (19.734%)  route 0.407ns (80.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.529    -0.504    student_top_inst/Core_cpu/clk_out2
    SLICE_X64Y249        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y249        FDCE (Prop_fdce_C_Q)         0.100    -0.404 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/Q
                         net (fo=3517, routed)        0.407     0.003    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/A7
    SLICE_X74Y254        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.830    -0.613    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/WCLK
    SLICE_X74Y254        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/RAMS64E_A/CLK
                         clock pessimism              0.403    -0.211    
    SLICE_X74Y254        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.165    -0.046    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.100ns (19.734%)  route 0.407ns (80.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.529    -0.504    student_top_inst/Core_cpu/clk_out2
    SLICE_X64Y249        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y249        FDCE (Prop_fdce_C_Q)         0.100    -0.404 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/Q
                         net (fo=3517, routed)        0.407     0.003    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/A7
    SLICE_X74Y254        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.830    -0.613    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/WCLK
    SLICE_X74Y254        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/RAMS64E_B/CLK
                         clock pessimism              0.403    -0.211    
    SLICE_X74Y254        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.165    -0.046    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.100ns (19.734%)  route 0.407ns (80.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.529    -0.504    student_top_inst/Core_cpu/clk_out2
    SLICE_X64Y249        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y249        FDCE (Prop_fdce_C_Q)         0.100    -0.404 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/Q
                         net (fo=3517, routed)        0.407     0.003    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/A7
    SLICE_X74Y254        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.830    -0.613    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/WCLK
    SLICE_X74Y254        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/RAMS64E_C/CLK
                         clock pessimism              0.403    -0.211    
    SLICE_X74Y254        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.165    -0.046    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.100ns (19.734%)  route 0.407ns (80.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.529    -0.504    student_top_inst/Core_cpu/clk_out2
    SLICE_X64Y249        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y249        FDCE (Prop_fdce_C_Q)         0.100    -0.404 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/Q
                         net (fo=3517, routed)        0.407     0.003    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/A7
    SLICE_X74Y254        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.830    -0.613    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/WCLK
    SLICE_X74Y254        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/RAMS64E_D/CLK
                         clock pessimism              0.403    -0.211    
    SLICE_X74Y254        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.165    -0.046    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37376_37631_28_28/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.046    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.100ns (19.686%)  route 0.408ns (80.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.612ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.529    -0.504    student_top_inst/Core_cpu/clk_out2
    SLICE_X64Y249        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y249        FDCE (Prop_fdce_C_Q)         0.100    -0.404 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/Q
                         net (fo=3517, routed)        0.408     0.004    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/A7
    SLICE_X70Y255        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.831    -0.612    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/WCLK
    SLICE_X70Y255        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/RAMS64E_A/CLK
                         clock pessimism              0.403    -0.210    
    SLICE_X70Y255        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.165    -0.045    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.100ns (19.686%)  route 0.408ns (80.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.612ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.529    -0.504    student_top_inst/Core_cpu/clk_out2
    SLICE_X64Y249        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y249        FDCE (Prop_fdce_C_Q)         0.100    -0.404 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/Q
                         net (fo=3517, routed)        0.408     0.004    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/A7
    SLICE_X70Y255        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.831    -0.612    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/WCLK
    SLICE_X70Y255        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/RAMS64E_B/CLK
                         clock pessimism              0.403    -0.210    
    SLICE_X70Y255        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.165    -0.045    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.100ns (19.686%)  route 0.408ns (80.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.612ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.529    -0.504    student_top_inst/Core_cpu/clk_out2
    SLICE_X64Y249        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y249        FDCE (Prop_fdce_C_Q)         0.100    -0.404 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/Q
                         net (fo=3517, routed)        0.408     0.004    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/A7
    SLICE_X70Y255        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.831    -0.612    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/WCLK
    SLICE_X70Y255        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/RAMS64E_C/CLK
                         clock pessimism              0.403    -0.210    
    SLICE_X70Y255        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.165    -0.045    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.100ns (19.686%)  route 0.408ns (80.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.612ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.529    -0.504    student_top_inst/Core_cpu/clk_out2
    SLICE_X64Y249        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y249        FDCE (Prop_fdce_C_Q)         0.100    -0.404 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[9]_replica_11/Q
                         net (fo=3517, routed)        0.408     0.004    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/A7
    SLICE_X70Y255        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.831    -0.612    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/WCLK
    SLICE_X70Y255        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/RAMS64E_D/CLK
                         clock pessimism              0.403    -0.210    
    SLICE_X70Y255        RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.165    -0.045    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_20992_21247_28_28/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.004    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[7]_replica_12/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52480_52735_31_31/RAMS64E_A/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.178ns (52.471%)  route 0.161ns (47.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.466ns
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    -0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.199    -2.172    student_top_inst/Core_cpu/clk_out2
    SLICE_X71Y287        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[7]_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y287        FDCE (Prop_fdce_C_Q)         0.178    -1.994 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[7]_replica_12/Q
                         net (fo=2208, routed)        0.161    -1.832    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52480_52735_31_31/A5
    SLICE_X70Y287        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52480_52735_31_31/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.367    -2.466    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52480_52735_31_31/WCLK
    SLICE_X70Y287        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52480_52735_31_31/RAMS64E_A/CLK
                         clock pessimism              0.316    -2.151    
    SLICE_X70Y287        RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.268    -1.883    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52480_52735_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          1.883    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[7]_replica_12/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52480_52735_31_31/RAMS64E_B/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.178ns (52.471%)  route 0.161ns (47.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.466ns
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    -0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.199    -2.172    student_top_inst/Core_cpu/clk_out2
    SLICE_X71Y287        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[7]_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y287        FDCE (Prop_fdce_C_Q)         0.178    -1.994 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[7]_replica_12/Q
                         net (fo=2208, routed)        0.161    -1.832    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52480_52735_31_31/A5
    SLICE_X70Y287        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52480_52735_31_31/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.367    -2.466    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52480_52735_31_31/WCLK
    SLICE_X70Y287        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52480_52735_31_31/RAMS64E_B/CLK
                         clock pessimism              0.316    -2.151    
    SLICE_X70Y287        RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.268    -1.883    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_52480_52735_31_31/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          1.883    
                         arrival time                          -1.832    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 4.762 }
Period(ns):         9.524
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         9.524       8.115      BUFGCTRL_X0Y0   pll_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         9.524       8.453      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            0.750         9.524       8.774      SLICE_X15Y206   student_top_inst/Core_cpu/ex_stage_funct3_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.750         9.524       8.774      SLICE_X17Y207   student_top_inst/Core_cpu/ex_stage_funct7_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.750         9.524       8.774      SLICE_X15Y203   student_top_inst/Core_cpu/ex_stage_funct7_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         9.524       8.774      SLICE_X11Y208   student_top_inst/Core_cpu/ex_stage_imm_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.750         9.524       8.774      SLICE_X11Y206   student_top_inst/Core_cpu/ex_stage_imm_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.750         9.524       8.774      SLICE_X19Y209   student_top_inst/Core_cpu/ex_stage_imm_reg[24]/C
Min Period        n/a     FDCE/C             n/a            0.750         9.524       8.774      SLICE_X15Y206   student_top_inst/Core_cpu/ex_stage_imm_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.750         9.524       8.774      SLICE_X15Y207   student_top_inst/Core_cpu/ex_stage_imm_reg[31]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       9.524       150.476    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X66Y210   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X66Y210   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X66Y210   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X66Y210   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X66Y210   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X66Y210   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X66Y210   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X66Y210   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X50Y148   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X50Y148   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X66Y210   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X66Y210   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X66Y210   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X66Y210   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X66Y210   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X66Y210   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X66Y210   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X66Y210   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X50Y148   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         4.762       3.994      SLICE_X50Y148   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y3   pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out1_pll

Setup :           63  Failing Endpoints,  Worst Slack       -2.114ns,  Total Violation      -71.270ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.114ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@19.048ns)
  Data Path Delay:        2.606ns  (logic 0.395ns (15.156%)  route 2.211ns (84.844%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.311ns = ( 17.689 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.628ns = ( 16.419 - 19.048 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     19.048    19.048 r  
    AD12                                              0.000    19.048 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    19.048    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    19.953 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    21.051    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    12.993 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    15.121    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.205    16.419    student_top_inst/Core_cpu/clk_out2
    SLICE_X83Y221        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y221        FDCE (Prop_fdce_C_Q)         0.223    16.642 f  student_top_inst/Core_cpu/mem_stage_alu_result_reg[6]/Q
                         net (fo=3, routed)           0.788    17.431    student_top_inst/Core_cpu/mem_stage/Q[6]
    SLICE_X83Y221        LUT4 (Prop_lut4_I2_O)        0.043    17.474 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]_i_12/O
                         net (fo=1, routed)           0.497    17.971    student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]_i_12_n_1
    SLICE_X81Y221        LUT6 (Prop_lut6_I5_O)        0.043    18.014 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]_i_10_comp/O
                         net (fo=1, routed)           0.410    18.424    student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]_i_10_n_1
    SLICE_X77Y221        LUT6 (Prop_lut6_I4_O)        0.043    18.467 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]_i_4_comp/O
                         net (fo=33, routed)          0.515    18.982    student_top_inst/Core_cpu_n_24
    SLICE_X77Y221        LUT6 (Prop_lut6_I2_O)        0.043    19.025 r  student_top_inst/start_i_1_comp/O
                         net (fo=1, routed)           0.000    19.025    student_top_inst/bridge_inst/counter_inst/start_reg_0
    SLICE_X77Y221        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.060    17.689    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X77Y221        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/C
                         clock pessimism             -0.598    17.092    
                         clock uncertainty           -0.214    16.878    
    SLICE_X77Y221        FDRE (Setup_fdre_C_D)        0.034    16.912    student_top_inst/bridge_inst/counter_inst/start_reg
  -------------------------------------------------------------------
                         required time                         16.912    
                         arrival time                         -19.025    
  -------------------------------------------------------------------
                         slack                                 -2.114    

Slack (VIOLATED) :        -1.835ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[4][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@19.048ns)
  Data Path Delay:        2.291ns  (logic 0.370ns (16.153%)  route 1.921ns (83.847%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 17.764 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.560ns = ( 16.487 - 19.048 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     19.048    19.048 r  
    AD12                                              0.000    19.048 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    19.048    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    19.953 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    21.051    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    12.993 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    15.121    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.273    16.487    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X17Y226        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y226        FDCE (Prop_fdce_C_Q)         0.204    16.691 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          0.743    17.434    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y225        LUT3 (Prop_lut3_I1_O)        0.123    17.557 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4/O
                         net (fo=7, routed)           0.530    18.087    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4_n_1
    SLICE_X15Y225        LUT6 (Prop_lut6_I5_O)        0.043    18.130 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[35]_inst_i_1/O
                         net (fo=2, routed)           0.648    18.778    twin_controller_inst/virtual_seg_OBUF[28]
    SLICE_X19Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.135    17.764    twin_controller_inst/clk_out1
    SLICE_X19Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[4][3]/C
                         clock pessimism             -0.598    17.167    
                         clock uncertainty           -0.214    16.953    
    SLICE_X19Y225        FDCE (Setup_fdce_C_D)       -0.010    16.943    twin_controller_inst/status_buffer_reg[4][3]
  -------------------------------------------------------------------
                         required time                         16.943    
                         arrival time                         -18.778    
  -------------------------------------------------------------------
                         slack                                 -1.835    

Slack (VIOLATED) :        -1.803ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[4][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@19.048ns)
  Data Path Delay:        2.254ns  (logic 0.370ns (16.417%)  route 1.884ns (83.583%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.232ns = ( 17.768 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.560ns = ( 16.487 - 19.048 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     19.048    19.048 r  
    AD12                                              0.000    19.048 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    19.048    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    19.953 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    21.051    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    12.993 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    15.121    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.273    16.487    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X17Y226        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y226        FDCE (Prop_fdce_C_Q)         0.204    16.691 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          0.743    17.434    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y225        LUT3 (Prop_lut3_I1_O)        0.123    17.557 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4/O
                         net (fo=7, routed)           0.365    17.922    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4_n_1
    SLICE_X15Y227        LUT6 (Prop_lut6_I5_O)        0.043    17.965 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[34]_inst_i_1/O
                         net (fo=2, routed)           0.776    18.741    twin_controller_inst/virtual_seg_OBUF[27]
    SLICE_X15Y228        FDCE                                         r  twin_controller_inst/status_buffer_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.139    17.768    twin_controller_inst/clk_out1
    SLICE_X15Y228        FDCE                                         r  twin_controller_inst/status_buffer_reg[4][2]/C
                         clock pessimism             -0.598    17.171    
                         clock uncertainty           -0.214    16.957    
    SLICE_X15Y228        FDCE (Setup_fdce_C_D)       -0.019    16.938    twin_controller_inst/status_buffer_reg[4][2]
  -------------------------------------------------------------------
                         required time                         16.938    
                         arrival time                         -18.741    
  -------------------------------------------------------------------
                         slack                                 -1.803    

Slack (VIOLATED) :        -1.769ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@19.048ns)
  Data Path Delay:        2.258ns  (logic 0.370ns (16.389%)  route 1.888ns (83.611%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 17.766 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.560ns = ( 16.487 - 19.048 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     19.048    19.048 r  
    AD12                                              0.000    19.048 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    19.048    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    19.953 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    21.051    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    12.993 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    15.121    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.273    16.487    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X17Y226        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y226        FDCE (Prop_fdce_C_Q)         0.204    16.691 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          0.607    17.299    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X17Y225        LUT3 (Prop_lut3_I1_O)        0.123    17.422 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_4/O
                         net (fo=7, routed)           0.627    18.049    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_4_n_1
    SLICE_X13Y226        LUT6 (Prop_lut6_I3_O)        0.043    18.092 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[24]_inst_i_1/O
                         net (fo=2, routed)           0.653    18.745    twin_controller_inst/virtual_seg_OBUF[20]
    SLICE_X12Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.137    17.766    twin_controller_inst/clk_out1
    SLICE_X12Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[3][0]/C
                         clock pessimism             -0.598    17.169    
                         clock uncertainty           -0.214    16.955    
    SLICE_X12Y226        FDCE (Setup_fdce_C_D)        0.021    16.976    twin_controller_inst/status_buffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                         -18.745    
  -------------------------------------------------------------------
                         slack                                 -1.769    

Slack (VIOLATED) :        -1.748ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@19.048ns)
  Data Path Delay:        2.192ns  (logic 0.370ns (16.878%)  route 1.822ns (83.122%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns = ( 17.765 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.560ns = ( 16.487 - 19.048 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     19.048    19.048 r  
    AD12                                              0.000    19.048 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    19.048    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    19.953 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    21.051    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    12.993 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    15.121    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.273    16.487    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X17Y226        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y226        FDCE (Prop_fdce_C_Q)         0.204    16.691 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          0.644    17.335    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X19Y225        LUT3 (Prop_lut3_I1_O)        0.123    17.458 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.478    17.936    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_1
    SLICE_X21Y227        LUT6 (Prop_lut6_I4_O)        0.043    17.979 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.700    18.679    twin_controller_inst/virtual_seg_OBUF[5]
    SLICE_X21Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.136    17.765    twin_controller_inst/clk_out1
    SLICE_X21Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][5]/C
                         clock pessimism             -0.598    17.168    
                         clock uncertainty           -0.214    16.954    
    SLICE_X21Y227        FDCE (Setup_fdce_C_D)       -0.022    16.932    twin_controller_inst/status_buffer_reg[0][5]
  -------------------------------------------------------------------
                         required time                         16.932    
                         arrival time                         -18.679    
  -------------------------------------------------------------------
                         slack                                 -1.748    

Slack (VIOLATED) :        -1.706ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@19.048ns)
  Data Path Delay:        2.152ns  (logic 0.370ns (17.191%)  route 1.782ns (82.809%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 17.764 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.560ns = ( 16.487 - 19.048 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     19.048    19.048 r  
    AD12                                              0.000    19.048 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    19.048    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    19.953 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    21.051    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    12.993 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    15.121    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.273    16.487    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X17Y226        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y226        FDCE (Prop_fdce_C_Q)         0.204    16.691 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          0.654    17.345    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X17Y227        LUT3 (Prop_lut3_I1_O)        0.123    17.468 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           0.546    18.014    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_1
    SLICE_X19Y226        LUT6 (Prop_lut6_I1_O)        0.043    18.057 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.582    18.640    twin_controller_inst/virtual_seg_OBUF[9]
    SLICE_X19Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.135    17.764    twin_controller_inst/clk_out1
    SLICE_X19Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][2]/C
                         clock pessimism             -0.598    17.167    
                         clock uncertainty           -0.214    16.953    
    SLICE_X19Y225        FDCE (Setup_fdce_C_D)       -0.019    16.934    twin_controller_inst/status_buffer_reg[1][2]
  -------------------------------------------------------------------
                         required time                         16.934    
                         arrival time                         -18.640    
  -------------------------------------------------------------------
                         slack                                 -1.706    

Slack (VIOLATED) :        -1.685ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@19.048ns)
  Data Path Delay:        2.152ns  (logic 0.370ns (17.190%)  route 1.782ns (82.810%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 17.766 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.560ns = ( 16.487 - 19.048 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     19.048    19.048 r  
    AD12                                              0.000    19.048 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    19.048    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    19.953 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    21.051    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    12.993 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    15.121    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.273    16.487    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X17Y226        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y226        FDCE (Prop_fdce_C_Q)         0.204    16.691 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          0.743    17.434    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y225        LUT3 (Prop_lut3_I1_O)        0.123    17.557 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4/O
                         net (fo=7, routed)           0.370    17.927    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4_n_1
    SLICE_X12Y226        LUT6 (Prop_lut6_I0_O)        0.043    17.970 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[33]_inst_i_1/O
                         net (fo=2, routed)           0.669    18.640    twin_controller_inst/virtual_seg_OBUF[26]
    SLICE_X12Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.137    17.766    twin_controller_inst/clk_out1
    SLICE_X12Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[4][1]/C
                         clock pessimism             -0.598    17.169    
                         clock uncertainty           -0.214    16.955    
    SLICE_X12Y226        FDCE (Setup_fdce_C_D)        0.000    16.955    twin_controller_inst/status_buffer_reg[4][1]
  -------------------------------------------------------------------
                         required time                         16.955    
                         arrival time                         -18.640    
  -------------------------------------------------------------------
                         slack                                 -1.685    

Slack (VIOLATED) :        -1.683ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[3][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@19.048ns)
  Data Path Delay:        2.131ns  (logic 0.370ns (17.367%)  route 1.761ns (82.633%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns = ( 17.765 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.560ns = ( 16.487 - 19.048 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     19.048    19.048 r  
    AD12                                              0.000    19.048 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    19.048    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    19.953 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    21.051    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    12.993 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    15.121    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.273    16.487    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X17Y226        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y226        FDCE (Prop_fdce_C_Q)         0.204    16.691 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          0.743    17.434    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X15Y225        LUT3 (Prop_lut3_I1_O)        0.123    17.557 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4/O
                         net (fo=7, routed)           0.474    18.031    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4_n_1
    SLICE_X21Y227        LUT6 (Prop_lut6_I1_O)        0.043    18.074 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[30]_inst_i_1/O
                         net (fo=2, routed)           0.543    18.618    twin_controller_inst/virtual_seg_OBUF[23]
    SLICE_X21Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.136    17.765    twin_controller_inst/clk_out1
    SLICE_X21Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[3][6]/C
                         clock pessimism             -0.598    17.168    
                         clock uncertainty           -0.214    16.954    
    SLICE_X21Y227        FDCE (Setup_fdce_C_D)       -0.019    16.935    twin_controller_inst/status_buffer_reg[3][6]
  -------------------------------------------------------------------
                         required time                         16.935    
                         arrival time                         -18.618    
  -------------------------------------------------------------------
                         slack                                 -1.683    

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@19.048ns)
  Data Path Delay:        2.139ns  (logic 0.370ns (17.294%)  route 1.769ns (82.706%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 17.766 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.560ns = ( 16.487 - 19.048 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     19.048    19.048 r  
    AD12                                              0.000    19.048 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    19.048    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    19.953 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    21.051    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    12.993 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    15.121    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.273    16.487    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X17Y226        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y226        FDCE (Prop_fdce_C_Q)         0.204    16.691 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          0.601    17.292    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X19Y226        LUT3 (Prop_lut3_I1_O)        0.123    17.415 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.573    17.988    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2_n_1
    SLICE_X21Y227        LUT6 (Prop_lut6_I0_O)        0.043    18.031 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.596    18.627    twin_controller_inst/virtual_seg_OBUF[6]
    SLICE_X19Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.137    17.766    twin_controller_inst/clk_out1
    SLICE_X19Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][6]/C
                         clock pessimism             -0.598    17.169    
                         clock uncertainty           -0.214    16.955    
    SLICE_X19Y227        FDCE (Setup_fdce_C_D)       -0.008    16.947    twin_controller_inst/status_buffer_reg[0][6]
  -------------------------------------------------------------------
                         required time                         16.947    
                         arrival time                         -18.627    
  -------------------------------------------------------------------
                         slack                                 -1.680    

Slack (VIOLATED) :        -1.652ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.952ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@19.048ns)
  Data Path Delay:        2.097ns  (logic 0.370ns (17.643%)  route 1.727ns (82.357%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 17.766 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.560ns = ( 16.487 - 19.048 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                     19.048    19.048 r  
    AD12                                              0.000    19.048 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    19.048    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    19.953 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098    21.051    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    12.993 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    15.121    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    15.214 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.273    16.487    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X17Y226        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y226        FDCE (Prop_fdce_C_Q)         0.204    16.691 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          0.652    17.343    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X17Y228        LUT3 (Prop_lut3_I1_O)        0.123    17.466 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.608    18.074    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_4_n_1
    SLICE_X17Y227        LUT6 (Prop_lut6_I0_O)        0.043    18.117 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.468    18.584    twin_controller_inst/virtual_seg_OBUF[3]
    SLICE_X19Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.137    17.766    twin_controller_inst/clk_out1
    SLICE_X19Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][3]/C
                         clock pessimism             -0.598    17.169    
                         clock uncertainty           -0.214    16.955    
    SLICE_X19Y227        FDCE (Setup_fdce_C_D)       -0.022    16.933    twin_controller_inst/status_buffer_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.933    
                         arrival time                         -18.584    
  -------------------------------------------------------------------
                         slack                                 -1.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.100ns (16.411%)  route 0.509ns (83.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.571    -0.462    student_top_inst/bridge_inst/clk_out2
    SLICE_X15Y232        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y232        FDRE (Prop_fdre_C_Q)         0.100    -0.362 r  student_top_inst/bridge_inst/LED_reg[20]/Q
                         net (fo=1, routed)           0.509     0.148    twin_controller_inst/virtual_led_OBUF[20]
    SLICE_X15Y233        FDCE                                         r  twin_controller_inst/status_buffer_reg[16][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.776    -0.667    twin_controller_inst/clk_out1
    SLICE_X15Y233        FDCE                                         r  twin_controller_inst/status_buffer_reg[16][4]/C
                         clock pessimism              0.484    -0.184    
                         clock uncertainty            0.214     0.030    
    SLICE_X15Y233        FDCE (Hold_fdce_C_D)         0.041     0.071    twin_controller_inst/status_buffer_reg[16][4]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.156ns (24.824%)  route 0.472ns (75.176%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.566    -0.467    student_top_inst/bridge_inst/clk_out2
    SLICE_X15Y227        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y227        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/seg_wdata_reg[15]/Q
                         net (fo=2, routed)           0.240    -0.127    student_top_inst/bridge_inst/seg_driver/status_buffer_reg[2][0]_6
    SLICE_X17Y227        LUT3 (Prop_lut3_I2_O)        0.028    -0.099 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           0.233     0.134    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_1
    SLICE_X19Y227        LUT6 (Prop_lut6_I0_O)        0.028     0.162 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.162    twin_controller_inst/virtual_seg_OBUF[12]
    SLICE_X19Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.769    -0.674    twin_controller_inst/clk_out1
    SLICE_X19Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][5]/C
                         clock pessimism              0.484    -0.191    
                         clock uncertainty            0.214     0.023    
    SLICE_X19Y227        FDCE (Hold_fdce_C_D)         0.060     0.083    twin_controller_inst/status_buffer_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.155ns (24.625%)  route 0.474ns (75.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.565    -0.468    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X17Y226        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y226        FDCE (Prop_fdce_C_Q)         0.091    -0.377 f  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          0.474     0.098    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X23Y228        LUT1 (Prop_lut1_I0_O)        0.064     0.162 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[39]_inst_i_1/O
                         net (fo=5, routed)           0.000     0.162    twin_controller_inst/virtual_seg_OBUF[8]
    SLICE_X23Y228        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.768    -0.675    twin_controller_inst/clk_out1
    SLICE_X23Y228        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][1]/C
                         clock pessimism              0.484    -0.192    
                         clock uncertainty            0.214     0.022    
    SLICE_X23Y228        FDCE (Hold_fdce_C_D)         0.060     0.082    twin_controller_inst/status_buffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.156ns (24.622%)  route 0.478ns (75.378%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.565    -0.468    student_top_inst/bridge_inst/clk_out2
    SLICE_X15Y226        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y226        FDRE (Prop_fdre_C_Q)         0.100    -0.368 r  student_top_inst/bridge_inst/seg_wdata_reg[10]/Q
                         net (fo=2, routed)           0.232    -0.135    student_top_inst/bridge_inst/seg_driver/status_buffer_reg[2][0]_3
    SLICE_X17Y226        LUT3 (Prop_lut3_I0_O)        0.028    -0.107 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2/O
                         net (fo=7, routed)           0.245     0.138    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2_n_1
    SLICE_X19Y227        LUT6 (Prop_lut6_I0_O)        0.028     0.166 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.166    twin_controller_inst/virtual_seg_OBUF[14]
    SLICE_X19Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.769    -0.674    twin_controller_inst/clk_out1
    SLICE_X19Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][7]/C
                         clock pessimism              0.484    -0.191    
                         clock uncertainty            0.214     0.023    
    SLICE_X19Y227        FDCE (Hold_fdce_C_D)         0.061     0.084    twin_controller_inst/status_buffer_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.091ns (15.712%)  route 0.488ns (84.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.570    -0.463    student_top_inst/bridge_inst/clk_out2
    SLICE_X19Y231        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y231        FDRE (Prop_fdre_C_Q)         0.091    -0.372 r  student_top_inst/bridge_inst/LED_reg[26]/Q
                         net (fo=1, routed)           0.488     0.117    twin_controller_inst/virtual_led_OBUF[26]
    SLICE_X17Y231        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.773    -0.670    twin_controller_inst/clk_out1
    SLICE_X17Y231        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][2]/C
                         clock pessimism              0.484    -0.187    
                         clock uncertainty            0.214     0.027    
    SLICE_X17Y231        FDCE (Hold_fdce_C_D)         0.006     0.033    twin_controller_inst/status_buffer_reg[17][2]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.156ns (24.583%)  route 0.479ns (75.417%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.565    -0.468    student_top_inst/bridge_inst/clk_out2
    SLICE_X15Y226        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y226        FDRE (Prop_fdre_C_Q)         0.100    -0.368 f  student_top_inst/bridge_inst/seg_wdata_reg[10]/Q
                         net (fo=2, routed)           0.232    -0.135    student_top_inst/bridge_inst/seg_driver/status_buffer_reg[2][0]_3
    SLICE_X17Y226        LUT3 (Prop_lut3_I0_O)        0.028    -0.107 f  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2/O
                         net (fo=7, routed)           0.246     0.139    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2_n_1
    SLICE_X19Y225        LUT6 (Prop_lut6_I0_O)        0.028     0.167 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.167    twin_controller_inst/virtual_seg_OBUF[10]
    SLICE_X19Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.766    -0.677    twin_controller_inst/clk_out1
    SLICE_X19Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][3]/C
                         clock pessimism              0.484    -0.194    
                         clock uncertainty            0.214     0.020    
    SLICE_X19Y225        FDCE (Hold_fdce_C_D)         0.061     0.081    twin_controller_inst/status_buffer_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.128ns (20.125%)  route 0.508ns (79.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.564    -0.469    student_top_inst/bridge_inst/clk_out2
    SLICE_X21Y226        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y226        FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  student_top_inst/bridge_inst/seg_wdata_reg[0]/Q
                         net (fo=8, routed)           0.508     0.139    student_top_inst/bridge_inst/seg_driver/status_buffer_reg[0][6]_0
    SLICE_X19Y226        LUT6 (Prop_lut6_I2_O)        0.028     0.167 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.167    twin_controller_inst/virtual_seg_OBUF[1]
    SLICE_X19Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.767    -0.676    twin_controller_inst/clk_out1
    SLICE_X19Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][1]/C
                         clock pessimism              0.484    -0.193    
                         clock uncertainty            0.214     0.021    
    SLICE_X19Y226        FDCE (Hold_fdce_C_D)         0.060     0.081    twin_controller_inst/status_buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.167    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.091ns (15.648%)  route 0.491ns (84.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.565    -0.468    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X17Y226        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y226        FDCE (Prop_fdce_C_Q)         0.091    -0.377 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          0.491     0.114    twin_controller_inst/virtual_seg_OBUF[7]
    SLICE_X19Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.767    -0.676    twin_controller_inst/clk_out1
    SLICE_X19Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][0]/C
                         clock pessimism              0.484    -0.193    
                         clock uncertainty            0.214     0.021    
    SLICE_X19Y226        FDCE (Hold_fdce_C_D)         0.005     0.026    twin_controller_inst/status_buffer_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[15][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.100ns (16.222%)  route 0.516ns (83.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.569    -0.464    student_top_inst/bridge_inst/clk_out2
    SLICE_X15Y230        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y230        FDRE (Prop_fdre_C_Q)         0.100    -0.364 r  student_top_inst/bridge_inst/LED_reg[15]/Q
                         net (fo=1, routed)           0.516     0.153    twin_controller_inst/virtual_led_OBUF[15]
    SLICE_X15Y231        FDCE                                         r  twin_controller_inst/status_buffer_reg[15][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.774    -0.669    twin_controller_inst/clk_out1
    SLICE_X15Y231        FDCE                                         r  twin_controller_inst/status_buffer_reg[15][7]/C
                         clock pessimism              0.484    -0.186    
                         clock uncertainty            0.214     0.028    
    SLICE_X15Y231        FDCE (Hold_fdce_C_D)         0.033     0.061    twin_controller_inst/status_buffer_reg[15][7]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            twin_controller_inst/status_buffer_reg[14][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.118ns (19.229%)  route 0.496ns (80.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.569    -0.464    student_top_inst/bridge_inst/clk_out2
    SLICE_X16Y230        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y230        FDRE (Prop_fdre_C_Q)         0.118    -0.346 r  student_top_inst/bridge_inst/LED_reg[5]/Q
                         net (fo=1, routed)           0.496     0.150    twin_controller_inst/virtual_led_OBUF[5]
    SLICE_X17Y230        FDCE                                         r  twin_controller_inst/status_buffer_reg[14][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.772    -0.671    twin_controller_inst/clk_out1
    SLICE_X17Y230        FDCE                                         r  twin_controller_inst/status_buffer_reg[14][5]/C
                         clock pessimism              0.484    -0.188    
                         clock uncertainty            0.214     0.026    
    SLICE_X17Y230        FDCE (Hold_fdce_C_D)         0.032     0.058    twin_controller_inst/status_buffer_reg[14][5]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.092    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.703ns  (logic 3.539ns (62.052%)  route 2.164ns (37.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.284    -2.549    uart_inst/clk_out1
    SLICE_X19Y235        FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y235        FDPE (Prop_fdpe_C_Q)         0.223    -2.326 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           2.164    -0.162    o_uart_tx_OBUF
    D17                  OBUF (Prop_obuf_I_O)         3.316     3.154 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.154    o_uart_tx
    D17                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 0.229ns (10.613%)  route 1.929ns (89.387%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.779    -0.664    twin_controller_inst/clk_out1
    SLICE_X11Y237        FDCE                                         r  twin_controller_inst/sw_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y237        FDCE (Prop_fdce_C_Q)         0.124    -0.540 r  twin_controller_inst/sw_reg[42]/Q
                         net (fo=3, routed)           0.385    -0.156    student_top_inst/Core_cpu/mem_stage/virtual_sw[34]
    SLICE_X15Y228        LUT6 (Prop_lut6_I0_O)        0.035    -0.121 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]_i_8/O
                         net (fo=1, routed)           0.613     0.492    student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]_i_8_n_1
    SLICE_X39Y225        LUT5 (Prop_lut5_I1_O)        0.035     0.527 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]_i_4/O
                         net (fo=1, routed)           0.263     0.789    student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]_i_4_n_1
    SLICE_X39Y224        LUT5 (Prop_lut5_I2_O)        0.035     0.824 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]_i_1/O
                         net (fo=1, routed)           0.669     1.493    student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]_i_1_n_1
    SLICE_X8Y228         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 0.252ns (12.973%)  route 1.691ns (87.027%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.777    -0.666    twin_controller_inst/clk_out1
    SLICE_X10Y234        FDCE                                         r  twin_controller_inst/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y234        FDCE (Prop_fdce_C_Q)         0.147    -0.519 r  twin_controller_inst/key_reg[0]/Q
                         net (fo=3, routed)           0.409    -0.110    student_top_inst/Core_cpu/mem_stage/D[0]
    SLICE_X11Y224        LUT6 (Prop_lut6_I2_O)        0.035    -0.075 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]_i_4/O
                         net (fo=1, routed)           0.138     0.062    student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]_i_4_n_1
    SLICE_X11Y224        LUT6 (Prop_lut6_I1_O)        0.035     0.097 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]_i_2/O
                         net (fo=1, routed)           0.668     0.765    student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]_i_2_n_1
    SLICE_X41Y222        LUT6 (Prop_lut6_I0_O)        0.035     0.800 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]_i_1/O
                         net (fo=1, routed)           0.476     1.276    student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]_i_1_n_1
    SLICE_X24Y220        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/key_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 0.252ns (13.352%)  route 1.635ns (86.648%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.776    -0.667    twin_controller_inst/clk_out1
    SLICE_X8Y233         FDCE                                         r  twin_controller_inst/key_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y233         FDCE (Prop_fdce_C_Q)         0.147    -0.520 r  twin_controller_inst/key_reg[6]/Q
                         net (fo=3, routed)           0.353    -0.167    twin_controller_inst/virtual_key[6]
    SLICE_X8Y230         LUT6 (Prop_lut6_I3_O)        0.035    -0.132 f  twin_controller_inst/mem_result_reg[6]_i_5/O
                         net (fo=1, routed)           0.402     0.270    student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]_i_1_1
    SLICE_X11Y227        LUT5 (Prop_lut5_I3_O)        0.035     0.305 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]_i_3/O
                         net (fo=1, routed)           0.533     0.838    student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]_i_3_n_1
    SLICE_X41Y222        LUT6 (Prop_lut6_I3_O)        0.035     0.873 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]_i_1/O
                         net (fo=1, routed)           0.347     1.220    student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]_i_1_n_1
    SLICE_X25Y222        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 0.194ns (10.528%)  route 1.649ns (89.472%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.777    -0.666    twin_controller_inst/clk_out1
    SLICE_X9Y234         FDCE                                         r  twin_controller_inst/sw_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y234         FDCE (Prop_fdce_C_Q)         0.124    -0.542 r  twin_controller_inst/sw_reg[45]/Q
                         net (fo=3, routed)           0.536    -0.006    student_top_inst/Core_cpu/mem_stage/virtual_sw[37]
    SLICE_X9Y228         LUT6 (Prop_lut6_I0_O)        0.035     0.029 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]_i_2/O
                         net (fo=1, routed)           0.562     0.591    student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]_i_2_n_1
    SLICE_X24Y225        LUT6 (Prop_lut6_I1_O)        0.035     0.626 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]_i_1/O
                         net (fo=1, routed)           0.550     1.176    student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]_i_1_n_1
    SLICE_X7Y225         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 0.252ns (13.713%)  route 1.586ns (86.287%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.776    -0.667    twin_controller_inst/clk_out1
    SLICE_X10Y233        FDCE                                         r  twin_controller_inst/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y233        FDCE (Prop_fdce_C_Q)         0.147    -0.520 r  twin_controller_inst/key_reg[1]/Q
                         net (fo=3, routed)           0.377    -0.143    twin_controller_inst/virtual_key[1]
    SLICE_X9Y228         LUT6 (Prop_lut6_I1_O)        0.035    -0.108 f  twin_controller_inst/mem_result_reg[1]_i_5/O
                         net (fo=1, routed)           0.503     0.395    student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]_i_1_1
    SLICE_X23Y226        LUT5 (Prop_lut5_I3_O)        0.035     0.430 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]_i_3/O
                         net (fo=1, routed)           0.435     0.865    student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]_i_3_n_1
    SLICE_X27Y224        LUT6 (Prop_lut6_I3_O)        0.035     0.900 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]_i_1/O
                         net (fo=1, routed)           0.271     1.170    student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]_i_1_n_1
    SLICE_X23Y222        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/key_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 0.229ns (12.963%)  route 1.537ns (87.037%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.777    -0.666    twin_controller_inst/clk_out1
    SLICE_X9Y234         FDCE                                         r  twin_controller_inst/key_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y234         FDCE (Prop_fdce_C_Q)         0.124    -0.542 r  twin_controller_inst/key_reg[4]/Q
                         net (fo=3, routed)           0.455    -0.088    student_top_inst/Core_cpu/mem_stage/D[2]
    SLICE_X13Y228        LUT6 (Prop_lut6_I2_O)        0.035    -0.053 f  student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]_i_4/O
                         net (fo=1, routed)           0.419     0.366    student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]_i_4_n_1
    SLICE_X19Y228        LUT6 (Prop_lut6_I1_O)        0.035     0.401 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]_i_2/O
                         net (fo=1, routed)           0.497     0.899    student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]_i_2_n_1
    SLICE_X26Y224        LUT6 (Prop_lut6_I0_O)        0.035     0.934 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]_i_1/O
                         net (fo=1, routed)           0.166     1.100    student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]_i_1_n_1
    SLICE_X25Y224        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/key_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 0.252ns (14.516%)  route 1.484ns (85.484%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.777    -0.666    twin_controller_inst/clk_out1
    SLICE_X10Y234        FDCE                                         r  twin_controller_inst/key_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y234        FDCE (Prop_fdce_C_Q)         0.147    -0.519 r  twin_controller_inst/key_reg[2]/Q
                         net (fo=3, routed)           0.486    -0.033    student_top_inst/Core_cpu/mem_stage/D[1]
    SLICE_X11Y229        LUT6 (Prop_lut6_I2_O)        0.035     0.002 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]_i_4/O
                         net (fo=1, routed)           0.254     0.256    student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]_i_4_n_1
    SLICE_X15Y229        LUT6 (Prop_lut6_I1_O)        0.035     0.291 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]_i_2/O
                         net (fo=1, routed)           0.500     0.791    student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]_i_2_n_1
    SLICE_X24Y223        LUT6 (Prop_lut6_I0_O)        0.035     0.826 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]_i_1/O
                         net (fo=1, routed)           0.244     1.070    student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]_i_1_n_1
    SLICE_X19Y223        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/key_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.654ns  (logic 0.229ns (13.848%)  route 1.425ns (86.152%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.777    -0.666    twin_controller_inst/clk_out1
    SLICE_X9Y234         FDCE                                         r  twin_controller_inst/key_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y234         FDCE (Prop_fdce_C_Q)         0.124    -0.542 r  twin_controller_inst/key_reg[5]/Q
                         net (fo=3, routed)           0.463    -0.080    student_top_inst/Core_cpu/mem_stage/D[3]
    SLICE_X8Y230         LUT6 (Prop_lut6_I2_O)        0.035    -0.045 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]_i_4/O
                         net (fo=1, routed)           0.461     0.416    student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]_i_4_n_1
    SLICE_X19Y224        LUT6 (Prop_lut6_I0_O)        0.035     0.451 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]_i_2/O
                         net (fo=1, routed)           0.326     0.777    student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]_i_2_n_1
    SLICE_X19Y223        LUT6 (Prop_lut6_I1_O)        0.035     0.812 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]_i_1/O
                         net (fo=1, routed)           0.175     0.987    student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]_i_1_n_1
    SLICE_X19Y223        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.638ns  (logic 0.194ns (11.844%)  route 1.444ns (88.156%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.779    -0.664    twin_controller_inst/clk_out1
    SLICE_X11Y237        FDCE                                         r  twin_controller_inst/sw_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y237        FDCE (Prop_fdce_C_Q)         0.124    -0.540 r  twin_controller_inst/sw_reg[21]/Q
                         net (fo=3, routed)           0.313    -0.227    student_top_inst/Core_cpu/mem_stage/virtual_sw[17]
    SLICE_X11Y229        LUT6 (Prop_lut6_I4_O)        0.035    -0.192 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]_i_2/O
                         net (fo=1, routed)           0.536     0.344    student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]_i_2_n_1
    SLICE_X26Y229        LUT6 (Prop_lut6_I1_O)        0.035     0.379 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]_i_1/O
                         net (fo=1, routed)           0.595     0.974    student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]_i_1_n_1
    SLICE_X7Y229         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.850ns  (logic 0.214ns (25.172%)  route 0.636ns (74.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.123    -2.248    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X41Y224        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y224        FDRE (Prop_fdre_C_Q)         0.178    -2.070 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/Q
                         net (fo=2, routed)           0.170    -1.899    student_top_inst/Core_cpu/mem_stage/cnt_rdata[6]
    SLICE_X41Y222        LUT6 (Prop_lut6_I1_O)        0.036    -1.863 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]_i_1/O
                         net (fo=1, routed)           0.466    -1.397    student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]_i_1_n_1
    SLICE_X25Y222        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.932ns  (logic 0.214ns (22.957%)  route 0.718ns (77.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.123    -2.248    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X41Y224        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y224        FDRE (Prop_fdre_C_Q)         0.178    -2.070 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]/Q
                         net (fo=2, routed)           0.488    -1.582    student_top_inst/Core_cpu/mem_stage/cnt_rdata[4]
    SLICE_X26Y224        LUT6 (Prop_lut6_I2_O)        0.036    -1.546 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]_i_1/O
                         net (fo=1, routed)           0.230    -1.315    student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]_i_1_n_1
    SLICE_X25Y224        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.944ns  (logic 0.214ns (22.678%)  route 0.730ns (77.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.123    -2.248    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X41Y224        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y224        FDRE (Prop_fdre_C_Q)         0.178    -2.070 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/Q
                         net (fo=2, routed)           0.300    -1.770    student_top_inst/Core_cpu/mem_stage/cnt_rdata[7]
    SLICE_X40Y224        LUT6 (Prop_lut6_I2_O)        0.036    -1.734 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]_i_1/O
                         net (fo=1, routed)           0.430    -1.304    student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]_i_1_n_1
    SLICE_X27Y225        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.023ns  (logic 0.214ns (20.917%)  route 0.809ns (79.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.124    -2.247    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X41Y223        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y223        FDRE (Prop_fdre_C_Q)         0.178    -2.069 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/Q
                         net (fo=2, routed)           0.455    -1.614    student_top_inst/Core_cpu/mem_stage/cnt_rdata[1]
    SLICE_X27Y224        LUT6 (Prop_lut6_I1_O)        0.036    -1.578 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]_i_1/O
                         net (fo=1, routed)           0.355    -1.223    student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]_i_1_n_1
    SLICE_X23Y222        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.052ns  (logic 0.214ns (20.344%)  route 0.838ns (79.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.124    -2.247    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X41Y223        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y223        FDRE (Prop_fdre_C_Q)         0.178    -2.069 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/Q
                         net (fo=2, routed)           0.201    -1.867    student_top_inst/Core_cpu/mem_stage/cnt_rdata[0]
    SLICE_X41Y222        LUT6 (Prop_lut6_I2_O)        0.036    -1.831 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]_i_1/O
                         net (fo=1, routed)           0.637    -1.195    student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]_i_1_n_1
    SLICE_X24Y220        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.055ns  (logic 0.214ns (20.280%)  route 0.841ns (79.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.124    -2.247    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X41Y223        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y223        FDRE (Prop_fdre_C_Q)         0.178    -2.069 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/Q
                         net (fo=2, routed)           0.527    -1.541    student_top_inst/Core_cpu/mem_stage/cnt_rdata[2]
    SLICE_X24Y223        LUT6 (Prop_lut6_I2_O)        0.036    -1.505 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]_i_1/O
                         net (fo=1, routed)           0.314    -1.191    student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]_i_1_n_1
    SLICE_X19Y223        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.134ns  (logic 0.214ns (18.869%)  route 0.920ns (81.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.124    -2.247    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X41Y223        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y223        FDRE (Prop_fdre_C_Q)         0.178    -2.069 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[3]/Q
                         net (fo=2, routed)           0.638    -1.430    student_top_inst/Core_cpu/mem_stage/cnt_rdata[3]
    SLICE_X24Y223        LUT6 (Prop_lut6_I1_O)        0.036    -1.394 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]_i_1/O
                         net (fo=1, routed)           0.282    -1.112    student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]_i_1_n_1
    SLICE_X23Y222        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.199ns  (logic 0.250ns (20.854%)  route 0.949ns (79.146%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.139    -2.232    twin_controller_inst/clk_out1
    SLICE_X11Y228        FDCE                                         r  twin_controller_inst/sw_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y228        FDCE (Prop_fdce_C_Q)         0.178    -2.054 r  twin_controller_inst/sw_reg[44]/Q
                         net (fo=3, routed)           0.365    -1.688    student_top_inst/Core_cpu/mem_stage/virtual_sw[36]
    SLICE_X13Y227        LUT6 (Prop_lut6_I1_O)        0.036    -1.652 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[12]_i_2/O
                         net (fo=1, routed)           0.401    -1.251    student_top_inst/Core_cpu/mem_stage/mem_result_reg[12]_i_2_n_1
    SLICE_X19Y224        LUT6 (Prop_lut6_I1_O)        0.036    -1.215 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[12]_i_1/O
                         net (fo=1, routed)           0.183    -1.033    student_top_inst/Core_cpu/mem_stage/mem_result_reg[12]_i_1_n_1
    SLICE_X19Y224        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.204ns  (logic 0.250ns (20.761%)  route 0.954ns (79.239%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.136    -2.235    twin_controller_inst/clk_out1
    SLICE_X11Y225        FDCE                                         r  twin_controller_inst/sw_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y225        FDCE (Prop_fdce_C_Q)         0.178    -2.057 r  twin_controller_inst/sw_reg[48]/Q
                         net (fo=3, routed)           0.279    -1.778    student_top_inst/Core_cpu/mem_stage/virtual_sw[40]
    SLICE_X11Y226        LUT6 (Prop_lut6_I1_O)        0.036    -1.742 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]_i_2/O
                         net (fo=1, routed)           0.243    -1.499    student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]_i_2_n_1
    SLICE_X15Y225        LUT6 (Prop_lut6_I1_O)        0.036    -1.463 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]_i_1/O
                         net (fo=1, routed)           0.432    -1.030    student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]_i_1_n_1
    SLICE_X7Y233         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.222ns  (logic 0.250ns (20.462%)  route 0.972ns (79.538%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.126    -2.245    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X41Y228        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y228        FDRE (Prop_fdre_C_Q)         0.178    -2.067 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[20]/Q
                         net (fo=2, routed)           0.348    -1.719    student_top_inst/Core_cpu/mem_stage/cnt_rdata[17]
    SLICE_X40Y226        LUT6 (Prop_lut6_I1_O)        0.036    -1.683 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]_i_3/O
                         net (fo=1, routed)           0.457    -1.226    student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]_i_3_n_1
    SLICE_X28Y225        LUT5 (Prop_lut5_I2_O)        0.036    -1.190 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]_i_1/O
                         net (fo=1, routed)           0.168    -1.023    student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]_i_1_n_1
    SLICE_X27Y225        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_pll
  To Clock:  

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.543ns  (logic 1.233ns (10.682%)  route 10.310ns (89.318%))
  Logic Levels:           13  (LUT2=1 LUT5=2 LUT6=3 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.366    -2.467    student_top_inst/Core_cpu/clk_out2
    SLICE_X71Y286        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y286        FDCE (Prop_fdce_C_Q)         0.223    -2.244 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/Q
                         net (fo=2208, routed)        2.145    -0.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/A3
    SLICE_X66Y329        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043    -0.057 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.057    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/OD
    SLICE_X66Y329        MUXF7 (Prop_muxf7_I0_O)      0.115     0.058 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F7.B/O
                         net (fo=1, routed)           0.000     0.058    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/O0
    SLICE_X66Y329        MUXF8 (Prop_muxf8_I0_O)      0.046     0.104 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F8/O
                         net (fo=1, routed)           0.703     0.808    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7_n_0
    SLICE_X71Y325        LUT6 (Prop_lut6_I0_O)        0.125     0.933 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     0.933    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93_n_0
    SLICE_X71Y325        MUXF7 (Prop_muxf7_I0_O)      0.107     1.040 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     1.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42_n_0
    SLICE_X71Y325        MUXF8 (Prop_muxf8_I1_O)      0.043     1.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16/O
                         net (fo=1, routed)           1.517     2.600    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16_n_0
    SLICE_X101Y298       LUT6 (Prop_lut6_I1_O)        0.126     2.726 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.726    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5_n_0
    SLICE_X101Y298       MUXF7 (Prop_muxf7_I0_O)      0.107     2.833 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.833    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X101Y298       MUXF8 (Prop_muxf8_I1_O)      0.043     2.876 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           2.878     5.754    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X49Y226        LUT6 (Prop_lut6_I2_O)        0.126     5.880 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.443     6.324    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X49Y227        LUT2 (Prop_lut2_I0_O)        0.043     6.367 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[15]_i_4/O
                         net (fo=8, routed)           0.990     7.357    student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]_i_1_0
    SLICE_X40Y225        LUT5 (Prop_lut5_I2_O)        0.043     7.400 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[14]_i_3/O
                         net (fo=1, routed)           0.963     8.362    student_top_inst/Core_cpu/mem_stage/mem_result_reg[14]_i_3_n_1
    SLICE_X23Y225        LUT5 (Prop_lut5_I2_O)        0.043     8.405 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[14]_i_1/O
                         net (fo=1, routed)           0.671     9.076    student_top_inst/Core_cpu/mem_stage/mem_result_reg[14]_i_1_n_1
    SLICE_X15Y217        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.265ns  (logic 1.233ns (10.945%)  route 10.032ns (89.055%))
  Logic Levels:           13  (LUT2=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.366    -2.467    student_top_inst/Core_cpu/clk_out2
    SLICE_X71Y286        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y286        FDCE (Prop_fdce_C_Q)         0.223    -2.244 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/Q
                         net (fo=2208, routed)        2.145    -0.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/A3
    SLICE_X66Y329        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043    -0.057 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.057    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/OD
    SLICE_X66Y329        MUXF7 (Prop_muxf7_I0_O)      0.115     0.058 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F7.B/O
                         net (fo=1, routed)           0.000     0.058    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/O0
    SLICE_X66Y329        MUXF8 (Prop_muxf8_I0_O)      0.046     0.104 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F8/O
                         net (fo=1, routed)           0.703     0.808    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7_n_0
    SLICE_X71Y325        LUT6 (Prop_lut6_I0_O)        0.125     0.933 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     0.933    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93_n_0
    SLICE_X71Y325        MUXF7 (Prop_muxf7_I0_O)      0.107     1.040 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     1.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42_n_0
    SLICE_X71Y325        MUXF8 (Prop_muxf8_I1_O)      0.043     1.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16/O
                         net (fo=1, routed)           1.517     2.600    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16_n_0
    SLICE_X101Y298       LUT6 (Prop_lut6_I1_O)        0.126     2.726 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.726    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5_n_0
    SLICE_X101Y298       MUXF7 (Prop_muxf7_I0_O)      0.107     2.833 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.833    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X101Y298       MUXF8 (Prop_muxf8_I1_O)      0.043     2.876 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           2.878     5.754    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X49Y226        LUT6 (Prop_lut6_I2_O)        0.126     5.880 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.443     6.324    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X49Y227        LUT2 (Prop_lut2_I0_O)        0.043     6.367 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[15]_i_4/O
                         net (fo=8, routed)           0.772     7.138    student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]_i_1_0
    SLICE_X39Y225        LUT5 (Prop_lut5_I0_O)        0.043     7.181 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[11]_i_3/O
                         net (fo=1, routed)           1.002     8.183    student_top_inst/Core_cpu/mem_stage/mem_result_reg[11]_i_3_n_1
    SLICE_X19Y224        LUT6 (Prop_lut6_I3_O)        0.043     8.226 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[11]_i_1/O
                         net (fo=1, routed)           0.572     8.798    student_top_inst/Core_cpu/mem_stage/mem_result_reg[11]_i_1_n_1
    SLICE_X19Y218        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.184ns  (logic 1.233ns (11.025%)  route 9.951ns (88.975%))
  Logic Levels:           13  (LUT2=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.366    -2.467    student_top_inst/Core_cpu/clk_out2
    SLICE_X71Y286        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y286        FDCE (Prop_fdce_C_Q)         0.223    -2.244 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/Q
                         net (fo=2208, routed)        2.145    -0.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/A3
    SLICE_X66Y329        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043    -0.057 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.057    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/OD
    SLICE_X66Y329        MUXF7 (Prop_muxf7_I0_O)      0.115     0.058 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F7.B/O
                         net (fo=1, routed)           0.000     0.058    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/O0
    SLICE_X66Y329        MUXF8 (Prop_muxf8_I0_O)      0.046     0.104 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F8/O
                         net (fo=1, routed)           0.703     0.808    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7_n_0
    SLICE_X71Y325        LUT6 (Prop_lut6_I0_O)        0.125     0.933 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     0.933    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93_n_0
    SLICE_X71Y325        MUXF7 (Prop_muxf7_I0_O)      0.107     1.040 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     1.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42_n_0
    SLICE_X71Y325        MUXF8 (Prop_muxf8_I1_O)      0.043     1.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16/O
                         net (fo=1, routed)           1.517     2.600    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16_n_0
    SLICE_X101Y298       LUT6 (Prop_lut6_I1_O)        0.126     2.726 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.726    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5_n_0
    SLICE_X101Y298       MUXF7 (Prop_muxf7_I0_O)      0.107     2.833 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.833    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X101Y298       MUXF8 (Prop_muxf8_I1_O)      0.043     2.876 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           2.878     5.754    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X49Y226        LUT6 (Prop_lut6_I2_O)        0.126     5.880 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.443     6.324    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X49Y227        LUT2 (Prop_lut2_I0_O)        0.043     6.367 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[15]_i_4/O
                         net (fo=8, routed)           0.810     7.176    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_1
    SLICE_X39Y224        LUT6 (Prop_lut6_I0_O)        0.043     7.219 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[10]_i_2/O
                         net (fo=1, routed)           0.437     7.656    student_top_inst/Core_cpu/mem_stage/wb_stage_mem_result_reg[10]_1
    SLICE_X39Y224        LUT5 (Prop_lut5_I0_O)        0.043     7.699 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]_i_1/O
                         net (fo=1, routed)           1.018     8.717    student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]_i_1_n_1
    SLICE_X8Y228         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.151ns  (logic 1.233ns (11.057%)  route 9.918ns (88.943%))
  Logic Levels:           13  (LUT2=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.366    -2.467    student_top_inst/Core_cpu/clk_out2
    SLICE_X71Y286        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y286        FDCE (Prop_fdce_C_Q)         0.223    -2.244 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/Q
                         net (fo=2208, routed)        2.145    -0.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/A3
    SLICE_X66Y329        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043    -0.057 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.057    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/OD
    SLICE_X66Y329        MUXF7 (Prop_muxf7_I0_O)      0.115     0.058 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F7.B/O
                         net (fo=1, routed)           0.000     0.058    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/O0
    SLICE_X66Y329        MUXF8 (Prop_muxf8_I0_O)      0.046     0.104 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F8/O
                         net (fo=1, routed)           0.703     0.808    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7_n_0
    SLICE_X71Y325        LUT6 (Prop_lut6_I0_O)        0.125     0.933 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     0.933    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93_n_0
    SLICE_X71Y325        MUXF7 (Prop_muxf7_I0_O)      0.107     1.040 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     1.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42_n_0
    SLICE_X71Y325        MUXF8 (Prop_muxf8_I1_O)      0.043     1.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16/O
                         net (fo=1, routed)           1.517     2.600    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16_n_0
    SLICE_X101Y298       LUT6 (Prop_lut6_I1_O)        0.126     2.726 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.726    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5_n_0
    SLICE_X101Y298       MUXF7 (Prop_muxf7_I0_O)      0.107     2.833 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.833    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X101Y298       MUXF8 (Prop_muxf8_I1_O)      0.043     2.876 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           2.878     5.754    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X49Y226        LUT6 (Prop_lut6_I2_O)        0.126     5.880 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.443     6.324    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X49Y227        LUT2 (Prop_lut2_I0_O)        0.043     6.367 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[15]_i_4/O
                         net (fo=8, routed)           0.676     7.042    student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]_i_1_0
    SLICE_X39Y224        LUT5 (Prop_lut5_I0_O)        0.043     7.085 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[9]_i_3/O
                         net (fo=1, routed)           0.913     7.999    student_top_inst/Core_cpu/mem_stage/mem_result_reg[9]_i_3_n_1
    SLICE_X15Y224        LUT6 (Prop_lut6_I3_O)        0.043     8.042 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[9]_i_1/O
                         net (fo=1, routed)           0.642     8.684    student_top_inst/Core_cpu/mem_stage/mem_result_reg[9]_i_1_n_1
    SLICE_X8Y228         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.076ns  (logic 1.233ns (11.132%)  route 9.843ns (88.868%))
  Logic Levels:           13  (LUT2=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.366    -2.467    student_top_inst/Core_cpu/clk_out2
    SLICE_X71Y286        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y286        FDCE (Prop_fdce_C_Q)         0.223    -2.244 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/Q
                         net (fo=2208, routed)        2.145    -0.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/A3
    SLICE_X66Y329        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043    -0.057 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.057    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/OD
    SLICE_X66Y329        MUXF7 (Prop_muxf7_I0_O)      0.115     0.058 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F7.B/O
                         net (fo=1, routed)           0.000     0.058    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/O0
    SLICE_X66Y329        MUXF8 (Prop_muxf8_I0_O)      0.046     0.104 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F8/O
                         net (fo=1, routed)           0.703     0.808    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7_n_0
    SLICE_X71Y325        LUT6 (Prop_lut6_I0_O)        0.125     0.933 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     0.933    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93_n_0
    SLICE_X71Y325        MUXF7 (Prop_muxf7_I0_O)      0.107     1.040 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     1.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42_n_0
    SLICE_X71Y325        MUXF8 (Prop_muxf8_I1_O)      0.043     1.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16/O
                         net (fo=1, routed)           1.517     2.600    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16_n_0
    SLICE_X101Y298       LUT6 (Prop_lut6_I1_O)        0.126     2.726 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.726    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5_n_0
    SLICE_X101Y298       MUXF7 (Prop_muxf7_I0_O)      0.107     2.833 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.833    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X101Y298       MUXF8 (Prop_muxf8_I1_O)      0.043     2.876 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           2.878     5.754    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X49Y226        LUT6 (Prop_lut6_I2_O)        0.126     5.880 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.443     6.324    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X49Y227        LUT2 (Prop_lut2_I0_O)        0.043     6.367 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[15]_i_4/O
                         net (fo=8, routed)           0.618     6.984    student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]_i_1_0
    SLICE_X40Y226        LUT5 (Prop_lut5_I0_O)        0.043     7.027 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]_i_3/O
                         net (fo=1, routed)           0.750     7.777    student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]_i_3_n_1
    SLICE_X24Y225        LUT6 (Prop_lut6_I3_O)        0.043     7.820 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]_i_1/O
                         net (fo=1, routed)           0.789     8.609    student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]_i_1_n_1
    SLICE_X7Y225         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.062ns  (logic 1.233ns (11.146%)  route 9.829ns (88.854%))
  Logic Levels:           13  (LUT5=1 LUT6=5 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.366    -2.467    student_top_inst/Core_cpu/clk_out2
    SLICE_X71Y286        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y286        FDCE (Prop_fdce_C_Q)         0.223    -2.244 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/Q
                         net (fo=2208, routed)        2.145    -0.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/A3
    SLICE_X66Y329        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043    -0.057 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.057    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/OD
    SLICE_X66Y329        MUXF7 (Prop_muxf7_I0_O)      0.115     0.058 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F7.B/O
                         net (fo=1, routed)           0.000     0.058    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/O0
    SLICE_X66Y329        MUXF8 (Prop_muxf8_I0_O)      0.046     0.104 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F8/O
                         net (fo=1, routed)           0.703     0.808    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7_n_0
    SLICE_X71Y325        LUT6 (Prop_lut6_I0_O)        0.125     0.933 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     0.933    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93_n_0
    SLICE_X71Y325        MUXF7 (Prop_muxf7_I0_O)      0.107     1.040 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     1.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42_n_0
    SLICE_X71Y325        MUXF8 (Prop_muxf8_I1_O)      0.043     1.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16/O
                         net (fo=1, routed)           1.517     2.600    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16_n_0
    SLICE_X101Y298       LUT6 (Prop_lut6_I1_O)        0.126     2.726 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.726    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5_n_0
    SLICE_X101Y298       MUXF7 (Prop_muxf7_I0_O)      0.107     2.833 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.833    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X101Y298       MUXF8 (Prop_muxf8_I1_O)      0.043     2.876 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           2.878     5.754    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X49Y226        LUT6 (Prop_lut6_I2_O)        0.126     5.880 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.162     6.043    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X49Y226        LUT6 (Prop_lut6_I0_O)        0.043     6.086 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[31]_i_12/O
                         net (fo=16, routed)          0.929     7.014    student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]_i_1_0
    SLICE_X40Y228        LUT6 (Prop_lut6_I2_O)        0.043     7.057 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]_i_3/O
                         net (fo=1, routed)           0.781     7.838    student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]_i_3_n_1
    SLICE_X21Y228        LUT5 (Prop_lut5_I2_O)        0.043     7.881 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]_i_1/O
                         net (fo=1, routed)           0.714     8.595    student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]_i_1_n_1
    SLICE_X9Y229         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.974ns  (logic 1.233ns (11.235%)  route 9.741ns (88.765%))
  Logic Levels:           13  (LUT6=6 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.366    -2.467    student_top_inst/Core_cpu/clk_out2
    SLICE_X71Y286        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y286        FDCE (Prop_fdce_C_Q)         0.223    -2.244 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/Q
                         net (fo=2208, routed)        2.145    -0.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/A3
    SLICE_X66Y329        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043    -0.057 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.057    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/OD
    SLICE_X66Y329        MUXF7 (Prop_muxf7_I0_O)      0.115     0.058 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F7.B/O
                         net (fo=1, routed)           0.000     0.058    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/O0
    SLICE_X66Y329        MUXF8 (Prop_muxf8_I0_O)      0.046     0.104 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F8/O
                         net (fo=1, routed)           0.703     0.808    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7_n_0
    SLICE_X71Y325        LUT6 (Prop_lut6_I0_O)        0.125     0.933 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     0.933    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93_n_0
    SLICE_X71Y325        MUXF7 (Prop_muxf7_I0_O)      0.107     1.040 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     1.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42_n_0
    SLICE_X71Y325        MUXF8 (Prop_muxf8_I1_O)      0.043     1.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16/O
                         net (fo=1, routed)           1.517     2.600    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16_n_0
    SLICE_X101Y298       LUT6 (Prop_lut6_I1_O)        0.126     2.726 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.726    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5_n_0
    SLICE_X101Y298       MUXF7 (Prop_muxf7_I0_O)      0.107     2.833 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.833    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X101Y298       MUXF8 (Prop_muxf8_I1_O)      0.043     2.876 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           2.878     5.754    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X49Y226        LUT6 (Prop_lut6_I2_O)        0.126     5.880 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.162     6.043    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X49Y226        LUT6 (Prop_lut6_I0_O)        0.043     6.086 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[31]_i_12/O
                         net (fo=16, routed)          0.836     6.921    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]
    SLICE_X40Y228        LUT6 (Prop_lut6_I0_O)        0.043     6.964 r  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[21]_i_3/O
                         net (fo=1, routed)           0.621     7.585    student_top_inst/Core_cpu/mem_stage/wb_stage_mem_result_reg[21]_1
    SLICE_X26Y229        LUT6 (Prop_lut6_I3_O)        0.043     7.628 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]_i_1/O
                         net (fo=1, routed)           0.879     8.507    student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]_i_1_n_1
    SLICE_X7Y229         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.927ns  (logic 1.233ns (11.284%)  route 9.694ns (88.716%))
  Logic Levels:           13  (LUT6=6 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.366    -2.467    student_top_inst/Core_cpu/clk_out2
    SLICE_X71Y286        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y286        FDCE (Prop_fdce_C_Q)         0.223    -2.244 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/Q
                         net (fo=2208, routed)        2.145    -0.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/A3
    SLICE_X66Y329        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043    -0.057 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.057    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/OD
    SLICE_X66Y329        MUXF7 (Prop_muxf7_I0_O)      0.115     0.058 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F7.B/O
                         net (fo=1, routed)           0.000     0.058    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/O0
    SLICE_X66Y329        MUXF8 (Prop_muxf8_I0_O)      0.046     0.104 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F8/O
                         net (fo=1, routed)           0.703     0.808    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7_n_0
    SLICE_X71Y325        LUT6 (Prop_lut6_I0_O)        0.125     0.933 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     0.933    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93_n_0
    SLICE_X71Y325        MUXF7 (Prop_muxf7_I0_O)      0.107     1.040 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     1.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42_n_0
    SLICE_X71Y325        MUXF8 (Prop_muxf8_I1_O)      0.043     1.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16/O
                         net (fo=1, routed)           1.517     2.600    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16_n_0
    SLICE_X101Y298       LUT6 (Prop_lut6_I1_O)        0.126     2.726 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.726    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5_n_0
    SLICE_X101Y298       MUXF7 (Prop_muxf7_I0_O)      0.107     2.833 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.833    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X101Y298       MUXF8 (Prop_muxf8_I1_O)      0.043     2.876 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           2.878     5.754    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X49Y226        LUT6 (Prop_lut6_I2_O)        0.126     5.880 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.162     6.043    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X49Y226        LUT6 (Prop_lut6_I0_O)        0.043     6.086 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[31]_i_12/O
                         net (fo=16, routed)          0.904     6.989    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]
    SLICE_X39Y228        LUT6 (Prop_lut6_I0_O)        0.043     7.032 r  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[26]_i_3/O
                         net (fo=1, routed)           0.685     7.717    student_top_inst/Core_cpu/mem_stage/wb_stage_mem_result_reg[26]_1
    SLICE_X24Y228        LUT6 (Prop_lut6_I3_O)        0.043     7.760 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[26]_i_1/O
                         net (fo=1, routed)           0.699     8.460    student_top_inst/Core_cpu/mem_stage/mem_result_reg[26]_i_1_n_1
    SLICE_X8Y228         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.857ns  (logic 1.233ns (11.357%)  route 9.624ns (88.643%))
  Logic Levels:           13  (LUT6=6 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.366    -2.467    student_top_inst/Core_cpu/clk_out2
    SLICE_X71Y286        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y286        FDCE (Prop_fdce_C_Q)         0.223    -2.244 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/Q
                         net (fo=2208, routed)        2.145    -0.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/A3
    SLICE_X66Y329        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043    -0.057 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.057    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/OD
    SLICE_X66Y329        MUXF7 (Prop_muxf7_I0_O)      0.115     0.058 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F7.B/O
                         net (fo=1, routed)           0.000     0.058    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/O0
    SLICE_X66Y329        MUXF8 (Prop_muxf8_I0_O)      0.046     0.104 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F8/O
                         net (fo=1, routed)           0.703     0.808    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7_n_0
    SLICE_X71Y325        LUT6 (Prop_lut6_I0_O)        0.125     0.933 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     0.933    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93_n_0
    SLICE_X71Y325        MUXF7 (Prop_muxf7_I0_O)      0.107     1.040 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     1.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42_n_0
    SLICE_X71Y325        MUXF8 (Prop_muxf8_I1_O)      0.043     1.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16/O
                         net (fo=1, routed)           1.517     2.600    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16_n_0
    SLICE_X101Y298       LUT6 (Prop_lut6_I1_O)        0.126     2.726 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.726    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5_n_0
    SLICE_X101Y298       MUXF7 (Prop_muxf7_I0_O)      0.107     2.833 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.833    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X101Y298       MUXF8 (Prop_muxf8_I1_O)      0.043     2.876 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           2.878     5.754    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X49Y226        LUT6 (Prop_lut6_I2_O)        0.126     5.880 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.162     6.043    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X49Y226        LUT6 (Prop_lut6_I0_O)        0.043     6.086 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[31]_i_12/O
                         net (fo=16, routed)          0.816     6.901    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]
    SLICE_X40Y225        LUT6 (Prop_lut6_I0_O)        0.043     6.944 r  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[16]_i_3/O
                         net (fo=1, routed)           0.896     7.841    student_top_inst/Core_cpu/mem_stage/wb_stage_mem_result_reg[16]_1
    SLICE_X15Y225        LUT6 (Prop_lut6_I3_O)        0.043     7.884 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]_i_1/O
                         net (fo=1, routed)           0.505     8.389    student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]_i_1_n_1
    SLICE_X7Y233         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.850ns  (logic 1.233ns (11.364%)  route 9.617ns (88.636%))
  Logic Levels:           13  (LUT2=1 LUT5=1 LUT6=4 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.366    -2.467    student_top_inst/Core_cpu/clk_out2
    SLICE_X71Y286        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y286        FDCE (Prop_fdce_C_Q)         0.223    -2.244 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[5]_replica_14/Q
                         net (fo=2208, routed)        2.145    -0.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/A3
    SLICE_X66Y329        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.043    -0.057 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    -0.057    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/OD
    SLICE_X66Y329        MUXF7 (Prop_muxf7_I0_O)      0.115     0.058 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F7.B/O
                         net (fo=1, routed)           0.000     0.058    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/O0
    SLICE_X66Y329        MUXF8 (Prop_muxf8_I0_O)      0.046     0.104 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7/F8/O
                         net (fo=1, routed)           0.703     0.808    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_43776_44031_7_7_n_0
    SLICE_X71Y325        LUT6 (Prop_lut6_I0_O)        0.125     0.933 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     0.933    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_93_n_0
    SLICE_X71Y325        MUXF7 (Prop_muxf7_I0_O)      0.107     1.040 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42/O
                         net (fo=1, routed)           0.000     1.040    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_42_n_0
    SLICE_X71Y325        MUXF8 (Prop_muxf8_I1_O)      0.043     1.083 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16/O
                         net (fo=1, routed)           1.517     2.600    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_16_n_0
    SLICE_X101Y298       LUT6 (Prop_lut6_I1_O)        0.126     2.726 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     2.726    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_5_n_0
    SLICE_X101Y298       MUXF7 (Prop_muxf7_I0_O)      0.107     2.833 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.833    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X101Y298       MUXF8 (Prop_muxf8_I1_O)      0.043     2.876 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           2.878     5.754    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X49Y226        LUT6 (Prop_lut6_I2_O)        0.126     5.880 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.443     6.324    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X49Y227        LUT2 (Prop_lut2_I0_O)        0.043     6.367 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[15]_i_4/O
                         net (fo=8, routed)           0.799     7.165    student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]_i_1_0
    SLICE_X40Y225        LUT5 (Prop_lut5_I0_O)        0.043     7.208 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[15]_i_3/O
                         net (fo=1, routed)           0.692     7.900    student_top_inst/Core_cpu/mem_stage/mem_result_reg[15]_i_3_n_1
    SLICE_X23Y223        LUT6 (Prop_lut6_I3_O)        0.043     7.943 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[15]_i_1/O
                         net (fo=1, routed)           0.439     8.383    student_top_inst/Core_cpu/mem_stage/mem_result_reg[15]_i_1_n_1
    SLICE_X17Y223        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.954ns  (logic 0.264ns (27.676%)  route 0.690ns (72.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.130    -2.241    student_top_inst/Core_cpu/clk_out2
    SLICE_X24Y224        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y224        FDCE (Prop_fdce_C_Q)         0.162    -2.079 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]/Q
                         net (fo=37, routed)          0.376    -1.703    student_top_inst/Core_cpu/mem_stage/Q[2]
    SLICE_X24Y223        LUT6 (Prop_lut6_I4_O)        0.102    -1.601 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]_i_1/O
                         net (fo=1, routed)           0.314    -1.287    student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]_i_1_n_1
    SLICE_X19Y223        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.353ns  (logic 0.300ns (22.177%)  route 1.053ns (77.823%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.130    -2.241    student_top_inst/Core_cpu/clk_out2
    SLICE_X24Y224        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y224        FDCE (Prop_fdce_C_Q)         0.162    -2.079 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[2]/Q
                         net (fo=37, routed)          0.366    -1.713    student_top_inst/Core_cpu/mem_stage/Q[2]
    SLICE_X19Y224        LUT6 (Prop_lut6_I2_O)        0.102    -1.611 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]_i_2/O
                         net (fo=1, routed)           0.437    -1.174    student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]_i_2_n_1
    SLICE_X19Y223        LUT6 (Prop_lut6_I1_O)        0.036    -1.138 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]_i_1/O
                         net (fo=1, routed)           0.250    -0.888    student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]_i_1_n_1
    SLICE_X19Y223        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.428ns  (logic 0.250ns (17.502%)  route 1.178ns (82.498%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.138    -2.233    student_top_inst/bridge_inst/clk_out2
    SLICE_X13Y227        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y227        FDRE (Prop_fdre_C_Q)         0.178    -2.055 r  student_top_inst/bridge_inst/seg_wdata_reg[28]/Q
                         net (fo=8, routed)           0.267    -1.788    student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]_i_1_0
    SLICE_X13Y228        LUT6 (Prop_lut6_I5_O)        0.036    -1.752 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]_i_2/O
                         net (fo=1, routed)           0.469    -1.283    student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]_i_2_n_1
    SLICE_X28Y227        LUT6 (Prop_lut6_I1_O)        0.036    -1.247 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]_i_1/O
                         net (fo=1, routed)           0.443    -0.804    student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]_i_1_n_1
    SLICE_X19Y224        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.440ns  (logic 0.250ns (17.356%)  route 1.190ns (82.644%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.137    -2.234    student_top_inst/bridge_inst/clk_out2
    SLICE_X17Y227        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y227        FDRE (Prop_fdre_C_Q)         0.178    -2.056 r  student_top_inst/bridge_inst/seg_wdata_reg[19]/Q
                         net (fo=2, routed)           0.437    -1.619    student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]_i_1_0
    SLICE_X23Y230        LUT6 (Prop_lut6_I5_O)        0.036    -1.583 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]_i_2/O
                         net (fo=1, routed)           0.481    -1.102    student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]_i_2_n_1
    SLICE_X28Y225        LUT6 (Prop_lut6_I1_O)        0.036    -1.066 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]_i_1/O
                         net (fo=1, routed)           0.273    -0.793    student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]_i_1_n_1
    SLICE_X27Y225        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.465ns  (logic 0.250ns (17.064%)  route 1.215ns (82.936%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.137    -2.234    student_top_inst/bridge_inst/clk_out2
    SLICE_X13Y226        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y226        FDRE (Prop_fdre_C_Q)         0.178    -2.056 r  student_top_inst/bridge_inst/seg_wdata_reg[31]/Q
                         net (fo=2, routed)           0.284    -1.772    student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]_i_1_0
    SLICE_X15Y229        LUT6 (Prop_lut6_I5_O)        0.036    -1.736 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]_i_3/O
                         net (fo=1, routed)           0.525    -1.211    student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]_i_3_n_1
    SLICE_X28Y227        LUT6 (Prop_lut6_I1_O)        0.036    -1.175 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]_i_1/O
                         net (fo=1, routed)           0.406    -0.768    student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]_i_1_n_1
    SLICE_X23Y232        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.493ns  (logic 0.250ns (16.749%)  route 1.243ns (83.251%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.139    -2.232    student_top_inst/bridge_inst/clk_out2
    SLICE_X13Y228        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y228        FDRE (Prop_fdre_C_Q)         0.178    -2.054 r  student_top_inst/bridge_inst/seg_wdata_reg[3]/Q
                         net (fo=2, routed)           0.529    -1.525    student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]_i_1_0
    SLICE_X15Y224        LUT5 (Prop_lut5_I2_O)        0.036    -1.489 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]_i_3/O
                         net (fo=1, routed)           0.432    -1.057    student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]_i_3_n_1
    SLICE_X24Y223        LUT6 (Prop_lut6_I3_O)        0.036    -1.021 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]_i_1/O
                         net (fo=1, routed)           0.282    -0.739    student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]_i_1_n_1
    SLICE_X23Y222        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.496ns  (logic 0.250ns (16.711%)  route 1.246ns (83.289%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.136    -2.235    student_top_inst/bridge_inst/clk_out2
    SLICE_X15Y225        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y225        FDRE (Prop_fdre_C_Q)         0.178    -2.057 r  student_top_inst/bridge_inst/seg_wdata_reg[18]/Q
                         net (fo=2, routed)           0.478    -1.579    student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]_i_1_0
    SLICE_X15Y229        LUT6 (Prop_lut6_I0_O)        0.036    -1.543 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]_i_2/O
                         net (fo=1, routed)           0.369    -1.174    student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]_i_2_n_1
    SLICE_X15Y228        LUT6 (Prop_lut6_I1_O)        0.036    -1.138 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]_i_1/O
                         net (fo=1, routed)           0.399    -0.739    student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]_i_1_n_1
    SLICE_X13Y225        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.496ns  (logic 0.250ns (16.716%)  route 1.246ns (83.284%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.138    -2.233    student_top_inst/bridge_inst/clk_out2
    SLICE_X15Y227        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y227        FDRE (Prop_fdre_C_Q)         0.178    -2.055 r  student_top_inst/bridge_inst/seg_wdata_reg[11]/Q
                         net (fo=2, routed)           0.200    -1.855    student_top_inst/Core_cpu/mem_stage/mem_result_reg[11]_i_1_0
    SLICE_X15Y228        LUT6 (Prop_lut6_I5_O)        0.036    -1.819 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[11]_i_2/O
                         net (fo=1, routed)           0.565    -1.254    student_top_inst/Core_cpu/mem_stage/mem_result_reg[11]_i_2_n_1
    SLICE_X19Y224        LUT6 (Prop_lut6_I1_O)        0.036    -1.218 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[11]_i_1/O
                         net (fo=1, routed)           0.481    -0.737    student_top_inst/Core_cpu/mem_stage/mem_result_reg[11]_i_1_n_1
    SLICE_X19Y218        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.508ns  (logic 0.300ns (19.888%)  route 1.208ns (80.112%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.137    -2.234    student_top_inst/bridge_inst/clk_out2
    SLICE_X17Y227        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y227        FDRE (Prop_fdre_C_Q)         0.162    -2.072 r  student_top_inst/bridge_inst/seg_wdata_reg[8]/Q
                         net (fo=8, routed)           0.312    -1.760    student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]_i_1_1
    SLICE_X11Y226        LUT6 (Prop_lut6_I0_O)        0.102    -1.658 f  student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]_i_2/O
                         net (fo=1, routed)           0.660    -0.997    student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]_i_2_n_1
    SLICE_X19Y224        LUT5 (Prop_lut5_I0_O)        0.036    -0.961 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]_i_1/O
                         net (fo=1, routed)           0.236    -0.725    student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]_i_1_n_1
    SLICE_X17Y223        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.613ns  (logic 0.214ns (13.267%)  route 1.399ns (86.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.070    -2.301    student_top_inst/Core_cpu/clk_out2
    SLICE_X81Y221        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y221        FDCE (Prop_fdce_C_Q)         0.178    -2.123 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[25]/Q
                         net (fo=2, routed)           1.162    -0.960    student_top_inst/Core_cpu/mem_stage/Q[25]
    SLICE_X26Y225        LUT6 (Prop_lut6_I4_O)        0.036    -0.924 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[25]_i_1/O
                         net (fo=1, routed)           0.236    -0.688    student_top_inst/Core_cpu/mem_stage/mem_result_reg[25]_i_1_n_1
    SLICE_X25Y223        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[25]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 0.030ns (1.484%)  route 1.992ns (98.516%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll fall edge)
                                                     10.000    10.000 f  
    AD12                                              0.000    10.000 f  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 f  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554    11.024    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.524     7.500 f  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.027     8.527    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.557 f  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.965     9.522    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.712ns  (logic 0.083ns (2.236%)  route 3.629ns (97.764%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.626    -1.745    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.737ns  (logic 1.533ns (41.019%)  route 2.204ns (58.981%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           2.204     3.737    uart_inst/i_uart_rx_IBUF
    SLICE_X30Y232        FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.136    -2.235    uart_inst/clk_out1
    SLICE_X30Y232        FDPE                                         r  uart_inst/rx_d0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.458ns (26.939%)  route 1.241ns (73.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           1.241     1.699    uart_inst/i_uart_rx_IBUF
    SLICE_X30Y232        FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.768    -0.675    uart_inst/clk_out1
    SLICE_X30Y232        FDPE                                         r  uart_inst/rx_d0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_pll

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs2_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.598ns  (logic 0.379ns (14.588%)  route 2.219ns (85.412%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y223        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]/G
    SLICE_X19Y223        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]/Q
                         net (fo=3, routed)           1.163     1.456    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][2]
    SLICE_X6Y211         LUT5 (Prop_lut5_I0_O)        0.043     1.499 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs2_data[2]_i_2/O
                         net (fo=1, routed)           0.595     2.094    student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data_reg[2]
    SLICE_X10Y211        LUT5 (Prop_lut5_I3_O)        0.043     2.137 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data[2]_i_1/O
                         net (fo=1, routed)           0.461     2.598    student_top_inst/Core_cpu/ex_stage_n_121
    SLICE_X19Y211        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.146    -2.225    student_top_inst/Core_cpu/clk_out2
    SLICE_X19Y211        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[2]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs2_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.578ns  (logic 0.379ns (14.700%)  route 2.199ns (85.300%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y222        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]/G
    SLICE_X23Y222        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]/Q
                         net (fo=3, routed)           1.168     1.461    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][3]
    SLICE_X8Y208         LUT5 (Prop_lut5_I0_O)        0.043     1.504 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs2_data[3]_i_2/O
                         net (fo=1, routed)           0.575     2.079    student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data_reg[3]
    SLICE_X11Y214        LUT5 (Prop_lut5_I3_O)        0.043     2.122 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data[3]_i_1/O
                         net (fo=1, routed)           0.456     2.578    student_top_inst/Core_cpu/ex_stage_n_120
    SLICE_X13Y214        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.146    -2.225    student_top_inst/Core_cpu/clk_out2
    SLICE_X13Y214        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[3]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs2_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.577ns  (logic 0.379ns (14.709%)  route 2.198ns (85.291%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y222        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]/G
    SLICE_X23Y222        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]/Q
                         net (fo=3, routed)           1.118     1.411    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][1]
    SLICE_X7Y212         LUT5 (Prop_lut5_I0_O)        0.043     1.454 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs2_data[1]_i_2/O
                         net (fo=1, routed)           0.703     2.157    student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data_reg[1]
    SLICE_X15Y210        LUT5 (Prop_lut5_I3_O)        0.043     2.200 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data[1]_i_1/O
                         net (fo=1, routed)           0.376     2.577    student_top_inst/Core_cpu/ex_stage_n_122
    SLICE_X21Y210        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.146    -2.225    student_top_inst/Core_cpu/clk_out2
    SLICE_X21Y210        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[1]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs2_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.399ns  (logic 0.379ns (15.797%)  route 2.020ns (84.203%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y225        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]/G
    SLICE_X27Y225        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]/Q
                         net (fo=3, routed)           1.212     1.505    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][20]
    SLICE_X11Y211        LUT5 (Prop_lut5_I0_O)        0.043     1.548 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs2_data[20]_i_2/O
                         net (fo=1, routed)           0.808     2.356    student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data_reg[20]
    SLICE_X23Y217        LUT5 (Prop_lut5_I3_O)        0.043     2.399 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data[20]_i_1/O
                         net (fo=1, routed)           0.000     2.399    student_top_inst/Core_cpu/ex_stage_n_103
    SLICE_X23Y217        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.141    -2.230    student_top_inst/Core_cpu/clk_out2
    SLICE_X23Y217        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[20]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs1_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.394ns  (logic 0.379ns (15.831%)  route 2.015ns (84.169%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y225        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]/G
    SLICE_X27Y225        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]/Q
                         net (fo=3, routed)           1.330     1.623    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][20]
    SLICE_X10Y211        LUT5 (Prop_lut5_I0_O)        0.043     1.666 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs1_data[20]_i_2/O
                         net (fo=1, routed)           0.685     2.351    student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data_reg[20]
    SLICE_X20Y217        LUT5 (Prop_lut5_I3_O)        0.043     2.394 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data[20]_i_1/O
                         net (fo=1, routed)           0.000     2.394    student_top_inst/Core_cpu/ex_stage_n_135
    SLICE_X20Y217        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.141    -2.230    student_top_inst/Core_cpu/clk_out2
    SLICE_X20Y217        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[20]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs1_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.278ns  (logic 0.379ns (16.636%)  route 1.899ns (83.364%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y220        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]/G
    SLICE_X24Y220        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]/Q
                         net (fo=3, routed)           1.312     1.605    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][0]
    SLICE_X5Y213         LUT5 (Prop_lut5_I0_O)        0.043     1.648 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs1_data[0]_i_2/O
                         net (fo=1, routed)           0.587     2.235    student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data_reg[0]_0
    SLICE_X11Y213        LUT5 (Prop_lut5_I3_O)        0.043     2.278 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.278    student_top_inst/Core_cpu/ex_stage_n_155
    SLICE_X11Y213        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.147    -2.224    student_top_inst/Core_cpu/clk_out2
    SLICE_X11Y213        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[0]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs1_data_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.269ns  (logic 0.379ns (16.704%)  route 1.890ns (83.296%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y225        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]/G
    SLICE_X27Y225        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]/Q
                         net (fo=3, routed)           1.073     1.366    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][19]
    SLICE_X7Y214         LUT5 (Prop_lut5_I0_O)        0.043     1.409 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs1_data[19]_i_2/O
                         net (fo=1, routed)           0.817     2.226    student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data_reg[19]
    SLICE_X23Y216        LUT5 (Prop_lut5_I3_O)        0.043     2.269 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data[19]_i_1/O
                         net (fo=1, routed)           0.000     2.269    student_top_inst/Core_cpu/ex_stage_n_136
    SLICE_X23Y216        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.142    -2.229    student_top_inst/Core_cpu/clk_out2
    SLICE_X23Y216        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[19]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs1_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.167ns  (logic 0.379ns (17.490%)  route 1.788ns (82.510%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y233         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]/G
    SLICE_X7Y233         LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]/Q
                         net (fo=3, routed)           0.811     1.104    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][16]
    SLICE_X6Y233         LUT5 (Prop_lut5_I0_O)        0.043     1.147 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs1_data[16]_i_2/O
                         net (fo=1, routed)           0.977     2.124    student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data_reg[16]
    SLICE_X23Y224        LUT5 (Prop_lut5_I3_O)        0.043     2.167 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data[16]_i_1/O
                         net (fo=1, routed)           0.000     2.167    student_top_inst/Core_cpu/ex_stage_n_139
    SLICE_X23Y224        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.134    -2.237    student_top_inst/Core_cpu/clk_out2
    SLICE_X23Y224        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[16]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs1_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.128ns  (logic 0.379ns (17.808%)  route 1.749ns (82.192%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[30]/G
    SLICE_X23Y232        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[30]/Q
                         net (fo=3, routed)           0.839     1.132    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][30]
    SLICE_X11Y233        LUT5 (Prop_lut5_I0_O)        0.043     1.175 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs1_data[30]_i_2/O
                         net (fo=1, routed)           0.911     2.085    student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data_reg[30]_0
    SLICE_X23Y224        LUT5 (Prop_lut5_I3_O)        0.043     2.128 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data[30]_i_1/O
                         net (fo=1, routed)           0.000     2.128    student_top_inst/Core_cpu/ex_stage_n_125
    SLICE_X23Y224        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.134    -2.237    student_top_inst/Core_cpu/clk_out2
    SLICE_X23Y224        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[30]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs2_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.127ns  (logic 0.379ns (17.820%)  route 1.748ns (82.180%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[30]/G
    SLICE_X23Y232        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[30]/Q
                         net (fo=3, routed)           0.976     1.269    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][30]
    SLICE_X11Y233        LUT5 (Prop_lut5_I0_O)        0.043     1.312 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs2_data[30]_i_2/O
                         net (fo=1, routed)           0.772     2.084    student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data_reg[30]
    SLICE_X23Y223        LUT5 (Prop_lut5_I3_O)        0.043     2.127 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data[30]_i_1/O
                         net (fo=1, routed)           0.000     2.127    student_top_inst/Core_cpu/ex_stage_n_93
    SLICE_X23Y223        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       1.135    -2.236    student_top_inst/Core_cpu/clk_out2
    SLICE_X23Y223        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.040%)  route 0.150ns (53.960%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y233         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]/G
    SLICE_X7Y233         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]/Q
                         net (fo=3, routed)           0.150     0.278    student_top_inst/Core_cpu/mem_stage_mem_result[16]
    SLICE_X5Y233         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.807    -0.636    student_top_inst/Core_cpu/clk_out2
    SLICE_X5Y233         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[16]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.379%)  route 0.154ns (54.621%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y224        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]/G
    SLICE_X19Y224        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]/Q
                         net (fo=3, routed)           0.154     0.282    student_top_inst/Core_cpu/mem_stage_mem_result[28]
    SLICE_X21Y224        FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.765    -0.678    student_top_inst/Core_cpu/clk_out2
    SLICE_X21Y224        FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[28]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.098%)  route 0.156ns (54.902%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y229         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]/G
    SLICE_X7Y229         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]/Q
                         net (fo=3, routed)           0.156     0.284    student_top_inst/Core_cpu/mem_stage_mem_result[21]
    SLICE_X6Y229         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.803    -0.640    student_top_inst/Core_cpu/clk_out2
    SLICE_X6Y229         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[21]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.143ns (48.357%)  route 0.153ns (51.643%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y228         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]/G
    SLICE_X8Y228         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]/Q
                         net (fo=3, routed)           0.153     0.296    student_top_inst/Core_cpu/mem_stage_mem_result[10]
    SLICE_X9Y225         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.767    -0.676    student_top_inst/Core_cpu/clk_out2
    SLICE_X9Y225         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[10]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.605%)  route 0.172ns (57.395%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y225         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]/G
    SLICE_X7Y225         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]/Q
                         net (fo=3, routed)           0.172     0.300    student_top_inst/Core_cpu/mem_stage_mem_result[13]
    SLICE_X6Y230         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.804    -0.639    student_top_inst/Core_cpu/clk_out2
    SLICE_X6Y230         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[13]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.070%)  route 0.191ns (59.930%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y223        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]/G
    SLICE_X17Y223        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]/Q
                         net (fo=3, routed)           0.191     0.319    student_top_inst/Core_cpu/mem_stage_mem_result[8]
    SLICE_X13Y221        FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.771    -0.672    student_top_inst/Core_cpu/clk_out2
    SLICE_X13Y221        FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[8]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.970%)  route 0.192ns (60.030%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y227         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[29]/G
    SLICE_X9Y227         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[29]/Q
                         net (fo=3, routed)           0.192     0.320    student_top_inst/Core_cpu/mem_stage_mem_result[29]
    SLICE_X9Y225         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.767    -0.676    student_top_inst/Core_cpu/clk_out2
    SLICE_X9Y225         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[29]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.143ns (44.464%)  route 0.179ns (55.536%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y228         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[26]/G
    SLICE_X8Y228         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[26]/Q
                         net (fo=3, routed)           0.179     0.322    student_top_inst/Core_cpu/mem_stage_mem_result[26]
    SLICE_X8Y230         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.773    -0.670    student_top_inst/Core_cpu/clk_out2
    SLICE_X8Y230         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[26]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.512%)  route 0.196ns (60.488%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y218        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[11]/G
    SLICE_X19Y218        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[11]/Q
                         net (fo=3, routed)           0.196     0.324    student_top_inst/Core_cpu/mem_stage_mem_result[11]
    SLICE_X13Y218        FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.774    -0.669    student_top_inst/Core_cpu/clk_out2
    SLICE_X13Y218        FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[11]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.329%)  route 0.197ns (60.671%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y225        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]/G
    SLICE_X13Y225        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]/Q
                         net (fo=3, routed)           0.197     0.325    student_top_inst/Core_cpu/mem_stage_mem_result[18]
    SLICE_X9Y225         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34652, routed)       0.767    -0.676    student_top_inst/Core_cpu/clk_out2
    SLICE_X9Y225         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[18]/C





