\hypertarget{structUsart}{}\section{Usart Struct Reference}
\label{structUsart}\index{Usart@{Usart}}


\mbox{\hyperlink{structUsart}{Usart}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+usart.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structUsart_a76ed99fe61ef73a9f5e6eee5349bbcc0}\label{structUsart_a76ed99fe61ef73a9f5e6eee5349bbcc0}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a76ed99fe61ef73a9f5e6eee5349bbcc0}{U\+S\+\_\+\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0000) Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a68314d206a9ed9052c3d25e9b2df57d1}\label{structUsart_a68314d206a9ed9052c3d25e9b2df57d1}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a68314d206a9ed9052c3d25e9b2df57d1}{U\+S\+\_\+\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0004) Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a4be2b296e8e8e4f1890bf03dff7cd42b}\label{structUsart_a4be2b296e8e8e4f1890bf03dff7cd42b}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a4be2b296e8e8e4f1890bf03dff7cd42b}{U\+S\+\_\+\+I\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0008) Interrupt Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a4b2ead40324f19b2adba6b11704c2500}\label{structUsart_a4b2ead40324f19b2adba6b11704c2500}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a4b2ead40324f19b2adba6b11704c2500}{U\+S\+\_\+\+I\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x000C) Interrupt Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a201c0492c512c49f2c8ca95376cf2052}\label{structUsart_a201c0492c512c49f2c8ca95376cf2052}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a201c0492c512c49f2c8ca95376cf2052}{U\+S\+\_\+\+I\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0010) Interrupt Mask Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a8ca111dea2f880adb0d135784c045e85}\label{structUsart_a8ca111dea2f880adb0d135784c045e85}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a8ca111dea2f880adb0d135784c045e85}{U\+S\+\_\+\+C\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0014) Channel Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_ac7d41150cc8cee1e68a5671906d8a314}\label{structUsart_ac7d41150cc8cee1e68a5671906d8a314}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structUsart_ac7d41150cc8cee1e68a5671906d8a314}{U\+S\+\_\+\+R\+HR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0018) Receive Holding Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a3dc9b6781d4b2baaa4d8f59ad313e06c}\label{structUsart_a3dc9b6781d4b2baaa4d8f59ad313e06c}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a3dc9b6781d4b2baaa4d8f59ad313e06c}{U\+S\+\_\+\+T\+HR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x001C) Transmit Holding Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_ab9e7c76fad7dab06225a4d134582f3b4}\label{structUsart_ab9e7c76fad7dab06225a4d134582f3b4}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_ab9e7c76fad7dab06225a4d134582f3b4}{U\+S\+\_\+\+B\+R\+GR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0020) Baud Rate Generator Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a379a01b93548081163fb16fe23ca0792}\label{structUsart_a379a01b93548081163fb16fe23ca0792}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a379a01b93548081163fb16fe23ca0792}{U\+S\+\_\+\+R\+T\+OR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0024) Receiver Time-\/out Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a5498a19b7808fbb304a907813f00ab28}\label{structUsart_a5498a19b7808fbb304a907813f00ab28}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a5498a19b7808fbb304a907813f00ab28}{U\+S\+\_\+\+T\+T\+GR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0028) Transmitter Timeguard Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a94b45d8c1f38f5fc07b9991946d55c3b}\label{structUsart_a94b45d8c1f38f5fc07b9991946d55c3b}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved1} \mbox{[}5\mbox{]}
\item 
\mbox{\Hypertarget{structUsart_a3585671f3f60e19a816fdd0714ca64a7}\label{structUsart_a3585671f3f60e19a816fdd0714ca64a7}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a3585671f3f60e19a816fdd0714ca64a7}{U\+S\+\_\+\+F\+I\+DI}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0040) FI DI Ratio Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_afc0736a842a861c4eaba268418b3bfc8}\label{structUsart_afc0736a842a861c4eaba268418b3bfc8}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structUsart_afc0736a842a861c4eaba268418b3bfc8}{U\+S\+\_\+\+N\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0044) Number of Errors Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_ae7eca14ffdc15372aa1ef92e5412a3ae}\label{structUsart_ae7eca14ffdc15372aa1ef92e5412a3ae}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved2} \mbox{[}1\mbox{]}
\item 
\mbox{\Hypertarget{structUsart_a334950675ab1781120e58481d20d7581}\label{structUsart_a334950675ab1781120e58481d20d7581}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a334950675ab1781120e58481d20d7581}{U\+S\+\_\+\+IF}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x004C) Ir\+DA Filter Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a01ffa7ba9dfda7859242682198eccac8}\label{structUsart_a01ffa7ba9dfda7859242682198eccac8}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a01ffa7ba9dfda7859242682198eccac8}{U\+S\+\_\+\+M\+AN}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0050) Manchester Configuration Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_aecbab0892d8e515361721920f5f2d2f9}\label{structUsart_aecbab0892d8e515361721920f5f2d2f9}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_aecbab0892d8e515361721920f5f2d2f9}{U\+S\+\_\+\+L\+I\+N\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0054) L\+IN Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_ae1c2311c3a653045f1e05e8b29f7faa6}\label{structUsart_ae1c2311c3a653045f1e05e8b29f7faa6}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_ae1c2311c3a653045f1e05e8b29f7faa6}{U\+S\+\_\+\+L\+I\+N\+IR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0058) L\+IN Identifier Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_aad379864784ee0f62b84c6b35aeecd13}\label{structUsart_aad379864784ee0f62b84c6b35aeecd13}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structUsart_aad379864784ee0f62b84c6b35aeecd13}{U\+S\+\_\+\+L\+I\+N\+B\+RR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x005C) L\+IN Baud Rate Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a2accbe36c585232fc40389d52d538de6}\label{structUsart_a2accbe36c585232fc40389d52d538de6}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a2accbe36c585232fc40389d52d538de6}{U\+S\+\_\+\+L\+O\+N\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0060) L\+ON Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a4d14ef17bce35a4627a869123ad13159}\label{structUsart_a4d14ef17bce35a4627a869123ad13159}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a4d14ef17bce35a4627a869123ad13159}{U\+S\+\_\+\+L\+O\+N\+PR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0064) L\+ON Preamble Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a42aa0a32543306e69557a593f619c447}\label{structUsart_a42aa0a32543306e69557a593f619c447}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a42aa0a32543306e69557a593f619c447}{U\+S\+\_\+\+L\+O\+N\+DL}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0068) L\+ON Data Length Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_aeb042b0a94ceb448a27d1d1f5cb81a1f}\label{structUsart_aeb042b0a94ceb448a27d1d1f5cb81a1f}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_aeb042b0a94ceb448a27d1d1f5cb81a1f}{U\+S\+\_\+\+L\+O\+N\+L2\+H\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x006C) L\+ON L2\+H\+DR Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a04a1a0d6add77205eb28b9e56c7ccf8d}\label{structUsart_a04a1a0d6add77205eb28b9e56c7ccf8d}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a04a1a0d6add77205eb28b9e56c7ccf8d}{U\+S\+\_\+\+L\+O\+N\+BL}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0070) L\+ON Backlog Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_ae81ace09cca03fe8122bce85103d5f8e}\label{structUsart_ae81ace09cca03fe8122bce85103d5f8e}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_ae81ace09cca03fe8122bce85103d5f8e}{U\+S\+\_\+\+L\+O\+N\+B1\+TX}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0074) L\+ON Beta1 Tx Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_aab4bd58c2696f2aebd3239e7e47e7d22}\label{structUsart_aab4bd58c2696f2aebd3239e7e47e7d22}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_aab4bd58c2696f2aebd3239e7e47e7d22}{U\+S\+\_\+\+L\+O\+N\+B1\+RX}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0078) L\+ON Beta1 Rx Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a24bf712b0013ae7f91de11e575f2feea}\label{structUsart_a24bf712b0013ae7f91de11e575f2feea}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a24bf712b0013ae7f91de11e575f2feea}{U\+S\+\_\+\+L\+O\+N\+P\+R\+IO}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x007C) L\+ON Priority Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a283e625bb186b67bec9957e6d3b0a2c8}\label{structUsart_a283e625bb186b67bec9957e6d3b0a2c8}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a283e625bb186b67bec9957e6d3b0a2c8}{U\+S\+\_\+\+I\+D\+T\+TX}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0080) L\+ON I\+DT Tx Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_ac63db3a9418e9d03d55825840e096962}\label{structUsart_ac63db3a9418e9d03d55825840e096962}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_ac63db3a9418e9d03d55825840e096962}{U\+S\+\_\+\+I\+D\+T\+RX}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0084) L\+ON I\+DT Rx Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a02b13ce99b079765bac9b088b6f87553}\label{structUsart_a02b13ce99b079765bac9b088b6f87553}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a02b13ce99b079765bac9b088b6f87553}{U\+S\+\_\+\+I\+C\+D\+I\+FF}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x0088) IC D\+I\+FF Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a997cc31cabe5872606fd76a15f1694c3}\label{structUsart_a997cc31cabe5872606fd76a15f1694c3}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved3} \mbox{[}22\mbox{]}
\item 
\mbox{\Hypertarget{structUsart_a4f68929355c4a31ff533468a720438b7}\label{structUsart_a4f68929355c4a31ff533468a720438b7}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a4f68929355c4a31ff533468a720438b7}{U\+S\+\_\+\+W\+P\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x00\+E4) Write Protection Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a0acc127462a24739e4d8f21fd0bc32ad}\label{structUsart_a0acc127462a24739e4d8f21fd0bc32ad}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structUsart_a0acc127462a24739e4d8f21fd0bc32ad}{U\+S\+\_\+\+W\+P\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x00\+E8) Write Protection Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structUsart_a9a97863a96d7dfee3e85aa6184a1cbb0}\label{structUsart_a9a97863a96d7dfee3e85aa6184a1cbb0}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved4} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{structUsart_acf96cca990089b272ef1402c545af500}\label{structUsart_acf96cca990089b272ef1402c545af500}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structUsart_acf96cca990089b272ef1402c545af500}{U\+S\+\_\+\+V\+E\+R\+S\+I\+ON}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structUsart}{Usart}} Offset\+: 0x00\+FC) Version Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structUsart}{Usart}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+usart.\+h\end{DoxyCompactItemize}
