Analysis & Synthesis report for Coprocessor
Sun Apr  6 20:10:43 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Coprocessor|state
 12. State Machine - |Coprocessor|Alu:uut|multiplicacao:matrix_multiplier|estado
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|altsyncram_uqd2:altsyncram1
 18. Parameter Settings for User Entity Instance: MemoryBlock:memory|altsyncram:altsyncram_component
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "MemoryBlock:memory"
 24. Port Connectivity Checks: "Alu:uut"
 25. In-System Memory Content Editor Settings
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr  6 20:10:43 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; Coprocessor                                     ;
; Top-level Entity Name           ; Coprocessor                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1674                                            ;
; Total pins                      ; 27                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,024                                           ;
; Total DSP Blocks                ; 26                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Coprocessor        ; Coprocessor        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; src/transposicao_matriz.v                                          ; yes             ; User Verilog HDL File                        ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/transposicao_matriz.v                                          ;             ;
; src/oposicao_matriz.v                                              ; yes             ; User Verilog HDL File                        ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/oposicao_matriz.v                                              ;             ;
; src/multiplicacao_num_matriz.v                                     ; yes             ; User Verilog HDL File                        ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/multiplicacao_num_matriz.v                                     ;             ;
; src/multiplicacao.v                                                ; yes             ; User Verilog HDL File                        ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/multiplicacao.v                                                ;             ;
; src/MatrixSubtractor.v                                             ; yes             ; User Verilog HDL File                        ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/MatrixSubtractor.v                                             ;             ;
; src/MatrixAdder.v                                                  ; yes             ; User Verilog HDL File                        ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/MatrixAdder.v                                                  ;             ;
; src/Alu.v                                                          ; yes             ; User Verilog HDL File                        ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v                                                          ;             ;
; MemoryBlock.v                                                      ; yes             ; User Wizard-Generated File                   ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/MemoryBlock.v                                                      ;             ;
; Coprocessor.v                                                      ; yes             ; User Verilog HDL File                        ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v                                                      ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                                    ;             ;
; aglobal241.inc                                                     ; yes             ; Megafunction                                 ; /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/altram.inc                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                                      ;             ;
; db/altsyncram_mln1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/altsyncram_mln1.tdf                                             ;             ;
; db/altsyncram_uqd2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/altsyncram_uqd2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                 ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/sld_hub.vhd                                       ; altera_sld  ;
; db/ip/sld63ed73fd/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                  ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                    ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/abs_divider.inc                                   ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                               ;             ;
; db/lpm_divide_82m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/lpm_divide_82m.tdf                                              ;             ;
; db/sign_div_unsign_bkh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/sign_div_unsign_bkh.tdf                                         ;             ;
; db/alt_u_div_sse.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/alt_u_div_sse.tdf                                               ;             ;
; db/lpm_divide_5am.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/lpm_divide_5am.tdf                                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1514      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1960      ;
;     -- 7 input functions                    ; 53        ;
;     -- 6 input functions                    ; 766       ;
;     -- 5 input functions                    ; 115       ;
;     -- 4 input functions                    ; 93        ;
;     -- <=3 input functions                  ; 933       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1674      ;
;                                             ;           ;
; I/O pins                                    ; 27        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 1024      ;
;                                             ;           ;
; Total DSP Blocks                            ; 26        ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1542      ;
; Total fan-out                               ; 14299     ;
; Average fan-out                             ; 3.82      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Coprocessor                                                                                                                            ; 1960 (384)          ; 1674 (683)                ; 1024              ; 26         ; 27   ; 0            ; |Coprocessor                                                                                                                                                                                                                                                                                                                                            ; Coprocessor                       ; work         ;
;    |Alu:uut|                                                                                                                            ; 1301 (403)          ; 863 (0)                   ; 0                 ; 26         ; 0    ; 0            ; |Coprocessor|Alu:uut                                                                                                                                                                                                                                                                                                                                    ; Alu                               ; work         ;
;       |MatrixAdder:adder|                                                                                                               ; 249 (249)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|Alu:uut|MatrixAdder:adder                                                                                                                                                                                                                                                                                                                  ; MatrixAdder                       ; work         ;
;       |MatrixSubtractor:subtractor|                                                                                                     ; 241 (241)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|Alu:uut|MatrixSubtractor:subtractor                                                                                                                                                                                                                                                                                                        ; MatrixSubtractor                  ; work         ;
;       |multiplicacao:matrix_multiplier|                                                                                                 ; 208 (208)           ; 863 (863)                 ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao:matrix_multiplier                                                                                                                                                                                                                                                                                                    ; multiplicacao                     ; work         ;
;       |multiplicacao_num_matriz:multiplierScalar|                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 25         ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar                                                                                                                                                                                                                                                                                          ; multiplicacao_num_matriz          ; work         ;
;          |multiplicar_elemento:multiplicacao[0].mult|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[0].mult                                                                                                                                                                                                                                               ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[10].mult|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[10].mult                                                                                                                                                                                                                                              ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[11].mult|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[11].mult                                                                                                                                                                                                                                              ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[12].mult|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[12].mult                                                                                                                                                                                                                                              ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[13].mult|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[13].mult                                                                                                                                                                                                                                              ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[14].mult|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[14].mult                                                                                                                                                                                                                                              ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[15].mult|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[15].mult                                                                                                                                                                                                                                              ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[16].mult|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[16].mult                                                                                                                                                                                                                                              ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[17].mult|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[17].mult                                                                                                                                                                                                                                              ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[18].mult|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[18].mult                                                                                                                                                                                                                                              ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[19].mult|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[19].mult                                                                                                                                                                                                                                              ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[1].mult|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[1].mult                                                                                                                                                                                                                                               ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[20].mult|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[20].mult                                                                                                                                                                                                                                              ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[21].mult|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[21].mult                                                                                                                                                                                                                                              ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[22].mult|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[22].mult                                                                                                                                                                                                                                              ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[23].mult|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[23].mult                                                                                                                                                                                                                                              ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[24].mult|                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[24].mult                                                                                                                                                                                                                                              ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[2].mult|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[2].mult                                                                                                                                                                                                                                               ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[3].mult|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[3].mult                                                                                                                                                                                                                                               ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[4].mult|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[4].mult                                                                                                                                                                                                                                               ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[5].mult|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[5].mult                                                                                                                                                                                                                                               ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[6].mult|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[6].mult                                                                                                                                                                                                                                               ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[7].mult|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[7].mult                                                                                                                                                                                                                                               ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[8].mult|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[8].mult                                                                                                                                                                                                                                               ; multiplicar_elemento              ; work         ;
;          |multiplicar_elemento:multiplicacao[9].mult|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Coprocessor|Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[9].mult                                                                                                                                                                                                                                               ; multiplicar_elemento              ; work         ;
;       |oposicao_matriz:opposite|                                                                                                        ; 200 (200)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|Alu:uut|oposicao_matriz:opposite                                                                                                                                                                                                                                                                                                           ; oposicao_matriz                   ; work         ;
;    |MemoryBlock:memory|                                                                                                                 ; 36 (0)              ; 42 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |Coprocessor|MemoryBlock:memory                                                                                                                                                                                                                                                                                                                         ; MemoryBlock                       ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 36 (0)              ; 42 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |Coprocessor|MemoryBlock:memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;          |altsyncram_mln1:auto_generated|                                                                                               ; 36 (0)              ; 42 (0)                    ; 1024              ; 0          ; 0    ; 0            ; |Coprocessor|MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_mln1                   ; work         ;
;             |altsyncram_uqd2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |Coprocessor|MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|altsyncram_uqd2:altsyncram1                                                                                                                                                                                                                              ; altsyncram_uqd2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 36 (23)             ; 42 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |lpm_divide:Div0|                                                                                                                    ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_5am:auto_generated|                                                                                                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|lpm_divide:Div0|lpm_divide_5am:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_5am                    ; work         ;
;          |sign_div_unsign_bkh:divider|                                                                                                  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_bkh               ; work         ;
;             |alt_u_div_sse:divider|                                                                                                     ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|lpm_divide:Div0|lpm_divide_5am:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                                                                                                                                                                                                                                            ; alt_u_div_sse                     ; work         ;
;    |lpm_divide:Mod0|                                                                                                                    ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_82m:auto_generated|                                                                                                   ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_82m                    ; work         ;
;          |sign_div_unsign_bkh:divider|                                                                                                  ; 53 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_bkh               ; work         ;
;             |alt_u_div_sse:divider|                                                                                                     ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                                                                                                                                                                                                                                            ; alt_u_div_sse                     ; work         ;
;    |lpm_divide:Mod1|                                                                                                                    ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_82m:auto_generated|                                                                                                   ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|lpm_divide:Mod1|lpm_divide_82m:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_82m                    ; work         ;
;          |sign_div_unsign_bkh:divider|                                                                                                  ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|lpm_divide:Mod1|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_bkh               ; work         ;
;             |alt_u_div_sse:divider|                                                                                                     ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|lpm_divide:Mod1|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                                                                                                                                                                                                                                            ; alt_u_div_sse                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 99 (1)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 98 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 98 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 98 (1)              ; 86 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 97 (0)              ; 81 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 97 (64)             ; 81 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                     ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|altsyncram_uqd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; None ;
+--------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 9x9                   ; 25          ;
; Independent 18x18 plus 36         ; 1           ;
; Total number of DSP blocks        ; 26          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 25          ;
+-----------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |Coprocessor|MemoryBlock:memory                                                                                                                                                                                                                                                  ; MemoryBlock.v   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Coprocessor|state                                                                                                                                                  ;
+-----------------------+---------------+-----------------------+-----------------------+------------------+--------------------+-------------------+---------------------+-----------+
; Name                  ; state.S7_DONE ; state.S6_WRITE_RESULT ; state.S5_WAIT_PROCESS ; state.S4_PROCESS ; state.S3_WAIT_READ ; state.S2_READ_MEM ; state.S1_WAIT_WRITE ; state.000 ;
+-----------------------+---------------+-----------------------+-----------------------+------------------+--------------------+-------------------+---------------------+-----------+
; state.000             ; 0             ; 0                     ; 0                     ; 0                ; 0                  ; 0                 ; 0                   ; 0         ;
; state.S1_WAIT_WRITE   ; 0             ; 0                     ; 0                     ; 0                ; 0                  ; 0                 ; 1                   ; 1         ;
; state.S2_READ_MEM     ; 0             ; 0                     ; 0                     ; 0                ; 0                  ; 1                 ; 0                   ; 1         ;
; state.S3_WAIT_READ    ; 0             ; 0                     ; 0                     ; 0                ; 1                  ; 0                 ; 0                   ; 1         ;
; state.S4_PROCESS      ; 0             ; 0                     ; 0                     ; 1                ; 0                  ; 0                 ; 0                   ; 1         ;
; state.S5_WAIT_PROCESS ; 0             ; 0                     ; 1                     ; 0                ; 0                  ; 0                 ; 0                   ; 1         ;
; state.S6_WRITE_RESULT ; 0             ; 1                     ; 0                     ; 0                ; 0                  ; 0                 ; 0                   ; 1         ;
; state.S7_DONE         ; 1             ; 0                     ; 0                     ; 0                ; 0                  ; 0                 ; 0                   ; 1         ;
+-----------------------+---------------+-----------------------+-----------------------+------------------+--------------------+-------------------+---------------------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |Coprocessor|Alu:uut|multiplicacao:matrix_multiplier|estado                ;
+-----------------+--------------+-----------------+-------------+-------------+-------------+
; Name            ; estado.STORE ; estado.MULTIPLY ; estado.LOAD ; estado.IDLE ; estado.DONE ;
+-----------------+--------------+-----------------+-------------+-------------+-------------+
; estado.IDLE     ; 0            ; 0               ; 0           ; 0           ; 0           ;
; estado.LOAD     ; 0            ; 0               ; 1           ; 1           ; 0           ;
; estado.MULTIPLY ; 0            ; 1               ; 0           ; 1           ; 0           ;
; estado.STORE    ; 1            ; 0               ; 0           ; 1           ; 0           ;
; estado.DONE     ; 0            ; 0               ; 0           ; 1           ; 1           ;
+-----------------+--------------+-----------------+-------------+-------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                              ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; mem_data_in[8,9,11..15]                                                                                                                    ; Merged with mem_data_in[10]            ;
; mem_data_in[10]                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; state~12                                                                                                                                   ; Lost fanout                            ;
; state~13                                                                                                                                   ; Lost fanout                            ;
; state~14                                                                                                                                   ; Lost fanout                            ;
; Alu:uut|multiplicacao:matrix_multiplier|estado~7                                                                                           ; Lost fanout                            ;
; Alu:uut|multiplicacao:matrix_multiplier|estado~8                                                                                           ; Lost fanout                            ;
; mem_addr[6]                                                                                                                                ; Lost fanout                            ;
; MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 15                                                                                                     ;                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1674  ;
; Number of registers using Synchronous Clear  ; 68    ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 479   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1579  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Coprocessor|MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Coprocessor|MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Coprocessor|MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Coprocessor|MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Coprocessor|mem_data_in[1]                                                                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |Coprocessor|Alu:uut|multiplicacao:matrix_multiplier|acumulador[8]                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |Coprocessor|Alu:uut|multiplicacao:matrix_multiplier|i[3]                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Coprocessor|mem_addr[6]                                                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Coprocessor|Alu:uut|multiplicacao:matrix_multiplier|k[3]                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Coprocessor|Alu:uut|multiplicacao:matrix_multiplier|j[4]                                                                                                                                                                                                                                                                                                             ;
; 18:1               ; 3 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |Coprocessor|MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                             ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Coprocessor|Counter_wait[6]                                                                                                                                                                                                                                                                                                                                          ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |Coprocessor|mem_addr[3]                                                                                                                                                                                                                                                                                                                                              ;
; 9:1                ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |Coprocessor|index[4]                                                                                                                                                                                                                                                                                                                                                 ;
; 9:1                ; 200 bits  ; 1200 LEs      ; 1000 LEs             ; 200 LEs                ; No         ; |Coprocessor|Alu:uut|Mux3                                                                                                                                                                                                                                                                                                                                             ;
; 32:1               ; 8 bits    ; 168 LEs       ; 144 LEs              ; 24 LEs                 ; No         ; |Coprocessor|Mux8                                                                                                                                                                                                                                                                                                                                                     ;
; 32:1               ; 8 bits    ; 168 LEs       ; 144 LEs              ; 24 LEs                 ; No         ; |Coprocessor|Mux1                                                                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |Coprocessor|Selector437                                                                                                                                                                                                                                                                                                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Coprocessor|Selector443                                                                                                                                                                                                                                                                                                                                              ;
; 25:1               ; 8 bits    ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Coprocessor|Alu:uut|multiplicacao:matrix_multiplier|Mux46                                                                                                                                                                                                                                                                                                            ;
; 25:1               ; 8 bits    ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Coprocessor|Alu:uut|multiplicacao:matrix_multiplier|Mux88                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |Coprocessor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|altsyncram_uqd2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemoryBlock:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_mln1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_5am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; MemoryBlock:memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 64                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MemoryBlock:memory"                                                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (7 bits) is wider than the input port (6 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "Alu:uut"            ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; scalar[1..0] ; Input ; Info     ; Stuck at VCC ;
; scalar[7..2] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                      ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+
; 0              ; NONE        ; 16    ; 64    ; Read/Write ; MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1588                        ;
;     CLR               ; 17                          ;
;     ENA               ; 1052                        ;
;     ENA CLR           ; 418                         ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA CLR SCLR SLD  ; 5                           ;
;     ENA SCLR          ; 24                          ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 26                          ;
;     plain             ; 24                          ;
; arriav_lcell_comb     ; 1860                        ;
;     arith             ; 561                         ;
;         0 data inputs ; 26                          ;
;         1 data inputs ; 264                         ;
;         2 data inputs ; 210                         ;
;         3 data inputs ; 49                          ;
;         4 data inputs ; 12                          ;
;     extend            ; 52                          ;
;         7 data inputs ; 52                          ;
;     normal            ; 1017                        ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 51                          ;
;         4 data inputs ; 67                          ;
;         5 data inputs ; 95                          ;
;         6 data inputs ; 751                         ;
;     shared            ; 230                         ;
;         0 data inputs ; 28                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 200                         ;
; arriav_mac            ; 26                          ;
; boundary_port         ; 54                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 18.90                       ;
; Average LUT depth     ; 12.07                       ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 86                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 27                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 99                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 98                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 22                                       ;
;         4 data inputs ; 14                                       ;
;         5 data inputs ; 20                                       ;
;         6 data inputs ; 15                                       ;
; boundary_port         ; 103                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.41                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sun Apr  6 20:10:16 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Coprocessor -c Coprocessor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/transposicao_matriz.v
    Info (12023): Found entity 1: transposicao_matriz File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/transposicao_matriz.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/oposicao_matriz.v
    Info (12023): Found entity 1: oposicao_matriz File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/oposicao_matriz.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file src/multiplicacao_num_matriz.v
    Info (12023): Found entity 1: multiplicacao_num_matriz File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/multiplicacao_num_matriz.v Line: 2
    Info (12023): Found entity 2: multiplicar_elemento File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/multiplicacao_num_matriz.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file src/multiplicacao.v
    Info (12023): Found entity 1: multiplicacao File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/multiplicacao.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/MatrixSubtractor.v
    Info (12023): Found entity 1: MatrixSubtractor File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/MatrixSubtractor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/MatrixAdder.v
    Info (12023): Found entity 1: MatrixAdder File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/MatrixAdder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/determinante_3x3.v
    Info (12023): Found entity 1: determinante_3x3 File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/determinante_3x3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/determinante_2x2.v
    Info (12023): Found entity 1: determinante_2x2 File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/determinante_2x2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/Alu.v
    Info (12023): Found entity 1: Alu File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MemoryBlock.v
    Info (12023): Found entity 1: MemoryBlock File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/MemoryBlock.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Coprocessor.v
    Info (12023): Found entity 1: Coprocessor File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 1
Info (12127): Elaborating entity "Coprocessor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Coprocessor.v(28): object "digit" assigned a value but never read File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 28
Warning (10230): Verilog HDL assignment warning at Coprocessor.v(96): truncated value with size 32 to match size of target (8) File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 96
Warning (10855): Verilog HDL warning at Coprocessor.v(90): initial value for variable k should be constant File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 90
Warning (10855): Verilog HDL warning at Coprocessor.v(90): initial value for variable matrix_a_Send should be constant File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 90
Warning (10855): Verilog HDL warning at Coprocessor.v(90): initial value for variable matrix_b_Send should be constant File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 90
Warning (10230): Verilog HDL assignment warning at Coprocessor.v(109): truncated value with size 32 to match size of target (26) File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 109
Warning (10230): Verilog HDL assignment warning at Coprocessor.v(135): truncated value with size 32 to match size of target (5) File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 135
Warning (10230): Verilog HDL assignment warning at Coprocessor.v(145): truncated value with size 32 to match size of target (7) File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 145
Warning (10230): Verilog HDL assignment warning at Coprocessor.v(160): truncated value with size 32 to match size of target (5) File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 160
Warning (10230): Verilog HDL assignment warning at Coprocessor.v(171): truncated value with size 32 to match size of target (7) File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 171
Warning (10230): Verilog HDL assignment warning at Coprocessor.v(183): truncated value with size 32 to match size of target (5) File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 183
Warning (10230): Verilog HDL assignment warning at Coprocessor.v(196): truncated value with size 32 to match size of target (7) File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 196
Warning (10230): Verilog HDL assignment warning at Coprocessor.v(208): truncated value with size 32 to match size of target (5) File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 208
Warning (10230): Verilog HDL assignment warning at Coprocessor.v(253): truncated value with size 32 to match size of target (5) File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 253
Warning (10030): Net "matrix_a_Send.data_a" at Coprocessor.v(31) has no driver or initial value, using a default initial value '0' File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 31
Warning (10030): Net "matrix_a_Send.waddr_a" at Coprocessor.v(31) has no driver or initial value, using a default initial value '0' File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 31
Warning (10030): Net "matrix_b_Send.data_a" at Coprocessor.v(32) has no driver or initial value, using a default initial value '0' File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 32
Warning (10030): Net "matrix_b_Send.waddr_a" at Coprocessor.v(32) has no driver or initial value, using a default initial value '0' File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 32
Warning (10030): Net "matrix_a_Send.we_a" at Coprocessor.v(31) has no driver or initial value, using a default initial value '0' File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 31
Warning (10030): Net "matrix_b_Send.we_a" at Coprocessor.v(32) has no driver or initial value, using a default initial value '0' File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 32
Info (12128): Elaborating entity "Alu" for hierarchy "Alu:uut" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 60
Warning (10858): Verilog HDL warning at Alu.v(16): object determinant_result used but never assigned File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v Line: 16
Warning (10858): Verilog HDL warning at Alu.v(17): object determinant_done used but never assigned File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v Line: 17
Warning (10030): Net "determinant_result" at Alu.v(16) has no driver or initial value, using a default initial value '0' File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v Line: 16
Warning (10030): Net "determinant_done" at Alu.v(17) has no driver or initial value, using a default initial value '0' File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v Line: 17
Info (12128): Elaborating entity "MatrixAdder" for hierarchy "Alu:uut|MatrixAdder:adder" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v Line: 26
Info (12128): Elaborating entity "MatrixSubtractor" for hierarchy "Alu:uut|MatrixSubtractor:subtractor" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v Line: 33
Info (12128): Elaborating entity "transposicao_matriz" for hierarchy "Alu:uut|transposicao_matriz:transpose" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v Line: 38
Info (12128): Elaborating entity "oposicao_matriz" for hierarchy "Alu:uut|oposicao_matriz:opposite" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v Line: 43
Info (12128): Elaborating entity "multiplicacao_num_matriz" for hierarchy "Alu:uut|multiplicacao_num_matriz:multiplierScalar" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v Line: 49
Info (12128): Elaborating entity "multiplicar_elemento" for hierarchy "Alu:uut|multiplicacao_num_matriz:multiplierScalar|multiplicar_elemento:multiplicacao[0].mult" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/multiplicacao_num_matriz.v Line: 19
Info (12128): Elaborating entity "multiplicacao" for hierarchy "Alu:uut|multiplicacao:matrix_multiplier" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/Alu.v Line: 60
Warning (10230): Verilog HDL assignment warning at multiplicacao.v(66): truncated value with size 32 to match size of target (5) File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/multiplicacao.v Line: 66
Warning (10230): Verilog HDL assignment warning at multiplicacao.v(71): truncated value with size 32 to match size of target (5) File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/multiplicacao.v Line: 71
Warning (10230): Verilog HDL assignment warning at multiplicacao.v(75): truncated value with size 32 to match size of target (5) File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/src/multiplicacao.v Line: 75
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "A" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "B" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "result" into its bus
Info (12128): Elaborating entity "MemoryBlock" for hierarchy "MemoryBlock:memory" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 69
Info (12128): Elaborating entity "altsyncram" for hierarchy "MemoryBlock:memory|altsyncram:altsyncram_component" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/MemoryBlock.v Line: 86
Info (12130): Elaborated megafunction instantiation "MemoryBlock:memory|altsyncram:altsyncram_component" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/MemoryBlock.v Line: 86
Info (12133): Instantiated megafunction "MemoryBlock:memory|altsyncram:altsyncram_component" with the following parameter: File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/MemoryBlock.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mln1.tdf
    Info (12023): Found entity 1: altsyncram_mln1 File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/altsyncram_mln1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mln1" for hierarchy "MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated" File: /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uqd2.tdf
    Info (12023): Found entity 1: altsyncram_uqd2 File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/altsyncram_uqd2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_uqd2" for hierarchy "MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|altsyncram_uqd2:altsyncram1" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/altsyncram_mln1.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/altsyncram_mln1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/altsyncram_mln1.tdf Line: 38
Info (12133): Instantiated megafunction "MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/altsyncram_mln1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "64"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "6"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "MemoryBlock:memory|altsyncram:altsyncram_component|altsyncram_mln1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: /home/pedro-arthur/altera_lite/24.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.04.06.20:10:28 Progress: Loading sld63ed73fd/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld63ed73fd/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/ip/sld63ed73fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "matrix_Result" is uninferred due to asynchronous read logic File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 35
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 248
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 249
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 249
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 248
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 248
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/lpm_divide_82m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/alt_u_div_sse.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 249
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/Coprocessor.v Line: 249
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf
    Info (12023): Found entity 1: lpm_divide_5am File: /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/db/lpm_divide_5am.tdf Line: 25
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/output_files/Coprocessor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3527 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 3453 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 26 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 582 megabytes
    Info: Processing ended: Sun Apr  6 20:10:43 2025
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:54


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/pedro-arthur/Documentos/PBL_1_Sistemas_Digitais/output_files/Coprocessor.map.smsg.


