// Seed: 2134266610
`define pp_4 0
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output logic id_3
);
  logic id_4;
  logic id_5;
endmodule
