( Automagically generated. DO NOT EDIT!
  Generated by https://github.com/nimblemachines/kinetis-chip-equates/
  from CMSIS-SVD source file https://raw.githubusercontent.com/anarchitech/muforth-anarchitech/master/mu/target/ESP/svd/esp32/esp32_base.svd)

loading ESP32S2 equates

sealed .equates.    ( chip equates and other constants for target)

( First, a few defining words, which we'll use to load the "equates".)
: equ     ( offset)  current preserve  .equates. definitions  constant ;
: vector  ( offset)  equ ;
: |  \ -- ;  ( | ignores the bit-fields that follow each register name)
: aka   .equates. chain' execute ;  ( for making synonyms)

hex

( Vectors)
007c vector TG0_T0_LEVEL_irq     | IRQ 15
0080 vector TG0_T1_LEVEL_irq     | IRQ 16
0084 vector TG0_WDT_LEVEL_irq    | IRQ 17
0088 vector TG0_LACT_LEVEL_irq   | IRQ 18
008c vector TG1_T0_LEVEL_irq     | IRQ 19
0090 vector TG1_T1_LEVEL_irq     | IRQ 20
0094 vector TG1_WDT_LEVEL_irq    | IRQ 21
0098 vector TG1_LACT_LEVEL_irq   | IRQ 22
009c vector GPIO_irq             | IRQ 23
00a0 vector GPIO_NMI_irq         | IRQ 24
00a4 vector GPIO_INTR_2_irq      | IRQ 25
00a8 vector GPIO_NMI_2_irq       | IRQ 26
00c0 vector SPI1_irq             | IRQ 32
00c4 vector SPI2_irq             | IRQ 33
00c8 vector SPI3_irq             | IRQ 34
00cc vector I2S0_irq             | IRQ 35
00d0 vector I2S1_irq             | IRQ 36
00d4 vector UART0_irq            | IRQ 37
00d8 vector UART1_irq            | IRQ 38
00f4 vector LEDC_irq             | IRQ 45
00f8 vector EFUSE_irq            | IRQ 46
0104 vector RTC_CORE_irq         | IRQ 49
0108 vector RMT_irq              | IRQ 50
010c vector PCNT_irq             | IRQ 51
0110 vector I2C_EXT0_irq         | IRQ 52
0114 vector I2C_EXT1_irq         | IRQ 53
0118 vector RSA_irq              | IRQ 54
011c vector SHA_irq              | IRQ 55
0120 vector AES_irq              | IRQ 56
0124 vector SPI2_DMA_irq         | IRQ 57
0128 vector SPI3_DMA_irq         | IRQ 58
0130 vector TIMER1_irq           | IRQ 60
0134 vector TIMER2_irq           | IRQ 61
0138 vector TG0_T0_EDGE_irq      | IRQ 62
013c vector TG0_T1_EDGE_irq      | IRQ 63
0140 vector TG0_WDT_EDGE_irq     | IRQ 64
0144 vector TG0_LACT_EDGE_irq    | IRQ 65
0148 vector TG1_T0_EDGE_irq      | IRQ 66
014c vector TG1_T1_EDGE_irq      | IRQ 67
0150 vector TG1_WDT_EDGE_irq     | IRQ 68
0154 vector TG1_LACT_EDGE_irq    | IRQ 69
015c vector SYSTIMER_TARGET0_irq | IRQ 71
0160 vector SYSTIMER_TARGET1_irq | IRQ 72
0164 vector SYSTIMER_TARGET2_irq | IRQ 73
018c vector SPI0_REJECT_CACHE_irq | IRQ 83
0194 vector SPI4_DMA_irq         | IRQ 85
0198 vector SPI4_irq             | IRQ 86
01a4 vector APB_ADC_irq          | IRQ 89
01a8 vector LAST_irq             | IRQ 90: dummy LAST vector to mark end of vector table

( Register addresses)

( UART0)
3f40_0000 equ UART0_FIFO             | FIFO data register
3f40_0010 equ UART0_INT_CLR          | Interrupt clear bits
3f40_0014 equ UART0_CLKDIV           | Clock divider configuration
3f40_0018 equ UART0_AUTOBAUD         | Autobaud configuration register
3f40_001c equ UART0_STATUS           | UART status register
3f40_0020 equ UART0_CONF0            | Configuration register 0
3f40_0024 equ UART0_CONF1            | Configuration register 1
3f40_0028 equ UART0_LOWPULSE         | Autobaud minimum low pulse duration register
3f40_002c equ UART0_HIGHPULSE        | Autobaud minimum high pulse duration register
3f40_0030 equ UART0_RXD_CNT          | Autobaud edge change count register
3f40_0034 equ UART0_FLOW_CONF        | Software flow control configuration
3f40_0038 equ UART0_SLEEP_CONF       | Sleeping mode configuration
3f40_003c equ UART0_SWFC_CONF0       | Software flow control character configuration
3f40_0004 equ UART0_INT_RAW          | Raw interrupt status
3f40_0040 equ UART0_SWFC_CONF1       | Software flow-control character configuration
3f40_0044 equ UART0_IDLE_CONF        | Frame-end idle configuration
3f40_0048 equ UART0_RS485_CONF       | RS485 mode configuration
3f40_004c equ UART0_AT_CMD_PRECNT    | Pre-sequence timing configuration
3f40_0050 equ UART0_AT_CMD_POSTCNT   | Post-sequence timing configuration
3f40_0054 equ UART0_AT_CMD_GAPTOUT   | Timeout configuration
3f40_0058 equ UART0_AT_CMD_CHAR      | AT Escape Sequence Selection Configuration
3f40_005c equ UART0_MEM_CONF         | UART threshold and allocation configuration
3f40_0060 equ UART0_MEM_TX_STATUS    | TX FIFO write and read offset address
3f40_0064 equ UART0_MEM_RX_STATUS    | RX FIFO write and read offset address
3f40_0068 equ UART0_FSM_STATUS       | UART transmit and receive status
3f40_006c equ UART0_POSPULSE         | Autobaud high pulse register
3f40_0070 equ UART0_NEGPULSE         | Autobaud low pulse register
3f40_0074 equ UART0_DATE             | UART version control register
3f40_0078 equ UART0_ID               | UART ID register
3f40_0008 equ UART0_INT_ST           | Masked interrupt status
3f40_000c equ UART0_INT_ENA          | Interrupt enable bits

( SPI1)
3f40_2000 equ SPI1_CMD                    | Command control register
3f40_2010 equ SPI1_CTRL2                  | SPI control register 2
3f40_2100 equ SPI1_LCD_D_NUM              | LCD delay mode
3f40_2014 equ SPI1_CLOCK                  | SPI clock control register
3f40_2018 equ SPI1_USER                   | SPI USER control register
3f40_201c equ SPI1_USER1                  | SPI USER control register 1
3f40_2020 equ SPI1_USER2                  | SPI USER control register 2
3f40_2024 equ SPI1_MOSI_DLEN              | MOSI length
3f40_2028 equ SPI1_MISO_DLEN              | MISO length
3f40_202c equ SPI1_MISC                   | SPI misc register
3f40_2030 equ SPI1_SLAVE                  | SPI slave control register
3f40_2034 equ SPI1_SLAVE1                 | SPI slave control register 1
3f40_2038 equ SPI1_SLV_WRBUF_DLEN         | SPI slave Wr_BUF interrupt and CONF control register
3f40_203c equ SPI1_SLV_RDBUF_DLEN         | SPI magic error and slave control register
3f40_23fc equ SPI1_REG_DATE               | SPI version control
3f40_2004 equ SPI1_ADDR                   | Address value
3f40_2040 equ SPI1_SLV_RD_BYTE            | SPI interrupt control register
3f40_2044 equ SPI1_FSM                    | SPI master status and DMA read byte control register
3f40_2048 equ SPI1_HOLD                   | SPI hold register
3f40_204c equ SPI1_DMA_CONF               | SPI DMA control register
3f40_2050 equ SPI1_DMA_OUT_LINK           | SPI DMA TX link configuration
3f40_2054 equ SPI1_DMA_IN_LINK            | SPI DMA RX link configuration
3f40_2058 equ SPI1_DMA_INT_ENA            | SPI DMA interrupt enable register
3f40_205c equ SPI1_DMA_INT_RAW            | SPI DMA interrupt raw register
3f40_2060 equ SPI1_DMA_INT_ST             | SPI DMA interrupt status register
3f40_2064 equ SPI1_DMA_INT_CLR            | SPI DMA interrupt clear register
3f40_2068 equ SPI1_IN_ERR_EOF_DES_ADDR    | The latest SPI DMA RX descriptor address receiving error
3f40_206c equ SPI1_IN_SUC_EOF_DES_ADDR    | The latest SPI DMA eof RX descriptor address
3f40_2070 equ SPI1_INLINK_DSCR            | Current SPI DMA RX descriptor pointer
3f40_2074 equ SPI1_INLINK_DSCR_BF0        | Next SPI DMA RX descriptor pointer
3f40_2078 equ SPI1_INLINK_DSCR_BF1        | Current SPI DMA RX buffer pointer
3f40_207c equ SPI1_OUT_EOF_BFR_DES_ADDR   | The latest SPI DMA eof TX buffer address
3f40_2008 equ SPI1_CTRL                   | SPI control register
3f40_2080 equ SPI1_OUT_EOF_DES_ADDR       | The latest SPI DMA eof TX descriptor address
3f40_2084 equ SPI1_OUTLINK_DSCR           | Current SPI DMA TX descriptor pointer
3f40_2088 equ SPI1_OUTLINK_DSCR_BF0       | Next SPI DMA TX descriptor pointer
3f40_208c equ SPI1_OUTLINK_DSCR_BF1       | Current SPI DMA TX buffer pointer
3f40_2090 equ SPI1_DMA_OUTSTATUS          | SPI DMA TX status
3f40_2094 equ SPI1_DMA_INSTATUS           | SPI DMA RX status
3f40_2098 equ SPI1_W0                     | Data buffer 0
3f40_209c equ SPI1_W1                     | Data buffer 1
3f40_20a0 equ SPI1_W2                     | Data buffer 2
3f40_20a4 equ SPI1_W3                     | Data buffer 3
3f40_20a8 equ SPI1_W4                     | Data buffer 4
3f40_20ac equ SPI1_W5                     | Data buffer 5
3f40_20b0 equ SPI1_W6                     | Data buffer 6
3f40_20b4 equ SPI1_W7                     | Data buffer 7
3f40_20b8 equ SPI1_W8                     | Data buffer 8
3f40_20bc equ SPI1_W9                     | Data buffer 9
3f40_200c equ SPI1_CTRL1                  | SPI control register 1
3f40_20c0 equ SPI1_W10                    | Data buffer 10
3f40_20c4 equ SPI1_W11                    | Data buffer 11
3f40_20c8 equ SPI1_W12                    | Data buffer 12
3f40_20cc equ SPI1_W13                    | Data buffer 13
3f40_20d0 equ SPI1_W14                    | Data buffer 14
3f40_20d4 equ SPI1_W15                    | Data buffer 15
3f40_20d8 equ SPI1_W16                    | Data buffer 16
3f40_20dc equ SPI1_W17                    | Data buffer 17
3f40_20e0 equ SPI1_DIN_MODE               | SPI input delay mode configuration
3f40_20e4 equ SPI1_DIN_NUM                | SPI input delay number configuration
3f40_20e8 equ SPI1_DOUT_MODE              | SPI output delay mode configuration
3f40_20ec equ SPI1_DOUT_NUM               | SPI output delay number configuration
3f40_20f0 equ SPI1_LCD_CTRL               | LCD frame control register
3f40_20f4 equ SPI1_LCD_CTRL1              | LCD frame control1 register
3f40_20f8 equ SPI1_LCD_CTRL2              | LCD frame control2 register
3f40_20fc equ SPI1_LCD_D_MODE             | LCD delay number

( SPI0)
3f40_3000 equ SPI0_CMD                    | Command control register
3f40_3010 equ SPI0_CTRL2                  | SPI control register 2
3f40_3100 equ SPI0_LCD_D_NUM              | LCD delay mode
3f40_3014 equ SPI0_CLOCK                  | SPI clock control register
3f40_3018 equ SPI0_USER                   | SPI USER control register
3f40_301c equ SPI0_USER1                  | SPI USER control register 1
3f40_3020 equ SPI0_USER2                  | SPI USER control register 2
3f40_3024 equ SPI0_MOSI_DLEN              | MOSI length
3f40_3028 equ SPI0_MISO_DLEN              | MISO length
3f40_302c equ SPI0_MISC                   | SPI misc register
3f40_3030 equ SPI0_SLAVE                  | SPI slave control register
3f40_3034 equ SPI0_SLAVE1                 | SPI slave control register 1
3f40_3038 equ SPI0_SLV_WRBUF_DLEN         | SPI slave Wr_BUF interrupt and CONF control register
3f40_303c equ SPI0_SLV_RDBUF_DLEN         | SPI magic error and slave control register
3f40_33fc equ SPI0_REG_DATE               | SPI version control
3f40_3004 equ SPI0_ADDR                   | Address value
3f40_3040 equ SPI0_SLV_RD_BYTE            | SPI interrupt control register
3f40_3044 equ SPI0_FSM                    | SPI master status and DMA read byte control register
3f40_3048 equ SPI0_HOLD                   | SPI hold register
3f40_304c equ SPI0_DMA_CONF               | SPI DMA control register
3f40_3050 equ SPI0_DMA_OUT_LINK           | SPI DMA TX link configuration
3f40_3054 equ SPI0_DMA_IN_LINK            | SPI DMA RX link configuration
3f40_3058 equ SPI0_DMA_INT_ENA            | SPI DMA interrupt enable register
3f40_305c equ SPI0_DMA_INT_RAW            | SPI DMA interrupt raw register
3f40_3060 equ SPI0_DMA_INT_ST             | SPI DMA interrupt status register
3f40_3064 equ SPI0_DMA_INT_CLR            | SPI DMA interrupt clear register
3f40_3068 equ SPI0_IN_ERR_EOF_DES_ADDR    | The latest SPI DMA RX descriptor address receiving error
3f40_306c equ SPI0_IN_SUC_EOF_DES_ADDR    | The latest SPI DMA eof RX descriptor address
3f40_3070 equ SPI0_INLINK_DSCR            | Current SPI DMA RX descriptor pointer
3f40_3074 equ SPI0_INLINK_DSCR_BF0        | Next SPI DMA RX descriptor pointer
3f40_3078 equ SPI0_INLINK_DSCR_BF1        | Current SPI DMA RX buffer pointer
3f40_307c equ SPI0_OUT_EOF_BFR_DES_ADDR   | The latest SPI DMA eof TX buffer address
3f40_3008 equ SPI0_CTRL                   | SPI control register
3f40_3080 equ SPI0_OUT_EOF_DES_ADDR       | The latest SPI DMA eof TX descriptor address
3f40_3084 equ SPI0_OUTLINK_DSCR           | Current SPI DMA TX descriptor pointer
3f40_3088 equ SPI0_OUTLINK_DSCR_BF0       | Next SPI DMA TX descriptor pointer
3f40_308c equ SPI0_OUTLINK_DSCR_BF1       | Current SPI DMA TX buffer pointer
3f40_3090 equ SPI0_DMA_OUTSTATUS          | SPI DMA TX status
3f40_3094 equ SPI0_DMA_INSTATUS           | SPI DMA RX status
3f40_3098 equ SPI0_W0                     | Data buffer 0
3f40_309c equ SPI0_W1                     | Data buffer 1
3f40_30a0 equ SPI0_W2                     | Data buffer 2
3f40_30a4 equ SPI0_W3                     | Data buffer 3
3f40_30a8 equ SPI0_W4                     | Data buffer 4
3f40_30ac equ SPI0_W5                     | Data buffer 5
3f40_30b0 equ SPI0_W6                     | Data buffer 6
3f40_30b4 equ SPI0_W7                     | Data buffer 7
3f40_30b8 equ SPI0_W8                     | Data buffer 8
3f40_30bc equ SPI0_W9                     | Data buffer 9
3f40_300c equ SPI0_CTRL1                  | SPI control register 1
3f40_30c0 equ SPI0_W10                    | Data buffer 10
3f40_30c4 equ SPI0_W11                    | Data buffer 11
3f40_30c8 equ SPI0_W12                    | Data buffer 12
3f40_30cc equ SPI0_W13                    | Data buffer 13
3f40_30d0 equ SPI0_W14                    | Data buffer 14
3f40_30d4 equ SPI0_W15                    | Data buffer 15
3f40_30d8 equ SPI0_W16                    | Data buffer 16
3f40_30dc equ SPI0_W17                    | Data buffer 17
3f40_30e0 equ SPI0_DIN_MODE               | SPI input delay mode configuration
3f40_30e4 equ SPI0_DIN_NUM                | SPI input delay number configuration
3f40_30e8 equ SPI0_DOUT_MODE              | SPI output delay mode configuration
3f40_30ec equ SPI0_DOUT_NUM               | SPI output delay number configuration
3f40_30f0 equ SPI0_LCD_CTRL               | LCD frame control register
3f40_30f4 equ SPI0_LCD_CTRL1              | LCD frame control1 register
3f40_30f8 equ SPI0_LCD_CTRL2              | LCD frame control2 register
3f40_30fc equ SPI0_LCD_D_MODE             | LCD delay number

( GPIO)
3f40_4000 equ GPIO_BT_SELECT            | GPIO bit select register
3f40_4010 equ GPIO_OUT1                 | GPIO32 ~ 53 output register
3f40_4014 equ GPIO_OUT1_W1TS            | GPIO32 ~ 53 output bit set register
3f40_414c equ GPIO_STATUS_NEXT          | GPIO0 ~ 31 interrupt source register
3f40_4150 equ GPIO_STATUS_NEXT1         | GPIO32 ~ 53 interrupt source register
3f40_4154 equ GPIO_FUNC%s_IN_SEL_CFG    | Peripheral function %s input selection register
3f40_4018 equ GPIO_OUT1_W1TC            | GPIO32 ~ 53 output bit clear register
3f40_401c equ GPIO_SDIO_SELECT          | GPIO SDIO selection register
3f40_4020 equ GPIO_ENABLE               | GPIO0 ~ 31 output enable register
3f40_4024 equ GPIO_ENABLE_W1TS          | GPIO0 ~ 31 output enable bit set register
3f40_4028 equ GPIO_ENABLE_W1TC          | GPIO0 ~ 31 output enable bit clear register
3f40_402c equ GPIO_ENABLE1              | GPIO32 ~ 53 output enable register
3f40_4030 equ GPIO_ENABLE1_W1TS         | GPIO32 ~ 53 output enable bit set register
3f40_4034 equ GPIO_ENABLE1_W1TC         | GPIO32 ~ 53 output enable bit clear register
3f40_4038 equ GPIO_STRAP                | Bootstrap pin value register
3f40_403c equ GPIO_IN                   | GPIO0 ~ 31 input register
3f40_4004 equ GPIO_OUT                  | GPIO0 ~ 31 output register
3f40_4040 equ GPIO_IN1                  | GPIO32 ~ 53 input register
3f40_4044 equ GPIO_STATUS               | GPIO0 ~ 31 interrupt status register
3f40_4048 equ GPIO_STATUS_W1TS          | GPIO0 ~ 31 interrupt status bit set register
3f40_404c equ GPIO_STATUS_W1TC          | GPIO0 ~ 31 interrupt status bit clear register
3f40_4050 equ GPIO_STATUS1              | GPIO32 ~ 53 interrupt status register
3f40_4054 equ GPIO_STATUS1_W1TS         | GPIO32 ~ 53 interrupt status bit set register
3f40_4554 equ GPIO_FUNC%s_OUT_SEL_CFG   | Peripheral output selection for GPIO %s
3f40_4058 equ GPIO_STATUS1_W1TC         | GPIO32 ~ 53 interrupt status bit clear register
3f40_405c equ GPIO_PCPU_INT             | GPIO0 ~ 31 PRO_CPU interrupt status register
3f40_4060 equ GPIO_PCPU_NMI_INT         | GPIO0 ~ 31 PRO_CPU non-maskable interrupt status register
3f40_462c equ GPIO_CLOCK_GATE           | GPIO clock gating register
3f40_4064 equ GPIO_CPUSDIO_INT          | GPIO0 ~ 31 CPU SDIO interrupt status register
3f40_4068 equ GPIO_PCPU_INT1            | GPIO32 ~ 53 PRO_CPU interrupt status register
3f40_406c equ GPIO_PCPU_NMI_INT1        | GPIO32 ~ 53 PRO_CPU non-maskable interrupt status register
3f40_46fc equ GPIO_REG_DATE             | Version control register
3f40_4070 equ GPIO_CPUSDIO_INT1         | GPIO32 ~ 53 CPU SDIO interrupt status register
3f40_4074 equ GPIO_PIN%s                | Configuration for GPIO pin %s
3f40_4008 equ GPIO_OUT_W1TS             | GPIO0 ~ 31 output bit set register
3f40_400c equ GPIO_OUT_W1TC             | GPIO0 ~ 31 output bit clear register

( GPIO_SD)
3f40_4f00 equ GPIO_SD_SIGMADELTA%s         | Duty Cycle Configure Register of SDM%s
3f40_4f20 equ GPIO_SD_SIGMADELTA_CG        | Clock Gating Configure Register
3f40_4f24 equ GPIO_SD_SIGMADELTA_MISC      | MISC Register
3f40_4f28 equ GPIO_SD_SIGMADELTA_VERSION   | Version Control Register

( RTC_CNTL)
3f40_8000 equ RTC_CNTL_OPTIONS0             | Sets the power options of crystal and PLL clocks, and initiates reset by software
3f40_8010 equ RTC_CNTL_TIME_LOW0            | Stores the lower 32 bits of RTC timer 0
3f40_8100 equ RTC_CNTL_COCPU_CTRL           | ULP-RISCV configuration register
3f40_8104 equ RTC_CNTL_TOUCH_CTRL1          | Touch control register
3f40_8108 equ RTC_CNTL_TOUCH_CTRL2          | Touch control register
3f40_810c equ RTC_CNTL_TOUCH_SCAN_CTRL      | Configure touch scan settings
3f40_8110 equ RTC_CNTL_TOUCH_SLP_THRES      | Configure the settings of touch sleep pad
3f40_8114 equ RTC_CNTL_TOUCH_APPROACH       | Configure touch approach settings
3f40_8118 equ RTC_CNTL_TOUCH_FILTER_CTRL    | Configure touch filter settings
3f40_811c equ RTC_CNTL_USB_CONF             | configure usb control register
3f40_8120 equ RTC_CNTL_TOUCH_TIMEOUT_CTRL   | Configure touch timeout settings
3f40_8124 equ RTC_CNTL_SLP_REJECT_CAUSE     | Stores the reject-to-sleep cause.
3f40_8128 equ RTC_CNTL_OPTIONS1             | RTC option register
3f40_812c equ RTC_CNTL_SLP_WAKEUP_CAUSE     | Stores the sleep-to-wakeup cause.
3f40_8130 equ RTC_CNTL_ULP_CP_TIMER_1       | Configure sleep cycle of the timer
3f40_8138 equ RTC_CNTL_DATE
3f40_8014 equ RTC_CNTL_TIME_HIGH0           | Stores the higher 16 bits of RTC timer 0
3f40_8018 equ RTC_CNTL_STATE0               | Configures the sleep / reject / wakeup state
3f40_801c equ RTC_CNTL_TIMER1               | Configures CPU stall options
3f40_8020 equ RTC_CNTL_TIMER2               | Configures RTC slow clock and touch controller
3f40_8024 equ RTC_CNTL_TIMER3               | configure some wait time for power on
3f40_8028 equ RTC_CNTL_TIMER4               | configure some wait time for power on
3f40_802c equ RTC_CNTL_TIMER5               | Configures the minimal sleep cycles
3f40_8030 equ RTC_CNTL_TIMER6               | Configure minimal sleep cycles register
3f40_8034 equ RTC_CNTL_ANA_CONF             | Configures the power options for I2C and PLLA
3f40_8038 equ RTC_CNTL_RESET_STATE          | Indicates the CPU reset source. For more information about the reset cause, please refer to Table \ref{table:resetreasons} in Chapter \ref{module:ResetandClock} \textit{ ameref{module:ResetandClock}}.
3f40_803c equ RTC_CNTL_WAKEUP_STATE         | Wakeup bitmap enabling register
3f40_8004 equ RTC_CNTL_SLP_TIMER0           | RTC timer threshold register 0
3f40_8040 equ RTC_CNTL_INT_ENA_RTC          | RTC interrupt enabling register
3f40_8044 equ RTC_CNTL_INT_RAW_RTC          | RTC interrupt raw register
3f40_8048 equ RTC_CNTL_INT_ST_RTC           | RTC interrupt state register
3f40_804c equ RTC_CNTL_INT_CLR_RTC          | RTC interrupt clear register
3f40_8050 equ RTC_CNTL_STORE0               | Reservation register 0
3f40_8054 equ RTC_CNTL_STORE1               | Reservation register 1
3f40_8058 equ RTC_CNTL_STORE2               | Reservation register 2
3f40_805c equ RTC_CNTL_STORE3               | Reservation register 3
3f40_8060 equ RTC_CNTL_EXT_XTL_CONF         | 32 kHz crystal oscillator configuration register
3f40_8064 equ RTC_CNTL_EXT_WAKEUP_CONF      | GPIO wakeup configuration register
3f40_8068 equ RTC_CNTL_SLP_REJECT_CONF      | Configures sleep / reject options
3f40_806c equ RTC_CNTL_CPU_PERIOD_CONF      | CPU sel option
3f40_8070 equ RTC_CNTL_SDIO_ACT_CONF        | configure sdio active register
3f40_8074 equ RTC_CNTL_CLK_CONF             | RTC clock configuration register
3f40_8078 equ RTC_CNTL_SLOW_CLK_CONF        | RTC slow clock configuration register
3f40_807c equ RTC_CNTL_SDIO_CONF            | configure vddsdio register
3f40_8008 equ RTC_CNTL_SLP_TIMER1           | RTC timer threshold register 1
3f40_8080 equ RTC_CNTL_BIAS_CONF            | configure power register
3f40_8084 equ RTC_CNTL_BIAS                 | RTC/DIG regulator configuration register
3f40_8088 equ RTC_CNTL_PWC                  | RTC power configuraiton register
3f40_808c equ RTC_CNTL_DIG_PWC              | Digital system power configuraiton register
3f40_8090 equ RTC_CNTL_DIG_ISO              | Digital system ISO configuration register
3f40_8094 equ RTC_CNTL_WDTCONFIG0           | RTC watchdog configuration register
3f40_8098 equ RTC_CNTL_WDTCONFIG1           | Configures the hold time of RTC watchdog at level 1
3f40_809c equ RTC_CNTL_WDTCONFIG2           | Configures the hold time of RTC watchdog at level 2
3f40_80a0 equ RTC_CNTL_WDTCONFIG3           | Configures the hold time of RTC watchdog at level 3
3f40_80a4 equ RTC_CNTL_WDTCONFIG4           | Configures the hold time of RTC watchdog at level 4
3f40_80a8 equ RTC_CNTL_WDTFEED              | RTC watchdog SW feed configuration register
3f40_80ac equ RTC_CNTL_WDTWPROTECT          | RTC watchdog write protection configuration register
3f40_80b0 equ RTC_CNTL_SWD_CONF             | Super watchdog configuration register
3f40_80b4 equ RTC_CNTL_SWD_WPROTECT         | Super watchdog write protection configuration register
3f40_80b8 equ RTC_CNTL_SW_CPU_STALL         | CPU stall configuration register
3f40_80bc equ RTC_CNTL_STORE4               | Reservation register 4
3f40_800c equ RTC_CNTL_TIME_UPDATE          | RTC timer update control register
3f40_80c0 equ RTC_CNTL_STORE5               | Reservation register 5
3f40_80c4 equ RTC_CNTL_STORE6               | Reservation register 6
3f40_80c8 equ RTC_CNTL_STORE7               | Reservation register 7
3f40_80cc equ RTC_CNTL_LOW_POWER_ST         | RTC main state machine status register
3f40_80d0 equ RTC_CNTL_DIAG0                | debug register
3f40_80d4 equ RTC_CNTL_PAD_HOLD             | Configures the hold options for RTC GPIOs
3f40_80d8 equ RTC_CNTL_DIG_PAD_HOLD         | Configures the hold option for digital GPIOs
3f40_80dc equ RTC_CNTL_EXT_WAKEUP1          | EXT1 wakeup configuration register
3f40_80e0 equ RTC_CNTL_EXT_WAKEUP1_STATUS   | EXT1 wakeup source register
3f40_80e4 equ RTC_CNTL_BROWN_OUT            | Brownout configuration register
3f40_80e8 equ RTC_CNTL_TIME_LOW1            | Stores the lower 32 bits of RTC timer 1
3f40_80ec equ RTC_CNTL_TIME_HIGH1           | Stores the higher 16 bits of RTC timer 1
3f40_80f0 equ RTC_CNTL_XTAL32K_CLK_FACTOR   | Configures the divider factor for the backup clock of 32 kHz crystal oscillator
3f40_80f4 equ RTC_CNTL_XTAL32K_CONF         | 32 kHz crystal oscillator configuration register
3f40_80f8 equ RTC_CNTL_ULP_CP_TIMER         | Configure coprocessor timer
3f40_80fc equ RTC_CNTL_ULP_CP_CTRL          | ULP-FSM configuration register

( RTCIO)
3f40_8400 equ RTCIO_RTC_GPIO_OUT           | RTC GPIO output register
3f40_8410 equ RTCIO_RTC_GPIO_ENABLE_W1TS   | RTC GPIO output enable bit set register
3f40_8414 equ RTCIO_RTC_GPIO_ENABLE_W1TC   | RTC GPIO output enable bit clear register
3f40_8418 equ RTCIO_RTC_GPIO_STATUS        | RTC GPIO interrupt status register
3f40_841c equ RTCIO_RTC_GPIO_STATUS_W1TS   | RTC GPIO interrupt status bit set register
3f40_85fc equ RTCIO_RTC_IO_DATE            | Version control register
3f40_8420 equ RTCIO_RTC_GPIO_STATUS_W1TC   | RTC GPIO interrupt status bit clear register
3f40_8424 equ RTCIO_RTC_GPIO_IN            | RTC GPIO input register
3f40_8428 equ RTCIO_RTC_GPIO_PIN%s         | RTC configuration for pin %s
3f40_8404 equ RTCIO_RTC_GPIO_OUT_W1TS      | RTC GPIO output bit set register
3f40_8408 equ RTCIO_RTC_GPIO_OUT_W1TC      | RTC GPIO output bit clear register
3f40_8480 equ RTCIO_RTC_DEBUG_SEL          | RTC debug select register
3f40_8484 equ RTCIO_TOUCH_PAD%s            | Touch pad %s configuration register
3f40_840c equ RTCIO_RTC_GPIO_ENABLE        | RTC GPIO output enable register
3f40_84c0 equ RTCIO_XTAL_32P_PAD           | 32KHz crystal P-pad configuration register
3f40_84c4 equ RTCIO_XTAL_32N_PAD           | 32KHz crystal N-pad configuration register
3f40_84c8 equ RTCIO_PAD_DAC1               | DAC1 configuration register
3f40_84cc equ RTCIO_PAD_DAC2               | DAC2 configuration register
3f40_84d0 equ RTCIO_RTC_PAD19              | Touch pad 19 configuration register
3f40_84d4 equ RTCIO_RTC_PAD20              | Touch pad 20 configuration register
3f40_84d8 equ RTCIO_RTC_PAD21              | Touch pad 21 configuration register
3f40_84dc equ RTCIO_EXT_WAKEUP0            | External wake up configuration register
3f40_84e0 equ RTCIO_XTL_EXT_CTR            | Crystal power down enable GPIO source
3f40_84e4 equ RTCIO_SAR_I2C_IO             | RTC I²C pad selection
3f40_84e8 equ RTCIO_RTC_IO_TOUCH_CTRL      | Touch Control register

( SENS)
3f40_8800 equ SENS_SAR_READER1_CTRL     | RTC ADC1 data and sampling control
3f40_8810 equ SENS_SAR_MEAS1_MUX        | Select the controller for SAR ADC1
3f40_8900 equ SENS_SAR_TOUCH_STATUS10   | Touch pad 10 status
3f40_8904 equ SENS_SAR_TOUCH_STATUS11   | Touch pad 11 status
3f40_8908 equ SENS_SAR_TOUCH_STATUS12   | Touch pad 12 status
3f40_890c equ SENS_SAR_TOUCH_STATUS13   | Touch pad 13 status
3f40_8910 equ SENS_SAR_TOUCH_STATUS14   | Touch pad 14 status
3f40_8914 equ SENS_SAR_TOUCH_STATUS15   | Touch sleep pad status
3f40_8918 equ SENS_SAR_TOUCH_STATUS16   | Touch approach count status
3f40_891c equ SENS_SAR_DAC_CTRL1        | DAC control
3f40_8920 equ SENS_SAR_DAC_CTRL2        | DAC output control
3f40_8924 equ SENS_SAR_COCPU_STATE      | ULP-RISCV status
3f40_8928 equ SENS_SAR_COCPU_INT_RAW    | Interrupt raw bit of ULP-RISCV
3f40_892c equ SENS_SAR_COCPU_INT_ENA    | Interrupt enable bit of ULP-RISCV
3f40_8930 equ SENS_SAR_COCPU_INT_ST     | Interrupt status bit of ULP-RISCV
3f40_8934 equ SENS_SAR_COCPU_INT_CLR    | Interrupt clear bit of ULP-RISCV
3f40_8938 equ SENS_SAR_COCPU_DEBUG      | ULP-RISCV debug register
3f40_893c equ SENS_SAR_HALL_CTRL        | hall control
3f40_8814 equ SENS_SAR_ATTEN1           | Configure SAR ADC1 attenuation
3f40_8940 equ SENS_SAR_NOUSE            | sar nouse
3f40_8944 equ SENS_SAR_IO_MUX_CONF      | Configure and reset IO MUX
3f40_8948 equ SENS_SARDATE              | Version Control Register
3f40_8818 equ SENS_SAR_AMP_CTRL1        | AMP control
3f40_881c equ SENS_SAR_AMP_CTRL2        | AMP control
3f40_8820 equ SENS_SAR_AMP_CTRL3        | AMP control register
3f40_8824 equ SENS_SAR_READER2_CTRL     | RTC ADC2 data and sampling control
3f40_8828 equ SENS_SAR_READER2_STATUS   | saradc2 status for debug
3f40_882c equ SENS_SAR_MEAS2_CTRL1      | configure rtc saradc2
3f40_8830 equ SENS_SAR_MEAS2_CTRL2      | Control RTC ADC2 conversion and status
3f40_8834 equ SENS_SAR_MEAS2_MUX        | Select the controller for SAR ADC2
3f40_8838 equ SENS_SAR_ATTEN2           | Configure SAR ADC2 attenuation
3f40_883c equ SENS_SAR_POWER_XPD_SAR    | configure saradc’s power by sw
3f40_8804 equ SENS_SAR_READER1_STATUS   | saradc1 status for debug
3f40_8840 equ SENS_SAR_SLAVE_ADDR1      | Configure slave addresses 0-1 of RTC I2C
3f40_8844 equ SENS_SAR_SLAVE_ADDR2      | Configure slave addresses 2-3 of RTC I2C
3f40_8848 equ SENS_SAR_SLAVE_ADDR3      | Configure slave addresses 4-5 of RTC I2C
3f40_884c equ SENS_SAR_SLAVE_ADDR4      | Configure slave addresses 6-7 of RTC I2C
3f40_8850 equ SENS_SAR_TSENS_CTRL       | Temperature sensor data control
3f40_8854 equ SENS_SAR_TSENS_CTRL2      | Temperature sensor control
3f40_8858 equ SENS_SAR_I2C_CTRL         | Configure RTC I2C transmission
3f40_885c equ SENS_SAR_TOUCH_CONF       | Touch sensor configuration register
3f40_8860 equ SENS_SAR_TOUCH_THRES1     | Finger threshold for touch pad 1
3f40_8864 equ SENS_SAR_TOUCH_THRES2     | Finger threshold for touch pad 2
3f40_8868 equ SENS_SAR_TOUCH_THRES3     | Finger threshold for touch pad 3
3f40_886c equ SENS_SAR_TOUCH_THRES4     | Finger threshold for touch pad 4
3f40_8870 equ SENS_SAR_TOUCH_THRES5     | Finger threshold for touch pad 5
3f40_8874 equ SENS_SAR_TOUCH_THRES6     | Finger threshold for touch pad 6
3f40_8878 equ SENS_SAR_TOUCH_THRES7     | Finger threshold for touch pad 7
3f40_887c equ SENS_SAR_TOUCH_THRES8     | Finger threshold for touch pad 8
3f40_8808 equ SENS_SAR_MEAS1_CTRL1      | Configure RTC ADC1 controller
3f40_8880 equ SENS_SAR_TOUCH_THRES9     | Finger threshold for touch pad 9
3f40_8884 equ SENS_SAR_TOUCH_THRES10    | Finger threshold for touch pad 10
3f40_8888 equ SENS_SAR_TOUCH_THRES11    | Finger threshold for touch pad 11
3f40_888c equ SENS_SAR_TOUCH_THRES12    | Finger threshold for touch pad 12
3f40_8890 equ SENS_SAR_TOUCH_THRES13    | Finger threshold for touch pad 13
3f40_8894 equ SENS_SAR_TOUCH_THRES14    | Finger threshold for touch pad 14
3f40_880c equ SENS_SAR_MEAS1_CTRL2      | Control RTC ADC1 conversion and status
3f40_88d4 equ SENS_SAR_TOUCH_CHN_ST     | Touch channel status register
3f40_88d8 equ SENS_SAR_TOUCH_STATUS0    | Status of touch controller
3f40_88dc equ SENS_SAR_TOUCH_STATUS1    | Touch pad 1 status
3f40_88e0 equ SENS_SAR_TOUCH_STATUS2    | Touch pad 2 status
3f40_88e4 equ SENS_SAR_TOUCH_STATUS3    | Touch pad 3 status
3f40_88e8 equ SENS_SAR_TOUCH_STATUS4    | Touch pad 4 status
3f40_88ec equ SENS_SAR_TOUCH_STATUS5    | Touch pad 5 status
3f40_88f0 equ SENS_SAR_TOUCH_STATUS6    | Touch pad 6 status
3f40_88f4 equ SENS_SAR_TOUCH_STATUS7    | Touch pad 7 status
3f40_88f8 equ SENS_SAR_TOUCH_STATUS8    | Touch pad 8 status
3f40_88fc equ SENS_SAR_TOUCH_STATUS9    | Touch pad 9 status

( RTC_I2C)
3f40_8c00 equ RTC_I2C_SCL_LOW            | Configure the low level width of SCL
3f40_8c10 equ RTC_I2C_SLAVE_ADDR         | Configure slave address
3f40_8c14 equ RTC_I2C_SCL_HIGH           | Configure the high level width of SCL
3f40_8c18 equ RTC_I2C_SDA_DUTY           | Configure the SDA hold time after a negative SCL edge
3f40_8c1c equ RTC_I2C_SCL_START_PERIOD   | Configure the delay between the SDA and SCL negative edge for a start condition
3f40_8c20 equ RTC_I2C_SCL_STOP_PERIOD    | Configure the delay between SDA and SCL positive edge for a stop condition
3f40_8c24 equ RTC_I2C_INT_CLR            | Clear RTC I2C interrupt
3f40_8c28 equ RTC_I2C_INT_RAW            | RTC I2C raw interrupt
3f40_8c2c equ RTC_I2C_INT_ST             | RTC I2C interrupt status
3f40_8c30 equ RTC_I2C_INT_ENA            | Enable RTC I2C interrupt
3f40_8c34 equ RTC_I2C_DATA               | RTC I2C read data
3f40_8c38 equ RTC_I2C_CMD0               | RTC I2C Command 0
3f40_8c3c equ RTC_I2C_CMD1               | RTC I2C Command 1
3f40_8c04 equ RTC_I2C_CTRL               | Transmission setting
3f40_8c40 equ RTC_I2C_CMD2               | RTC I2C Command 2
3f40_8c44 equ RTC_I2C_CMD3               | RTC I2C Command 3
3f40_8c48 equ RTC_I2C_CMD4               | RTC I2C Command 4
3f40_8c4c equ RTC_I2C_CMD5               | RTC I2C Command 5
3f40_8c50 equ RTC_I2C_CMD6               | RTC I2C Command 6
3f40_8c54 equ RTC_I2C_CMD7               | RTC I2C Command 7
3f40_8c58 equ RTC_I2C_CMD8               | RTC I2C Command 8
3f40_8c5c equ RTC_I2C_CMD9               | RTC I2C Command 9
3f40_8c60 equ RTC_I2C_CMD10              | RTC I2C Command 10
3f40_8c64 equ RTC_I2C_CMD11              | RTC I2C Command 11
3f40_8c68 equ RTC_I2C_CMD12              | RTC I2C Command 12
3f40_8c6c equ RTC_I2C_CMD13              | RTC I2C Command 13
3f40_8c70 equ RTC_I2C_CMD14              | RTC I2C Command 14
3f40_8c74 equ RTC_I2C_CMD15              | RTC I2C Command 15
3f40_8c08 equ RTC_I2C_STATUS             | RTC I2C status
3f40_8c0c equ RTC_I2C_TO                 | Configure RTC I2C timeout
3f40_8cfc equ RTC_I2C_DATE               | Version control register

( IO_MUX)
3f40_9000 equ IO_MUX_PIN_CTRL     | Clock output configuration register
3f40_9010 equ IO_MUX_GPIO3        | Configuration register for pad GPIO3
3f40_9014 equ IO_MUX_GPIO4        | Configuration register for pad GPIO4
3f40_9018 equ IO_MUX_GPIO5        | Configuration register for pad GPIO5
3f40_901c equ IO_MUX_GPIO6        | Configuration register for pad GPIO6
3f40_9020 equ IO_MUX_GPIO7        | Configuration register for pad GPIO7
3f40_9024 equ IO_MUX_GPIO8        | Configuration register for pad GPIO8
3f40_9028 equ IO_MUX_GPIO9        | Configuration register for pad GPIO9
3f40_902c equ IO_MUX_GPIO10       | Configuration register for pad GPIO10
3f40_9030 equ IO_MUX_GPIO11       | Configuration register for pad GPIO11
3f40_9034 equ IO_MUX_GPIO12       | Configuration register for pad GPIO12
3f40_9038 equ IO_MUX_GPIO13       | Configuration register for pad GPIO13
3f40_903c equ IO_MUX_GPIO14       | Configuration register for pad GPIO14
3f40_9004 equ IO_MUX_GPIO0        | Configuration register for pad GPIO0
3f40_9040 equ IO_MUX_XTAL_32K_P   | Configuration register for pad XTAL_32K_P
3f40_9044 equ IO_MUX_XTAL_32K_N   | Configuration register for pad XTAL_32K_N
3f40_9048 equ IO_MUX_DAC_1        | Configuration register for pad DAC_1
3f40_904c equ IO_MUX_DAC_2        | Configuration register for pad DAC_2
3f40_9050 equ IO_MUX_GPIO19       | Configuration register for pad GPIO19
3f40_9054 equ IO_MUX_GPIO20       | Configuration register for pad GPIO20
3f40_9058 equ IO_MUX_GPIO21       | Configuration register for pad GPIO21
3f40_906c equ IO_MUX_SPICS1       | Configuration register for pad SPICS1
3f40_9070 equ IO_MUX_SPIHD        | Configuration register for pad SPIHD
3f40_9074 equ IO_MUX_SPIWP        | Configuration register for pad SPIWP
3f40_9078 equ IO_MUX_SPICS0       | Configuration register for pad SPICS0
3f40_907c equ IO_MUX_SPICLK       | Configuration register for pad SPICLK
3f40_9008 equ IO_MUX_GPIO1        | Configuration register for pad GPIO1
3f40_9080 equ IO_MUX_SPIQ         | Configuration register for pad SPIQ
3f40_9084 equ IO_MUX_SPID         | Configuration register for pad SPID
3f40_9088 equ IO_MUX_GPIO_33      | Configuration register for pad GPIO33
3f40_908c equ IO_MUX_GPIO_34      | Configuration register for pad GPIO34
3f40_9090 equ IO_MUX_GPIO_35      | Configuration register for pad GPIO35
3f40_9094 equ IO_MUX_GPIO_36      | Configuration register for pad GPIO36
3f40_9098 equ IO_MUX_GPIO_37      | Configuration register for pad GPIO37
3f40_909c equ IO_MUX_GPIO_38      | Configuration register for pad GPIO38
3f40_90a0 equ IO_MUX_MTCK         | Configuration register for pad MTCK
3f40_90a4 equ IO_MUX_MTDO         | Configuration register for pad MTDO
3f40_90a8 equ IO_MUX_MTDI         | Configuration register for pad MTDI
3f40_90ac equ IO_MUX_MTMS         | Configuration register for pad MTMS
3f40_90b0 equ IO_MUX_U0TXD        | Configuration register for pad U0TXD
3f40_90b4 equ IO_MUX_U0RXD        | Configuration register for pad U0RXD
3f40_90b8 equ IO_MUX_GPIO_45      | Configuration register for pad GPIO45
3f40_90bc equ IO_MUX_GPIO_46      | Configuration register for pad GPIO46
3f40_900c equ IO_MUX_GPIO2        | Configuration register for pad GPIO2
3f40_90fc equ IO_MUX_DATE         | Version control register

( I2S)
3f40_f010 equ I2S_INT_ST                 | Masked interrupt status
3f40_f014 equ I2S_INT_ENA                | Interrupt enable bits
3f40_f018 equ I2S_INT_CLR                | Interrupt clear bits
3f40_f01c equ I2S_TIMING                 | I2S timing register
3f40_f020 equ I2S_FIFO_CONF              | I2S FIFO configure register
3f40_f024 equ I2S_RXEOF_NUM              | I2S DMA RX EOF data length
3f40_f028 equ I2S_CONF_SIGLE_DATA        | Constant single channel data
3f40_f02c equ I2S_CONF_CHAN              | I2S channel configure register
3f40_f030 equ I2S_OUT_LINK               | I2S DMA TX configure register
3f40_f034 equ I2S_IN_LINK                | I2S DMA RX configure register
3f40_f038 equ I2S_OUT_EOF_DES_ADDR       | The address of outlink descriptor that produces EOF
3f40_f03c equ I2S_IN_EOF_DES_ADDR        | The address of inlink descriptor that produces EOF
3f40_f040 equ I2S_OUT_EOF_BFR_DES_ADDR   | The address of buffer relative to the outlink descriptor that produces EOF
3f40_f048 equ I2S_INLINK_DSCR            | The address of current inlink descriptor
3f40_f04c equ I2S_INLINK_DSCR_BF0        | The address of next inlink descriptor
3f40_f050 equ I2S_INLINK_DSCR_BF1        | The address of next inlink data buffer
3f40_f054 equ I2S_OUTLINK_DSCR           | The address of current outlink descriptor
3f40_f058 equ I2S_OUTLINK_DSCR_BF0       | The address of next outlink descriptor
3f40_f05c equ I2S_OUTLINK_DSCR_BF1       | The address of next outlink data buffer
3f40_f060 equ I2S_LC_CONF                | I2S DMA configuration register
3f40_f064 equ I2S_OUTFIFO_PUSH           | APB out FIFO mode register
3f40_f068 equ I2S_INFIFO_POP             | APB in FIFO mode register
3f40_f06c equ I2S_LC_STATE0              | I2S DMA TX status
3f40_f070 equ I2S_LC_STATE1              | I2S DMA RX status
3f40_f074 equ I2S_LC_HUNG_CONF           | I2S Hung configure register
3f40_f008 equ I2S_CONF                   | I2S Configure register
3f40_f0a0 equ I2S_CONF1                  | I2S configure1 register
3f40_f0a4 equ I2S_PD_CONF                | I2S power down configure register
3f40_f0a8 equ I2S_CONF2                  | I2S configure2 register
3f40_f0ac equ I2S_CLKM_CONF              | I2S module clock configure register
3f40_f0b0 equ I2S_SAMPLE_RATE_CONF       | I2S sample rate register
3f40_f0bc equ I2S_STATE                  | I2S TX status register
3f40_f00c equ I2S_INT_RAW                | Raw interrupt status
3f40_f0fc equ I2S_DATE                   | Version control register

( UART1)
3f41_0000 equ UART1_FIFO             | FIFO data register
3f41_0010 equ UART1_INT_CLR          | Interrupt clear bits
3f41_0014 equ UART1_CLKDIV           | Clock divider configuration
3f41_0018 equ UART1_AUTOBAUD         | Autobaud configuration register
3f41_001c equ UART1_STATUS           | UART status register
3f41_0020 equ UART1_CONF0            | Configuration register 0
3f41_0024 equ UART1_CONF1            | Configuration register 1
3f41_0028 equ UART1_LOWPULSE         | Autobaud minimum low pulse duration register
3f41_002c equ UART1_HIGHPULSE        | Autobaud minimum high pulse duration register
3f41_0030 equ UART1_RXD_CNT          | Autobaud edge change count register
3f41_0034 equ UART1_FLOW_CONF        | Software flow control configuration
3f41_0038 equ UART1_SLEEP_CONF       | Sleeping mode configuration
3f41_003c equ UART1_SWFC_CONF0       | Software flow control character configuration
3f41_0004 equ UART1_INT_RAW          | Raw interrupt status
3f41_0040 equ UART1_SWFC_CONF1       | Software flow-control character configuration
3f41_0044 equ UART1_IDLE_CONF        | Frame-end idle configuration
3f41_0048 equ UART1_RS485_CONF       | RS485 mode configuration
3f41_004c equ UART1_AT_CMD_PRECNT    | Pre-sequence timing configuration
3f41_0050 equ UART1_AT_CMD_POSTCNT   | Post-sequence timing configuration
3f41_0054 equ UART1_AT_CMD_GAPTOUT   | Timeout configuration
3f41_0058 equ UART1_AT_CMD_CHAR      | AT Escape Sequence Selection Configuration
3f41_005c equ UART1_MEM_CONF         | UART threshold and allocation configuration
3f41_0060 equ UART1_MEM_TX_STATUS    | TX FIFO write and read offset address
3f41_0064 equ UART1_MEM_RX_STATUS    | RX FIFO write and read offset address
3f41_0068 equ UART1_FSM_STATUS       | UART transmit and receive status
3f41_006c equ UART1_POSPULSE         | Autobaud high pulse register
3f41_0070 equ UART1_NEGPULSE         | Autobaud low pulse register
3f41_0074 equ UART1_DATE             | UART version control register
3f41_0078 equ UART1_ID               | UART ID register
3f41_0008 equ UART1_INT_ST           | Masked interrupt status
3f41_000c equ UART1_INT_ENA          | Interrupt enable bits

( I2C0)
3f41_3000 equ I2C0_SCL_LOW_PERIOD         | Configures the low level width of the SCL clock
3f41_3010 equ I2C0_SLAVE_ADDR             | Local slave address setting
3f41_3014 equ I2C0_FIFO_ST                | FIFO status register
3f41_3018 equ I2C0_FIFO_CONF              | FIFO configuration register
3f41_301c equ I2C0_DATA                   | RX FIFO read data
3f41_3020 equ I2C0_INT_RAW                | Raw interrupt status
3f41_3024 equ I2C0_INT_CLR                | Interrupt clear bits
3f41_3028 equ I2C0_INT_ENA                | Interrupt enable bits
3f41_302c equ I2C0_INT_STATUS             | Status of captured I2C communication events
3f41_3030 equ I2C0_SDA_HOLD               | Configures the hold time after a negative SCL edge
3f41_3034 equ I2C0_SDA_SAMPLE             | Configures the sample time after a positive SCL edge
3f41_3038 equ I2C0_SCL_HIGH_PERIOD        | Configures the high level width of the SCL clock
3f41_3004 equ I2C0_CTR                    | Transmission setting
3f41_3040 equ I2C0_SCL_START_HOLD         | Configures the interval between pulling SDA low and pulling SCL low when the master generates a START condition
3f41_3044 equ I2C0_SCL_RSTART_SETUP       | Configures the interval between the positive; ;;;;;;;; >>>>>>>>>>edge of SCL and the negative edge of SDA
3f41_3048 equ I2C0_SCL_STOP_HOLD          | Configures the delay after the SCL clock; ;;;;;;;; >>>>>>>>>>edge for a stop condition
3f41_304c equ I2C0_SCL_STOP_SETUP         | Configures the delay between the SDA and; ;;;;;;;; >>>>>>>>>>SCL positive edge for a stop condition
3f41_3050 equ I2C0_SCL_FILTER_CFG         | SCL filter configuration register
3f41_3054 equ I2C0_SDA_FILTER_CFG         | SDA filter configuration register
3f41_3058 equ I2C0_COMD0                  | I2C command register 0
3f41_305c equ I2C0_COMD1                  | I2C command register 1
3f41_3060 equ I2C0_COMD2                  | I2C command register 2
3f41_3064 equ I2C0_COMD3                  | I2C command register 3
3f41_3068 equ I2C0_COMD4                  | I2C command register 4
3f41_306c equ I2C0_COMD5                  | I2C command register 5
3f41_3070 equ I2C0_COMD6                  | I2C command register 6
3f41_3074 equ I2C0_COMD7                  | I2C command register 7
3f41_3078 equ I2C0_COMD8                  | I2C command register 8
3f41_307c equ I2C0_COMD9                  | I2C command register 9
3f41_3008 equ I2C0_SR                     | Describe I2C work status
3f41_3080 equ I2C0_COMD10                 | I2C command register 10
3f41_3084 equ I2C0_COMD11                 | I2C command register 11
3f41_3088 equ I2C0_COMD12                 | I2C command register 12
3f41_308c equ I2C0_COMD13                 | I2C command register 13
3f41_3090 equ I2C0_COMD14                 | I2C command register 14
3f41_3094 equ I2C0_COMD15                 | I2C command register 15
3f41_3098 equ I2C0_SCL_ST_TIME_OUT        | SCL status time out register
3f41_309c equ I2C0_SCL_MAIN_ST_TIME_OUT   | SCL main status time out register
3f41_30a0 equ I2C0_SCL_SP_CONF            | Power configuration register
3f41_30a4 equ I2C0_SCL_STRETCH_CONF       | Set SCL stretch of I2C slave
3f41_300c equ I2C0_TO                     | Setting time out control for receiving data
3f41_30f8 equ I2C0_DATE                   | Version control register

( UHCI0)
3f41_4000 equ UHCI0_CONF0                      | UHCI configuration register
3f41_4010 equ UHCI0_INT_CLR                    | Interrupt clear bits
3f41_4014 equ UHCI0_DMA_OUT_STATUS             | DMA data-output status register
3f41_4018 equ UHCI0_DMA_OUT_PUSH               | Push control register of data-output FIFO
3f41_401c equ UHCI0_DMA_IN_STATUS              | UHCI data-input status register
3f41_4020 equ UHCI0_DMA_IN_POP                 | Pop control register of data-input FIFO
3f41_4024 equ UHCI0_DMA_OUT_LINK               | Link descriptor address and control
3f41_4028 equ UHCI0_DMA_IN_LINK                | Link descriptor address and control
3f41_402c equ UHCI0_CONF1                      | UHCI configuration register
3f41_4030 equ UHCI0_STATE0                     | UHCI decoder status register
3f41_4034 equ UHCI0_STATE1                     | UHCI encoder status register
3f41_4038 equ UHCI0_DMA_OUT_EOF_DES_ADDR       | Outlink descriptor address when EOF occurs
3f41_403c equ UHCI0_DMA_IN_SUC_EOF_DES_ADDR    | Inlink descriptor address when EOF occurs
3f41_4004 equ UHCI0_INT_RAW                    | Raw interrupt status
3f41_4040 equ UHCI0_DMA_IN_ERR_EOF_DES_ADDR    | Inlink descriptor address when errors occur
3f41_4044 equ UHCI0_DMA_OUT_EOF_BFR_DES_ADDR   | Outlink descriptor address before the last transmit descriptor
3f41_4048 equ UHCI0_AHB_TEST                   | AHB test register
3f41_404c equ UHCI0_DMA_IN_DSCR                | The third word of the next receive descriptor
3f41_4050 equ UHCI0_DMA_IN_DSCR_BF0            | The third word of current receive descriptor
3f41_4054 equ UHCI0_DMA_IN_DSCR_BF1            | The second word of current receive descriptor
3f41_4058 equ UHCI0_DMA_OUT_DSCR               | The third word of the next transmit descriptor
3f41_405c equ UHCI0_DMA_OUT_DSCR_BF0           | The third word of current transmit descriptor
3f41_4060 equ UHCI0_DMA_OUT_DSCR_BF1           | The second word of current transmit descriptor
3f41_4064 equ UHCI0_ESCAPE_CONF                | Escape characters configuration
3f41_4068 equ UHCI0_HUNG_CONF                  | Timeout configuration
3f41_4070 equ UHCI0_RX_HEAD                    | UHCI packet header register
3f41_4074 equ UHCI0_QUICK_SENT                 | UHCI quick send configuration register
3f41_4078 equ UHCI0_REG_Q0_WORD0               | Q0_WORD0 quick_sent register
3f41_407c equ UHCI0_REG_Q0_WORD1               | Q0_WORD1 quick_sent register
3f41_4008 equ UHCI0_INT_ST                     | Masked interrupt status
3f41_4080 equ UHCI0_REG_Q1_WORD0               | Q1_WORD0 quick_sent register
3f41_4084 equ UHCI0_REG_Q1_WORD1               | Q1_WORD1 quick_sent register
3f41_4088 equ UHCI0_REG_Q2_WORD0               | Q2_WORD0 quick_sent register
3f41_408c equ UHCI0_REG_Q2_WORD1               | Q2_WORD1 quick_sent register
3f41_4090 equ UHCI0_REG_Q3_WORD0               | Q3_WORD0 quick_sent register
3f41_4094 equ UHCI0_REG_Q3_WORD1               | Q3_WORD1 quick_sent register
3f41_4098 equ UHCI0_REG_Q4_WORD0               | Q4_WORD0 quick_sent register
3f41_409c equ UHCI0_REG_Q4_WORD1               | Q4_WORD1 quick_sent register
3f41_40a0 equ UHCI0_REG_Q5_WORD0               | Q5_WORD0 quick_sent register
3f41_40a4 equ UHCI0_REG_Q5_WORD1               | Q5_WORD1 quick_sent register
3f41_40a8 equ UHCI0_REG_Q6_WORD0               | Q6_WORD0 quick_sent register
3f41_40ac equ UHCI0_REG_Q6_WORD1               | Q6_WORD1 quick_sent register
3f41_40b0 equ UHCI0_ESC_CONF0                  | Escape sequence configuration register 0
3f41_40b4 equ UHCI0_ESC_CONF1                  | Escape sequence configuration register 1
3f41_40b8 equ UHCI0_ESC_CONF2                  | Escape sequence configuration register 2
3f41_40bc equ UHCI0_ESC_CONF3                  | Escape sequence configuration register 3
3f41_400c equ UHCI0_INT_ENA                    | Interrupt enable bits
3f41_40c0 equ UHCI0_PKT_THRES                  | Configure register for packet length
3f41_40fc equ UHCI0_DATE                       | UHCI version control register

( RMT)
3f41_6000 equ RMT_CH%sDATA             | The read and write data register for CHANNEL%s by apb fifo access.
3f41_6010 equ RMT_CH%sCONF0            | Channel %s configure register 0
3f41_6014 equ RMT_CH%sCONF1            | Channel %s configure register 1
3f41_6030 equ RMT_CH%sSTATUS           | Channel %s status register
3f41_6040 equ RMT_CH%sADDR             | Channel %s address register
3f41_6050 equ RMT_INT_RAW              | Raw interrupt status
3f41_6054 equ RMT_INT_ST               | Masked interrupt status
3f41_6058 equ RMT_INT_ENA              | Interrupt enable bits
3f41_605c equ RMT_INT_CLR              | Interrupt clear bits
3f41_6060 equ RMT_CH%sCARRIER_DUTY     | Channel %s duty cycle configuration register
3f41_6070 equ RMT_CH%s_TX_LIM          | Channel %s Tx event configuration register
3f41_6080 equ RMT_APB_CONF             | RMT apb configuration register
3f41_6084 equ RMT_TX_SIM               | RMT TX synchronous register
3f41_6088 equ RMT_REF_CNT_RST          | RMT clock divider reset register
3f41_608c equ RMT_CH%s_RX_CARRIER_RM   | Channel %s carrier remove register
3f41_60fc equ RMT_DATE                 | RMT version register

( PCNT)
3f41_7000 equ PCNT_U%s_CONF0    | Configuration register 0 for unit %s
3f41_7030 equ PCNT_U%s_CNT      | Counter value for unit %s
3f41_7004 equ PCNT_U%s_CONF1    | Configuration register 1 for unit %s
3f41_7040 equ PCNT_INT_RAW      | Interrupt raw status register
3f41_7044 equ PCNT_INT_ST       | Interrupt status register
3f41_7048 equ PCNT_INT_ENA      | Interrupt enable register
3f41_704c equ PCNT_INT_CLR      | Interrupt clear register
3f41_7050 equ PCNT_U%s_STATUS   | PNCT UNIT%s status register
3f41_7060 equ PCNT_CTRL         | Control register for all counters
3f41_7008 equ PCNT_U%s_CONF2    | Configuration register 2 for unit %s
3f41_70fc equ PCNT_DATE         | PCNT version control register

( LEDC)
3f41_9000 equ LEDC_CH%s_CONF0      | Configuration register 0 for channel %s
3f41_9010 equ LEDC_CH%s_DUTY_R     | Current duty cycle for channel %s
3f41_9004 equ LEDC_CH%s_HPOINT     | High point register for channel %s
3f41_9008 equ LEDC_CH%s_DUTY       | Initial duty cycle for channel %s
3f41_90a0 equ LEDC_TIMER%s_CONF    | Timer %s configuration
3f41_90a4 equ LEDC_TIMER%s_VALUE   | Timer %s current counter value
3f41_900c equ LEDC_CH%s_CONF1      | Configuration register 1 for channel %s
3f41_90c0 equ LEDC_INT_RAW         | Raw interrupt status
3f41_90c4 equ LEDC_INT_ST          | Masked interrupt status
3f41_90c8 equ LEDC_INT_ENA         | Interrupt enable bits
3f41_90cc equ LEDC_INT_CLR         | Interrupt clear bits
3f41_90d0 equ LEDC_CONF            | Global ledc configuration register
3f41_90fc equ LEDC_DATE            | Version control register

( EFUSE)
3f41_a000 equ EFUSE_PGM_DATA%s             | Register %s that stores data to be programmed.
3f41_a11c equ EFUSE_RD_KEY4_DATA%s         | Register %s of BLOCK8 (KEY4).
3f41_a13c equ EFUSE_RD_KEY5_DATA%s         | Register %s of BLOCK9 (KEY5).
3f41_a15c equ EFUSE_RD_SYS_DATA_PART2_%s   | Register %s of BLOCK10 (system).
3f41_a17c equ EFUSE_RD_REPEAT_ERR0         | Programming error record register 0 of BLOCK0.
3f41_a180 equ EFUSE_RD_REPEAT_ERR1         | Programming error record register 1 of BLOCK0.
3f41_a184 equ EFUSE_RD_REPEAT_ERR2         | Programming error record register 2 of BLOCK0.
3f41_a188 equ EFUSE_RD_REPEAT_ERR3         | Programming error record register 3 of BLOCK0.
3f41_a190 equ EFUSE_RD_REPEAT_ERR4         | Programming error record register 4 of BLOCK0.
3f41_a1c0 equ EFUSE_RD_RS_ERR0             | Programming error record register 0 of BLOCK1-10.
3f41_a1c4 equ EFUSE_RD_RS_ERR1             | Programming error record register 1 of BLOCK1-10.
3f41_a1c8 equ EFUSE_CLK                    | eFuse clock configuration register.
3f41_a1cc equ EFUSE_CONF                   | eFuse operation mode configuration register.
3f41_a1d0 equ EFUSE_STATUS                 | eFuse status register.
3f41_a1d4 equ EFUSE_CMD                    | eFuse command register.
3f41_a1d8 equ EFUSE_INT_RAW                | eFuse raw interrupt register.
3f41_a1dc equ EFUSE_INT_ST                 | eFuse interrupt status register.
3f41_a1e0 equ EFUSE_INT_ENA                | eFuse interrupt enable register.
3f41_a1e4 equ EFUSE_INT_CLR                | eFuse interrupt clear register.
3f41_a1e8 equ EFUSE_DAC_CONF               | Controls the eFuse programming voltage.
3f41_a1ec equ EFUSE_RD_TIM_CONF            | Configures read timing parameters.
3f41_a1f0 equ EFUSE_WR_TIM_CONF0           | Configuration register 0 of eFuse programming timing parameters.
3f41_a1f4 equ EFUSE_WR_TIM_CONF1           | Configuration register 1 of eFuse programming timing parameters.
3f41_a1f8 equ EFUSE_WR_TIM_CONF2           | Configuration register 2 of eFuse programming timing parameters.
3f41_a1fc equ EFUSE_DATE                   | Version control register.
3f41_a020 equ EFUSE_PGM_CHECK_VALUE%s      | Register %s that stores the RS code to be programmed.
3f41_a02c equ EFUSE_RD_WR_DIS              | Register 0 of BLOCK0.
3f41_a030 equ EFUSE_RD_REPEAT_DATA0        | Register 1 of BLOCK0.
3f41_a034 equ EFUSE_RD_REPEAT_DATA1        | Register 2 of BLOCK0.
3f41_a038 equ EFUSE_RD_REPEAT_DATA2        | Register 3 of BLOCK0.
3f41_a03c equ EFUSE_RD_REPEAT_DATA3        | Register 4 of BLOCK0.
3f41_a040 equ EFUSE_RD_REPEAT_DATA4        | Register 5 of BLOCK0.
3f41_a044 equ EFUSE_RD_MAC_SPI_SYS_0       | Register 0 of BLOCK1.
3f41_a048 equ EFUSE_RD_MAC_SPI_SYS_1       | Register 1 of BLOCK1.
3f41_a04c equ EFUSE_RD_MAC_SPI_SYS_2       | Register 2 of BLOCK1.
3f41_a050 equ EFUSE_RD_MAC_SPI_SYS_3       | Register 3 of BLOCK1.
3f41_a054 equ EFUSE_RD_MAC_SPI_SYS_4       | Register 4 of BLOCK1.
3f41_a058 equ EFUSE_RD_MAC_SPI_SYS_5       | Register 5 of BLOCK1.
3f41_a05c equ EFUSE_RD_SYS_DATA_PART1_%s   | Register %s of BLOCK2 (system).
3f41_a07c equ EFUSE_RD_USR_DATA%s          | Register %s of BLOCK3 (user).
3f41_a09c equ EFUSE_RD_KEY0_DATA%s         | Register %s of BLOCK4 (KEY0).
3f41_a0bc equ EFUSE_RD_KEY1_DATA%s         | Register %s of BLOCK5 (KEY1).
3f41_a0dc equ EFUSE_RD_KEY2_DATA%s         | Register %s of BLOCK6 (KEY2).
3f41_a0fc equ EFUSE_RD_KEY3_DATA%s         | Register %s of BLOCK7 (KEY3).

( TIMG0)
3f41_f000 equ TIMG0_T%sCONFIG        | Timer %s configuration register
3f41_f010 equ TIMG0_T%sALARMLO       | Timer %s alarm value, low 32 bits
3f41_f014 equ TIMG0_T%sALARMHI       | Timer %s alarm value, high bits
3f41_f018 equ TIMG0_T%sLOADLO        | Timer %s reload value, low 32 bits
3f41_f01c equ TIMG0_T%sLOADHI        | Timer %s reload value, high 32 bits
3f41_f020 equ TIMG0_T%sLOAD          | Write to reload timer from TIMG_T0_(LOADLOLOADHI)_REG
3f41_f004 equ TIMG0_T%sLO            | Timer %s current value, low 32 bits
3f41_f048 equ TIMG0_WDTCONFIG0       | Watchdog timer configuration register
3f41_f04c equ TIMG0_WDTCONFIG1       | Watchdog timer prescaler register
3f41_f050 equ TIMG0_WDTCONFIG2       | Watchdog timer stage 0 timeout value
3f41_f054 equ TIMG0_WDTCONFIG3       | Watchdog timer stage 1 timeout value
3f41_f058 equ TIMG0_WDTCONFIG4       | Watchdog timer stage 2 timeout value
3f41_f05c equ TIMG0_WDTCONFIG5       | Watchdog timer stage 3 timeout value
3f41_f060 equ TIMG0_WDTFEED          | Write to feed the watchdog timer
3f41_f064 equ TIMG0_WDTWPROTECT      | Watchdog write protect register
3f41_f068 equ TIMG0_RTCCALICFG       | RTC calibration configuration register
3f41_f06c equ TIMG0_RTCCALICFG1      | RTC calibration configuration1 register
3f41_f070 equ TIMG0_LACTCONFIG       | LACT configuration register
3f41_f074 equ TIMG0_LACTRTC          | LACT RTC register
3f41_f078 equ TIMG0_LACTLO           | LACT low register
3f41_f07c equ TIMG0_LACTHI           | LACT high register
3f41_f008 equ TIMG0_T%sHI            | Timer %s current value, high 32 bits
3f41_f080 equ TIMG0_LACTUPDATE       | LACT update register
3f41_f084 equ TIMG0_LACTALARMLO      | LACT alarm low register
3f41_f088 equ TIMG0_LACTALARMHI      | LACT alarm high register
3f41_f08c equ TIMG0_LACTLOADLO       | LACT load low register
3f41_f090 equ TIMG0_LACTLOADHI       | Timer LACT load high register
3f41_f094 equ TIMG0_LACTLOAD         | Timer LACT load register
3f41_f098 equ TIMG0_INT_ENA_TIMERS   | Interrupt enable bits
3f41_f09c equ TIMG0_INT_RAW_TIMERS   | Raw interrupt status
3f41_f0a0 equ TIMG0_INT_ST_TIMERS    | Masked interrupt status
3f41_f0a4 equ TIMG0_INT_CLR_TIMERS   | Interrupt clear bits
3f41_f0a8 equ TIMG0_RTCCALICFG2      | Timer group calibration register
3f41_f00c equ TIMG0_T%sUPDATE        | Write to copy current timer value to TIMGn_T%s_(LO/HI)_REG
3f41_f0f8 equ TIMG0_TIMERS_DATE      | Version control register
3f41_f0fc equ TIMG0_REGCLK           | Timer group clock gate register

( TIMG1)
3f42_0000 equ TIMG1_T%sCONFIG        | Timer %s configuration register
3f42_0010 equ TIMG1_T%sALARMLO       | Timer %s alarm value, low 32 bits
3f42_0014 equ TIMG1_T%sALARMHI       | Timer %s alarm value, high bits
3f42_0018 equ TIMG1_T%sLOADLO        | Timer %s reload value, low 32 bits
3f42_001c equ TIMG1_T%sLOADHI        | Timer %s reload value, high 32 bits
3f42_0020 equ TIMG1_T%sLOAD          | Write to reload timer from TIMG_T0_(LOADLOLOADHI)_REG
3f42_0004 equ TIMG1_T%sLO            | Timer %s current value, low 32 bits
3f42_0048 equ TIMG1_WDTCONFIG0       | Watchdog timer configuration register
3f42_004c equ TIMG1_WDTCONFIG1       | Watchdog timer prescaler register
3f42_0050 equ TIMG1_WDTCONFIG2       | Watchdog timer stage 0 timeout value
3f42_0054 equ TIMG1_WDTCONFIG3       | Watchdog timer stage 1 timeout value
3f42_0058 equ TIMG1_WDTCONFIG4       | Watchdog timer stage 2 timeout value
3f42_005c equ TIMG1_WDTCONFIG5       | Watchdog timer stage 3 timeout value
3f42_0060 equ TIMG1_WDTFEED          | Write to feed the watchdog timer
3f42_0064 equ TIMG1_WDTWPROTECT      | Watchdog write protect register
3f42_0068 equ TIMG1_RTCCALICFG       | RTC calibration configuration register
3f42_006c equ TIMG1_RTCCALICFG1      | RTC calibration configuration1 register
3f42_0070 equ TIMG1_LACTCONFIG       | LACT configuration register
3f42_0074 equ TIMG1_LACTRTC          | LACT RTC register
3f42_0078 equ TIMG1_LACTLO           | LACT low register
3f42_007c equ TIMG1_LACTHI           | LACT high register
3f42_0008 equ TIMG1_T%sHI            | Timer %s current value, high 32 bits
3f42_0080 equ TIMG1_LACTUPDATE       | LACT update register
3f42_0084 equ TIMG1_LACTALARMLO      | LACT alarm low register
3f42_0088 equ TIMG1_LACTALARMHI      | LACT alarm high register
3f42_008c equ TIMG1_LACTLOADLO       | LACT load low register
3f42_0090 equ TIMG1_LACTLOADHI       | Timer LACT load high register
3f42_0094 equ TIMG1_LACTLOAD         | Timer LACT load register
3f42_0098 equ TIMG1_INT_ENA_TIMERS   | Interrupt enable bits
3f42_009c equ TIMG1_INT_RAW_TIMERS   | Raw interrupt status
3f42_00a0 equ TIMG1_INT_ST_TIMERS    | Masked interrupt status
3f42_00a4 equ TIMG1_INT_CLR_TIMERS   | Interrupt clear bits
3f42_00a8 equ TIMG1_RTCCALICFG2      | Timer group calibration register
3f42_000c equ TIMG1_T%sUPDATE        | Write to copy current timer value to TIMGn_T%s_(LO/HI)_REG
3f42_00f8 equ TIMG1_TIMERS_DATE      | Version control register
3f42_00fc equ TIMG1_REGCLK           | Timer group clock gate register

( SYSTIMER)
3f42_3000 equ SYSTIMER_CONF           | Configure system timer clock
3f42_3010 equ SYSTIMER_STEP           | System timer accumulation step
3f42_3014 equ SYSTIMER_TARGET0_HI     | System timer target 0, high 32 bits
3f42_3018 equ SYSTIMER_TARGET0_LO     | System timer target 0, low 32 bits
3f42_301c equ SYSTIMER_TARGET1_HI     | System timer target 1, high 32 bits
3f42_3020 equ SYSTIMER_TARGET1_LO     | System timer target 1, low 32 bits
3f42_3024 equ SYSTIMER_TARGET2_HI     | System timer target 2, high 32 bits
3f42_3028 equ SYSTIMER_TARGET2_LO     | System timer target 2, low 32 bits
3f42_302c equ SYSTIMER_TARGET0_CONF   | Configure work mode for system timer target 0
3f42_3030 equ SYSTIMER_TARGET1_CONF   | Configure work mode for system timer target 1
3f42_3034 equ SYSTIMER_TARGET2_CONF   | Configure work mode for system timer target 2
3f42_3038 equ SYSTIMER_UPDATE         | Read out system timer value
3f42_303c equ SYSTIMER_VALUE_HI       | System timer value, high 32 bits
3f42_3004 equ SYSTIMER_LOAD           | Load value to system timer
3f42_3040 equ SYSTIMER_VALUE_LO       | System timer value, low 32 bits
3f42_3044 equ SYSTIMER_INT_ENA        | System timer interrupt enable
3f42_3048 equ SYSTIMER_INT_RAW        | System timer interrupt raw
3f42_304c equ SYSTIMER_INT_CLR        | System timer interrupt clear
3f42_3008 equ SYSTIMER_LOAD_HI        | High 32 bits to be loaded to system timer
3f42_300c equ SYSTIMER_LOAD_LO        | Low 32 bits to be loaded to system timer
3f42_30fc equ SYSTIMER_DATE           | Version control register

( SPI2)
3f42_4000 equ SPI2_CMD                    | Command control register
3f42_4010 equ SPI2_CTRL2                  | SPI control register 2
3f42_4100 equ SPI2_LCD_D_NUM              | LCD delay mode
3f42_4014 equ SPI2_CLOCK                  | SPI clock control register
3f42_4018 equ SPI2_USER                   | SPI USER control register
3f42_401c equ SPI2_USER1                  | SPI USER control register 1
3f42_4020 equ SPI2_USER2                  | SPI USER control register 2
3f42_4024 equ SPI2_MOSI_DLEN              | MOSI length
3f42_4028 equ SPI2_MISO_DLEN              | MISO length
3f42_402c equ SPI2_MISC                   | SPI misc register
3f42_4030 equ SPI2_SLAVE                  | SPI slave control register
3f42_4034 equ SPI2_SLAVE1                 | SPI slave control register 1
3f42_4038 equ SPI2_SLV_WRBUF_DLEN         | SPI slave Wr_BUF interrupt and CONF control register
3f42_403c equ SPI2_SLV_RDBUF_DLEN         | SPI magic error and slave control register
3f42_43fc equ SPI2_REG_DATE               | SPI version control
3f42_4004 equ SPI2_ADDR                   | Address value
3f42_4040 equ SPI2_SLV_RD_BYTE            | SPI interrupt control register
3f42_4044 equ SPI2_FSM                    | SPI master status and DMA read byte control register
3f42_4048 equ SPI2_HOLD                   | SPI hold register
3f42_404c equ SPI2_DMA_CONF               | SPI DMA control register
3f42_4050 equ SPI2_DMA_OUT_LINK           | SPI DMA TX link configuration
3f42_4054 equ SPI2_DMA_IN_LINK            | SPI DMA RX link configuration
3f42_4058 equ SPI2_DMA_INT_ENA            | SPI DMA interrupt enable register
3f42_405c equ SPI2_DMA_INT_RAW            | SPI DMA interrupt raw register
3f42_4060 equ SPI2_DMA_INT_ST             | SPI DMA interrupt status register
3f42_4064 equ SPI2_DMA_INT_CLR            | SPI DMA interrupt clear register
3f42_4068 equ SPI2_IN_ERR_EOF_DES_ADDR    | The latest SPI DMA RX descriptor address receiving error
3f42_406c equ SPI2_IN_SUC_EOF_DES_ADDR    | The latest SPI DMA eof RX descriptor address
3f42_4070 equ SPI2_INLINK_DSCR            | Current SPI DMA RX descriptor pointer
3f42_4074 equ SPI2_INLINK_DSCR_BF0        | Next SPI DMA RX descriptor pointer
3f42_4078 equ SPI2_INLINK_DSCR_BF1        | Current SPI DMA RX buffer pointer
3f42_407c equ SPI2_OUT_EOF_BFR_DES_ADDR   | The latest SPI DMA eof TX buffer address
3f42_4008 equ SPI2_CTRL                   | SPI control register
3f42_4080 equ SPI2_OUT_EOF_DES_ADDR       | The latest SPI DMA eof TX descriptor address
3f42_4084 equ SPI2_OUTLINK_DSCR           | Current SPI DMA TX descriptor pointer
3f42_4088 equ SPI2_OUTLINK_DSCR_BF0       | Next SPI DMA TX descriptor pointer
3f42_408c equ SPI2_OUTLINK_DSCR_BF1       | Current SPI DMA TX buffer pointer
3f42_4090 equ SPI2_DMA_OUTSTATUS          | SPI DMA TX status
3f42_4094 equ SPI2_DMA_INSTATUS           | SPI DMA RX status
3f42_4098 equ SPI2_W0                     | Data buffer 0
3f42_409c equ SPI2_W1                     | Data buffer 1
3f42_40a0 equ SPI2_W2                     | Data buffer 2
3f42_40a4 equ SPI2_W3                     | Data buffer 3
3f42_40a8 equ SPI2_W4                     | Data buffer 4
3f42_40ac equ SPI2_W5                     | Data buffer 5
3f42_40b0 equ SPI2_W6                     | Data buffer 6
3f42_40b4 equ SPI2_W7                     | Data buffer 7
3f42_40b8 equ SPI2_W8                     | Data buffer 8
3f42_40bc equ SPI2_W9                     | Data buffer 9
3f42_400c equ SPI2_CTRL1                  | SPI control register 1
3f42_40c0 equ SPI2_W10                    | Data buffer 10
3f42_40c4 equ SPI2_W11                    | Data buffer 11
3f42_40c8 equ SPI2_W12                    | Data buffer 12
3f42_40cc equ SPI2_W13                    | Data buffer 13
3f42_40d0 equ SPI2_W14                    | Data buffer 14
3f42_40d4 equ SPI2_W15                    | Data buffer 15
3f42_40d8 equ SPI2_W16                    | Data buffer 16
3f42_40dc equ SPI2_W17                    | Data buffer 17
3f42_40e0 equ SPI2_DIN_MODE               | SPI input delay mode configuration
3f42_40e4 equ SPI2_DIN_NUM                | SPI input delay number configuration
3f42_40e8 equ SPI2_DOUT_MODE              | SPI output delay mode configuration
3f42_40ec equ SPI2_DOUT_NUM               | SPI output delay number configuration
3f42_40f0 equ SPI2_LCD_CTRL               | LCD frame control register
3f42_40f4 equ SPI2_LCD_CTRL1              | LCD frame control1 register
3f42_40f8 equ SPI2_LCD_CTRL2              | LCD frame control2 register
3f42_40fc equ SPI2_LCD_D_MODE             | LCD delay number

( SPI3)
3f42_5000 equ SPI3_CMD                    | Command control register
3f42_5010 equ SPI3_CTRL2                  | SPI control register 2
3f42_5100 equ SPI3_LCD_D_NUM              | LCD delay mode
3f42_5014 equ SPI3_CLOCK                  | SPI clock control register
3f42_5018 equ SPI3_USER                   | SPI USER control register
3f42_501c equ SPI3_USER1                  | SPI USER control register 1
3f42_5020 equ SPI3_USER2                  | SPI USER control register 2
3f42_5024 equ SPI3_MOSI_DLEN              | MOSI length
3f42_5028 equ SPI3_MISO_DLEN              | MISO length
3f42_502c equ SPI3_MISC                   | SPI misc register
3f42_5030 equ SPI3_SLAVE                  | SPI slave control register
3f42_5034 equ SPI3_SLAVE1                 | SPI slave control register 1
3f42_5038 equ SPI3_SLV_WRBUF_DLEN         | SPI slave Wr_BUF interrupt and CONF control register
3f42_503c equ SPI3_SLV_RDBUF_DLEN         | SPI magic error and slave control register
3f42_53fc equ SPI3_REG_DATE               | SPI version control
3f42_5004 equ SPI3_ADDR                   | Address value
3f42_5040 equ SPI3_SLV_RD_BYTE            | SPI interrupt control register
3f42_5044 equ SPI3_FSM                    | SPI master status and DMA read byte control register
3f42_5048 equ SPI3_HOLD                   | SPI hold register
3f42_504c equ SPI3_DMA_CONF               | SPI DMA control register
3f42_5050 equ SPI3_DMA_OUT_LINK           | SPI DMA TX link configuration
3f42_5054 equ SPI3_DMA_IN_LINK            | SPI DMA RX link configuration
3f42_5058 equ SPI3_DMA_INT_ENA            | SPI DMA interrupt enable register
3f42_505c equ SPI3_DMA_INT_RAW            | SPI DMA interrupt raw register
3f42_5060 equ SPI3_DMA_INT_ST             | SPI DMA interrupt status register
3f42_5064 equ SPI3_DMA_INT_CLR            | SPI DMA interrupt clear register
3f42_5068 equ SPI3_IN_ERR_EOF_DES_ADDR    | The latest SPI DMA RX descriptor address receiving error
3f42_506c equ SPI3_IN_SUC_EOF_DES_ADDR    | The latest SPI DMA eof RX descriptor address
3f42_5070 equ SPI3_INLINK_DSCR            | Current SPI DMA RX descriptor pointer
3f42_5074 equ SPI3_INLINK_DSCR_BF0        | Next SPI DMA RX descriptor pointer
3f42_5078 equ SPI3_INLINK_DSCR_BF1        | Current SPI DMA RX buffer pointer
3f42_507c equ SPI3_OUT_EOF_BFR_DES_ADDR   | The latest SPI DMA eof TX buffer address
3f42_5008 equ SPI3_CTRL                   | SPI control register
3f42_5080 equ SPI3_OUT_EOF_DES_ADDR       | The latest SPI DMA eof TX descriptor address
3f42_5084 equ SPI3_OUTLINK_DSCR           | Current SPI DMA TX descriptor pointer
3f42_5088 equ SPI3_OUTLINK_DSCR_BF0       | Next SPI DMA TX descriptor pointer
3f42_508c equ SPI3_OUTLINK_DSCR_BF1       | Current SPI DMA TX buffer pointer
3f42_5090 equ SPI3_DMA_OUTSTATUS          | SPI DMA TX status
3f42_5094 equ SPI3_DMA_INSTATUS           | SPI DMA RX status
3f42_5098 equ SPI3_W0                     | Data buffer 0
3f42_509c equ SPI3_W1                     | Data buffer 1
3f42_50a0 equ SPI3_W2                     | Data buffer 2
3f42_50a4 equ SPI3_W3                     | Data buffer 3
3f42_50a8 equ SPI3_W4                     | Data buffer 4
3f42_50ac equ SPI3_W5                     | Data buffer 5
3f42_50b0 equ SPI3_W6                     | Data buffer 6
3f42_50b4 equ SPI3_W7                     | Data buffer 7
3f42_50b8 equ SPI3_W8                     | Data buffer 8
3f42_50bc equ SPI3_W9                     | Data buffer 9
3f42_500c equ SPI3_CTRL1                  | SPI control register 1
3f42_50c0 equ SPI3_W10                    | Data buffer 10
3f42_50c4 equ SPI3_W11                    | Data buffer 11
3f42_50c8 equ SPI3_W12                    | Data buffer 12
3f42_50cc equ SPI3_W13                    | Data buffer 13
3f42_50d0 equ SPI3_W14                    | Data buffer 14
3f42_50d4 equ SPI3_W15                    | Data buffer 15
3f42_50d8 equ SPI3_W16                    | Data buffer 16
3f42_50dc equ SPI3_W17                    | Data buffer 17
3f42_50e0 equ SPI3_DIN_MODE               | SPI input delay mode configuration
3f42_50e4 equ SPI3_DIN_NUM                | SPI input delay number configuration
3f42_50e8 equ SPI3_DOUT_MODE              | SPI output delay mode configuration
3f42_50ec equ SPI3_DOUT_NUM               | SPI output delay number configuration
3f42_50f0 equ SPI3_LCD_CTRL               | LCD frame control register
3f42_50f4 equ SPI3_LCD_CTRL1              | LCD frame control1 register
3f42_50f8 equ SPI3_LCD_CTRL2              | LCD frame control2 register
3f42_50fc equ SPI3_LCD_D_MODE             | LCD delay number

( I2C1)
3f42_7000 equ I2C1_SCL_LOW_PERIOD         | Configures the low level width of the SCL clock
3f42_7010 equ I2C1_SLAVE_ADDR             | Local slave address setting
3f42_7014 equ I2C1_FIFO_ST                | FIFO status register
3f42_7018 equ I2C1_FIFO_CONF              | FIFO configuration register
3f42_701c equ I2C1_DATA                   | RX FIFO read data
3f42_7020 equ I2C1_INT_RAW                | Raw interrupt status
3f42_7024 equ I2C1_INT_CLR                | Interrupt clear bits
3f42_7028 equ I2C1_INT_ENA                | Interrupt enable bits
3f42_702c equ I2C1_INT_STATUS             | Status of captured I2C communication events
3f42_7030 equ I2C1_SDA_HOLD               | Configures the hold time after a negative SCL edge
3f42_7034 equ I2C1_SDA_SAMPLE             | Configures the sample time after a positive SCL edge
3f42_7038 equ I2C1_SCL_HIGH_PERIOD        | Configures the high level width of the SCL clock
3f42_7004 equ I2C1_CTR                    | Transmission setting
3f42_7040 equ I2C1_SCL_START_HOLD         | Configures the interval between pulling SDA low and pulling SCL low when the master generates a START condition
3f42_7044 equ I2C1_SCL_RSTART_SETUP       | Configures the interval between the positive; ;;;;;;;; >>>>>>>>>>edge of SCL and the negative edge of SDA
3f42_7048 equ I2C1_SCL_STOP_HOLD          | Configures the delay after the SCL clock; ;;;;;;;; >>>>>>>>>>edge for a stop condition
3f42_704c equ I2C1_SCL_STOP_SETUP         | Configures the delay between the SDA and; ;;;;;;;; >>>>>>>>>>SCL positive edge for a stop condition
3f42_7050 equ I2C1_SCL_FILTER_CFG         | SCL filter configuration register
3f42_7054 equ I2C1_SDA_FILTER_CFG         | SDA filter configuration register
3f42_7058 equ I2C1_COMD0                  | I2C command register 0
3f42_705c equ I2C1_COMD1                  | I2C command register 1
3f42_7060 equ I2C1_COMD2                  | I2C command register 2
3f42_7064 equ I2C1_COMD3                  | I2C command register 3
3f42_7068 equ I2C1_COMD4                  | I2C command register 4
3f42_706c equ I2C1_COMD5                  | I2C command register 5
3f42_7070 equ I2C1_COMD6                  | I2C command register 6
3f42_7074 equ I2C1_COMD7                  | I2C command register 7
3f42_7078 equ I2C1_COMD8                  | I2C command register 8
3f42_707c equ I2C1_COMD9                  | I2C command register 9
3f42_7008 equ I2C1_SR                     | Describe I2C work status
3f42_7080 equ I2C1_COMD10                 | I2C command register 10
3f42_7084 equ I2C1_COMD11                 | I2C command register 11
3f42_7088 equ I2C1_COMD12                 | I2C command register 12
3f42_708c equ I2C1_COMD13                 | I2C command register 13
3f42_7090 equ I2C1_COMD14                 | I2C command register 14
3f42_7094 equ I2C1_COMD15                 | I2C command register 15
3f42_7098 equ I2C1_SCL_ST_TIME_OUT        | SCL status time out register
3f42_709c equ I2C1_SCL_MAIN_ST_TIME_OUT   | SCL main status time out register
3f42_70a0 equ I2C1_SCL_SP_CONF            | Power configuration register
3f42_70a4 equ I2C1_SCL_STRETCH_CONF       | Set SCL stretch of I2C slave
3f42_700c equ I2C1_TO                     | Setting time out control for receiving data
3f42_70f8 equ I2C1_DATE                   | Version control register

( SPI4)
3f43_7000 equ SPI4_CMD                    | Command control register
3f43_7010 equ SPI4_CTRL2                  | SPI control register 2
3f43_7100 equ SPI4_LCD_D_NUM              | LCD delay mode
3f43_7014 equ SPI4_CLOCK                  | SPI clock control register
3f43_7018 equ SPI4_USER                   | SPI USER control register
3f43_701c equ SPI4_USER1                  | SPI USER control register 1
3f43_7020 equ SPI4_USER2                  | SPI USER control register 2
3f43_7024 equ SPI4_MOSI_DLEN              | MOSI length
3f43_7028 equ SPI4_MISO_DLEN              | MISO length
3f43_702c equ SPI4_MISC                   | SPI misc register
3f43_7030 equ SPI4_SLAVE                  | SPI slave control register
3f43_7034 equ SPI4_SLAVE1                 | SPI slave control register 1
3f43_7038 equ SPI4_SLV_WRBUF_DLEN         | SPI slave Wr_BUF interrupt and CONF control register
3f43_703c equ SPI4_SLV_RDBUF_DLEN         | SPI magic error and slave control register
3f43_73fc equ SPI4_REG_DATE               | SPI version control
3f43_7004 equ SPI4_ADDR                   | Address value
3f43_7040 equ SPI4_SLV_RD_BYTE            | SPI interrupt control register
3f43_7044 equ SPI4_FSM                    | SPI master status and DMA read byte control register
3f43_7048 equ SPI4_HOLD                   | SPI hold register
3f43_704c equ SPI4_DMA_CONF               | SPI DMA control register
3f43_7050 equ SPI4_DMA_OUT_LINK           | SPI DMA TX link configuration
3f43_7054 equ SPI4_DMA_IN_LINK            | SPI DMA RX link configuration
3f43_7058 equ SPI4_DMA_INT_ENA            | SPI DMA interrupt enable register
3f43_705c equ SPI4_DMA_INT_RAW            | SPI DMA interrupt raw register
3f43_7060 equ SPI4_DMA_INT_ST             | SPI DMA interrupt status register
3f43_7064 equ SPI4_DMA_INT_CLR            | SPI DMA interrupt clear register
3f43_7068 equ SPI4_IN_ERR_EOF_DES_ADDR    | The latest SPI DMA RX descriptor address receiving error
3f43_706c equ SPI4_IN_SUC_EOF_DES_ADDR    | The latest SPI DMA eof RX descriptor address
3f43_7070 equ SPI4_INLINK_DSCR            | Current SPI DMA RX descriptor pointer
3f43_7074 equ SPI4_INLINK_DSCR_BF0        | Next SPI DMA RX descriptor pointer
3f43_7078 equ SPI4_INLINK_DSCR_BF1        | Current SPI DMA RX buffer pointer
3f43_707c equ SPI4_OUT_EOF_BFR_DES_ADDR   | The latest SPI DMA eof TX buffer address
3f43_7008 equ SPI4_CTRL                   | SPI control register
3f43_7080 equ SPI4_OUT_EOF_DES_ADDR       | The latest SPI DMA eof TX descriptor address
3f43_7084 equ SPI4_OUTLINK_DSCR           | Current SPI DMA TX descriptor pointer
3f43_7088 equ SPI4_OUTLINK_DSCR_BF0       | Next SPI DMA TX descriptor pointer
3f43_708c equ SPI4_OUTLINK_DSCR_BF1       | Current SPI DMA TX buffer pointer
3f43_7090 equ SPI4_DMA_OUTSTATUS          | SPI DMA TX status
3f43_7094 equ SPI4_DMA_INSTATUS           | SPI DMA RX status
3f43_7098 equ SPI4_W0                     | Data buffer 0
3f43_709c equ SPI4_W1                     | Data buffer 1
3f43_70a0 equ SPI4_W2                     | Data buffer 2
3f43_70a4 equ SPI4_W3                     | Data buffer 3
3f43_70a8 equ SPI4_W4                     | Data buffer 4
3f43_70ac equ SPI4_W5                     | Data buffer 5
3f43_70b0 equ SPI4_W6                     | Data buffer 6
3f43_70b4 equ SPI4_W7                     | Data buffer 7
3f43_70b8 equ SPI4_W8                     | Data buffer 8
3f43_70bc equ SPI4_W9                     | Data buffer 9
3f43_700c equ SPI4_CTRL1                  | SPI control register 1
3f43_70c0 equ SPI4_W10                    | Data buffer 10
3f43_70c4 equ SPI4_W11                    | Data buffer 11
3f43_70c8 equ SPI4_W12                    | Data buffer 12
3f43_70cc equ SPI4_W13                    | Data buffer 13
3f43_70d0 equ SPI4_W14                    | Data buffer 14
3f43_70d4 equ SPI4_W15                    | Data buffer 15
3f43_70d8 equ SPI4_W16                    | Data buffer 16
3f43_70dc equ SPI4_W17                    | Data buffer 17
3f43_70e0 equ SPI4_DIN_MODE               | SPI input delay mode configuration
3f43_70e4 equ SPI4_DIN_NUM                | SPI input delay number configuration
3f43_70e8 equ SPI4_DOUT_MODE              | SPI output delay mode configuration
3f43_70ec equ SPI4_DOUT_NUM               | SPI output delay number configuration
3f43_70f0 equ SPI4_LCD_CTRL               | LCD frame control register
3f43_70f4 equ SPI4_LCD_CTRL1              | LCD frame control1 register
3f43_70f8 equ SPI4_LCD_CTRL2              | LCD frame control2 register
3f43_70fc equ SPI4_LCD_D_MODE             | LCD delay number

( APB_SARADC)
3f44_0000 equ APB_SARADC_CTRL             | DIG ADC common configuration
3f44_0010 equ APB_SARADC_SAR1_STATUS      | digital adc1 status
3f44_0014 equ APB_SARADC_SAR2_STATUS      | digital adc2 status
3f44_0018 equ APB_SARADC_SAR1_PATT_TAB1   | item 0 ~ 3 for pattern table 1 (each item one byte)
3f44_001c equ APB_SARADC_SAR1_PATT_TAB2   | Item 4 ~ 7 for pattern table 1 (each item one byte)
3f44_0020 equ APB_SARADC_SAR1_PATT_TAB3   | Item 8 ~ 11 for pattern table 1 (each item one byte)
3f44_0024 equ APB_SARADC_SAR1_PATT_TAB4   | Item 12 ~ 15 for pattern table 1 (each item one byte)
3f44_0028 equ APB_SARADC_SAR2_PATT_TAB1   | item 0 ~ 3 for pattern table 2 (each item one byte)
3f44_002c equ APB_SARADC_SAR2_PATT_TAB2   | Item 4 ~ 7 for pattern table 2 (each item one byte)
3f44_0030 equ APB_SARADC_SAR2_PATT_TAB3   | Item 8 ~ 11 for pattern table 2 (each item one byte)
3f44_0034 equ APB_SARADC_SAR2_PATT_TAB4   | Item 12 ~ 15 for pattern table 2 (each item one byte)
3f44_0038 equ APB_SARADC_ARB_CTRL         | Configure the settings of DIG ADC2 arbiter
3f44_003c equ APB_SARADC_FILTER_CTRL      | Configure the settings of DIG ADC2 filter
3f44_03fc equ APB_SARADC_APB_CTRL_DATE    | Version control register
3f44_0004 equ APB_SARADC_CTRL2            | DIG ADC common configuration
3f44_0040 equ APB_SARADC_FILTER_STATUS    | Data status of DIG ADC2 filter
3f44_0044 equ APB_SARADC_THRES_CTRL       | Configure monitor threshold for DIG ADC2
3f44_0048 equ APB_SARADC_INT_ENA          | Enable DIG ADC interrupts
3f44_004c equ APB_SARADC_INT_RAW          | DIG ADC interrupt raw bits
3f44_0050 equ APB_SARADC_INT_ST           | DIG ADC interrupt status
3f44_0054 equ APB_SARADC_INT_CLR          | Clear DIG ADC interrupts
3f44_0058 equ APB_SARADC_DMA_CONF         | Configure digital ADC DMA path
3f44_005c equ APB_SARADC_CLKM_CONF        | Configure DIG ADC clock
3f44_0060 equ APB_SARADC_APB_DAC_CTRL     | Configure DAC settings
3f44_0008 equ APB_SARADC_FSM              | digital adc control register
3f44_000c equ APB_SARADC_FSM_WAIT         | configure saradc fsm internal parameter base on test

( SYSTEM)
3f4c_0000 equ SYSTEM_ROM_CTRL_0                                | System ROM configuration register 0
3f4c_0010 equ SYSTEM_CPU_PERI_CLK_EN                           | CPU peripheral clock enable register
3f4c_0014 equ SYSTEM_CPU_PERI_RST_EN                           | CPU peripheral reset register
3f4c_0018 equ SYSTEM_CPU_PER_CONF                              | CPU peripheral clock configuration register
3f4c_001c equ SYSTEM_JTAG_CTRL_0                               | JTAG configuration register 0
3f4c_0020 equ SYSTEM_JTAG_CTRL_1                               | JTAG configuration register 1
3f4c_0024 equ SYSTEM_JTAG_CTRL_2                               | JTAG configuration register 2
3f4c_0028 equ SYSTEM_JTAG_CTRL_3                               | JTAG configuration register 3
3f4c_002c equ SYSTEM_JTAG_CTRL_4                               | JTAG configuration register 4
3f4c_0030 equ SYSTEM_JTAG_CTRL_5                               | JTAG configuration register 5
3f4c_0034 equ SYSTEM_JTAG_CTRL_6                               | JTAG configuration register 6
3f4c_0038 equ SYSTEM_JTAG_CTRL_7                               | JTAG configuration register 7
3f4c_003c equ SYSTEM_MEM_PD_MASK                               | Memory power-related controlling register (under low-sleep)
3f4c_0004 equ SYSTEM_ROM_CTRL_1                                | System ROM configuration register 1
3f4c_0040 equ SYSTEM_PERIP_CLK_EN0                             | System peripheral clock (for hardware accelerators) enable register
3f4c_0044 equ SYSTEM_PERIP_CLK_EN1                             | System peripheral clock (for hardware accelerators) enable register 1
3f4c_0048 equ SYSTEM_PERIP_RST_EN0                             | System peripheral (hardware accelerators) reset register 0
3f4c_004c equ SYSTEM_PERIP_RST_EN1                             | System peripheral (hardware accelerators) reset register 1
3f4c_0050 equ SYSTEM_LPCK_DIV_INT                              | Low power clock divider integer register
3f4c_0054 equ SYSTEM_BT_LPCK_DIV_FRAC                          | Divider fraction configuration register for low-power clock
3f4c_0058 equ SYSTEM_CPU_INTR_FROM_CPU_0                       | CPU interrupt controlling register 0
3f4c_005c equ SYSTEM_CPU_INTR_FROM_CPU_1                       | CPU interrupt controlling register 1
3f4c_0060 equ SYSTEM_CPU_INTR_FROM_CPU_2                       | CPU interrupt controlling register 2
3f4c_0064 equ SYSTEM_CPU_INTR_FROM_CPU_3                       | CPU interrupt controlling register 3
3f4c_0068 equ SYSTEM_RSA_PD_CTRL                               | RSA memory remapping register
3f4c_006c equ SYSTEM_BUSTOEXTMEM_ENA                           | EDMA enable register
3f4c_0070 equ SYSTEM_CACHE_CONTROL                             | Cache control register
3f4c_0074 equ SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL   | External memory encrypt and decrypt controlling register
3f4c_0078 equ SYSTEM_RTC_FASTMEM_CONFIG                        | RTC fast memory configuration register
3f4c_007c equ SYSTEM_RTC_FASTMEM_CRC                           | RTC fast memory CRC controlling register
3f4c_0008 equ SYSTEM_SRAM_CTRL_0                               | System SRAM configuration register 0
3f4c_0080 equ SYSTEM_Redundant_ECO_Ctrl                        | Redundant ECO control register
3f4c_0084 equ SYSTEM_CLOCK_GATE                                | Clock gate control register
3f4c_0088 equ SYSTEM_SRAM_CTRL_2                               | System SRAM configuration register 2
3f4c_008c equ SYSTEM_SYSCLK_CONF                               | SoC clock configuration register
3f4c_000c equ SYSTEM_SRAM_CTRL_1                               | System SRAM configuration register 1
3f4c_0ffc equ SYSTEM_REG_DATE                                  | Version control register

( INTERRUPT)
3f4c_2000 equ INTERRUPT_PRO_MAC_INTR_MAP                 | MAC_INTR interrupt configuration register
3f4c_2010 equ INTERRUPT_PRO_BT_MAC_INT_MAP               | BT_MAC_INT interrupt configuration register
3f4c_2100 equ INTERRUPT_PRO_TG_WDT_EDGE_INT_MAP          | TG_WDT_EDGE_INT interrupt configuration register
3f4c_2104 equ INTERRUPT_PRO_TG_LACT_EDGE_INT_MAP         | TG_LACT_EDGE_INT interrupt configuration register
3f4c_2108 equ INTERRUPT_PRO_TG1_T0_EDGE_INT_MAP          | TG1_T0_EDGE_INT interrupt configuration register
3f4c_210c equ INTERRUPT_PRO_TG1_T1_EDGE_INT_MAP          | TG1_T1_EDGE_INT interrupt configuration register
3f4c_2110 equ INTERRUPT_PRO_TG1_WDT_EDGE_INT_MAP         | TG1_WDT_EDGE_INT interrupt configuration register
3f4c_2114 equ INTERRUPT_PRO_TG1_LACT_EDGE_INT_MAP        | TG1_LACT_EDGE_INT interrupt configuration register
3f4c_2118 equ INTERRUPT_PRO_CACHE_IA_INT_MAP             | CACHE_IA_INT interrupt configuration register
3f4c_211c equ INTERRUPT_PRO_SYSTIMER_TARGET0_INT_MAP     | SYSTIMER_TARGET0_INT interrupt configuration register
3f4c_2120 equ INTERRUPT_PRO_SYSTIMER_TARGET1_INT_MAP     | SYSTIMER_TARGET1_INT interrupt configuration register
3f4c_2124 equ INTERRUPT_PRO_SYSTIMER_TARGET2_INT_MAP     | SYSTIMER_TARGET2_INT interrupt configuration register
3f4c_2128 equ INTERRUPT_PRO_ASSIST_DEBUG_INTR_MAP        | ASSIST_DEBUG_INTR interrupt configuration register
3f4c_212c equ INTERRUPT_PRO_PMS_PRO_IRAM0_ILG_INTR_MAP   | PMS_PRO_IRAM0_ILG interrupt configuration register
3f4c_2130 equ INTERRUPT_PRO_PMS_PRO_DRAM0_ILG_INTR_MAP   | PMS_PRO_DRAM0_ILG interrupt configuration register
3f4c_2134 equ INTERRUPT_PRO_PMS_PRO_DPORT_ILG_INTR_MAP   | PMS_PRO_DPORT_ILG interrupt configuration register
3f4c_2138 equ INTERRUPT_PRO_PMS_PRO_AHB_ILG_INTR_MAP     | PMS_PRO_AHB_ILG interrupt configuration register
3f4c_213c equ INTERRUPT_PRO_PMS_PRO_CACHE_ILG_INTR_MAP   | PMS_PRO_CACHE_ILG interrupt configuration register
3f4c_2014 equ INTERRUPT_PRO_BT_BB_INT_MAP                | BT_BB_INT interrupt configuration register
3f4c_2140 equ INTERRUPT_PRO_PMS_DMA_APB_I_ILG_INTR_MAP   | PMS_DMA_APB_I_ILG interrupt configuration register
3f4c_2144 equ INTERRUPT_PRO_PMS_DMA_RX_I_ILG_INTR_MAP    | PMS_DMA_RX_I_ILG interrupt configuration register
3f4c_2148 equ INTERRUPT_PRO_PMS_DMA_TX_I_ILG_INTR_MAP    | PMS_DMA_TX_I_ILG interrupt configuration register
3f4c_214c equ INTERRUPT_PRO_SPI_MEM_REJECT_INTR_MAP      | SPI_MEM_REJECT_INTR interrupt configuration register
3f4c_2150 equ INTERRUPT_PRO_DMA_COPY_INTR_MAP            | DMA_COPY_INTR interrupt configuration register
3f4c_2154 equ INTERRUPT_PRO_SPI4_DMA_INT_MAP             | SPI4_DMA_INT interrupt configuration register
3f4c_2158 equ INTERRUPT_PRO_SPI_INTR_4_MAP               | SPI_INTR_4 interrupt configuration register
3f4c_215c equ INTERRUPT_PRO_DCACHE_PRELOAD_INT_MAP       | DCACHE_PRELOAD_INT interrupt configuration register
3f4c_2160 equ INTERRUPT_PRO_ICACHE_PRELOAD_INT_MAP       | ICACHE_PRELOAD_INT interrupt configuration register
3f4c_2164 equ INTERRUPT_PRO_APB_ADC_INT_MAP              | APB_ADC_INT interrupt configuration register
3f4c_2168 equ INTERRUPT_PRO_CRYPTO_DMA_INT_MAP           | CRYPTO_DMA_INT interrupt configuration register
3f4c_216c equ INTERRUPT_PRO_CPU_PERI_ERROR_INT_MAP       | CPU_PERI_ERROR_INT interrupt configuration register
3f4c_2170 equ INTERRUPT_PRO_APB_PERI_ERROR_INT_MAP       | APB_PERI_ERROR_INT interrupt configuration register
3f4c_2174 equ INTERRUPT_PRO_DCACHE_SYNC_INT_MAP          | DCACHE_SYNC_INT interrupt configuration register
3f4c_2178 equ INTERRUPT_PRO_ICACHE_SYNC_INT_MAP          | ICACHE_SYNC_INT interrupt configuration register
3f4c_217c equ INTERRUPT_PRO_INTR_STATUS_REG_0            | Interrupt status register 0
3f4c_2018 equ INTERRUPT_PRO_BT_BB_NMI_MAP                | BT_BB_NMI interrupt configuration register
3f4c_2180 equ INTERRUPT_PRO_INTR_STATUS_REG_1            | Interrupt status register 1
3f4c_2184 equ INTERRUPT_PRO_INTR_STATUS_REG_2            | Interrupt status register 2
3f4c_2188 equ INTERRUPT_CLOCK_GATE                       | NMI interrupt signals mask register
3f4c_201c equ INTERRUPT_PRO_RWBT_IRQ_MAP                 | RWBT_IRQ interrupt configuration register
3f4c_2020 equ INTERRUPT_PRO_RWBLE_IRQ_MAP                | RWBLE_IRQ interrupt configuration register
3f4c_2024 equ INTERRUPT_PRO_RWBT_NMI_MAP                 | RWBT_NMI interrupt configuration register
3f4c_2028 equ INTERRUPT_PRO_RWBLE_NMI_MAP                | RWBLE_NMI interrupt configuration register
3f4c_202c equ INTERRUPT_PRO_SLC0_INTR_MAP                | SLC0_INTR interrupt configuration register
3f4c_2030 equ INTERRUPT_PRO_SLC1_INTR_MAP                | SLC1_INTR interrupt configuration register
3f4c_2034 equ INTERRUPT_PRO_UHCI0_INTR_MAP               | UHCI0_INTR interrupt configuration register
3f4c_2038 equ INTERRUPT_PRO_UHCI1_INTR_MAP               | UHCI1_INTR interrupt configuration register
3f4c_203c equ INTERRUPT_PRO_TG_T0_LEVEL_INT_MAP          | TG_T0_LEVEL_INT interrupt configuration register
3f4c_2004 equ INTERRUPT_PRO_MAC_NMI_MAP                  | MAC_NMI interrupt configuration register
3f4c_2040 equ INTERRUPT_PRO_TG_T1_LEVEL_INT_MAP          | TG_T1_LEVEL_INT interrupt configuration register
3f4c_2044 equ INTERRUPT_PRO_TG_WDT_LEVEL_INT_MAP         | TG_WDT_LEVEL_INT interrupt configuration register
3f4c_2048 equ INTERRUPT_PRO_TG_LACT_LEVEL_INT_MAP        | TG_LACT_LEVEL_INT interrupt configuration register
3f4c_204c equ INTERRUPT_PRO_TG1_T0_LEVEL_INT_MAP         | TG1_T0_LEVEL_INT interrupt configuration register
3f4c_2050 equ INTERRUPT_PRO_TG1_T1_LEVEL_INT_MAP         | TG1_T1_LEVEL_INT interrupt configuration register
3f4c_2054 equ INTERRUPT_PRO_TG1_WDT_LEVEL_INT_MAP        | TG1_WDT_LEVEL_INT interrupt configuration register
3f4c_2058 equ INTERRUPT_PRO_TG1_LACT_LEVEL_INT_MAP       | TG1_LACT_LEVEL_INT interrupt configuration register
3f4c_205c equ INTERRUPT_PRO_GPIO_INTERRUPT_PRO_MAP       | GPIO_INTERRUPT_PRO interrupt configuration register
3f4c_2060 equ INTERRUPT_PRO_GPIO_INTERRUPT_PRO_NMI_MAP   | GPIO_INTERRUPT_PRO_NMI interrupt configuration register
3f4c_2064 equ INTERRUPT_PRO_GPIO_INTERRUPT_APP_MAP       | GPIO_INTERRUPT_APP interrupt configuration register
3f4c_2068 equ INTERRUPT_PRO_GPIO_INTERRUPT_APP_NMI_MAP   | GPIO_INTERRUPT_APP_NMI interrupt configuration register
3f4c_206c equ INTERRUPT_PRO_DEDICATED_GPIO_IN_INTR_MAP   | DEDICATED_GPIO_IN_INTR interrupt configuration register
3f4c_2070 equ INTERRUPT_PRO_CPU_INTR_FROM_CPU_0_MAP      | CPU_INTR_FROM_CPU_0 interrupt configuration register
3f4c_2074 equ INTERRUPT_PRO_CPU_INTR_FROM_CPU_1_MAP      | CPU_INTR_FROM_CPU_1 interrupt configuration register
3f4c_2078 equ INTERRUPT_PRO_CPU_INTR_FROM_CPU_2_MAP      | CPU_INTR_FROM_CPU_2 interrupt configuration register
3f4c_207c equ INTERRUPT_PRO_CPU_INTR_FROM_CPU_3_MAP      | CPU_INTR_FROM_CPU_3 interrupt configuration register
3f4c_2008 equ INTERRUPT_PRO_PWR_INTR_MAP                 | PWR_INTR interrupt configuration register
3f4c_2080 equ INTERRUPT_PRO_SPI_INTR_1_MAP               | SPI_INTR_1 interrupt configuration register
3f4c_2084 equ INTERRUPT_PRO_SPI_INTR_2_MAP               | SPI_INTR_2 interrupt configuration register
3f4c_2088 equ INTERRUPT_PRO_SPI_INTR_3_MAP               | SPI_INTR_3 interrupt configuration register
3f4c_208c equ INTERRUPT_PRO_I2S0_INT_MAP                 | I2S0_INT interrupt configuration register
3f4c_2090 equ INTERRUPT_PRO_I2S1_INT_MAP                 | I2S1_INT interrupt configuration register
3f4c_2094 equ INTERRUPT_PRO_UART_INTR_MAP                | UART_INT interrupt configuration register
3f4c_2098 equ INTERRUPT_PRO_UART1_INTR_MAP               | UART1_INT interrupt configuration register
3f4c_209c equ INTERRUPT_PRO_UART2_INTR_MAP               | UART2_INT interrupt configuration register
3f4c_20a0 equ INTERRUPT_PRO_SDIO_HOST_INTERRUPT_MAP      | SDIO_HOST_INTERRUPT configuration register
3f4c_20a4 equ INTERRUPT_PRO_PWM0_INTR_MAP                | PWM0_INTR interrupt configuration register
3f4c_20a8 equ INTERRUPT_PRO_PWM1_INTR_MAP                | PWM1_INTR interrupt configuration register
3f4c_20ac equ INTERRUPT_PRO_PWM2_INTR_MAP                | PWM2_INTR interrupt configuration register
3f4c_20b0 equ INTERRUPT_PRO_PWM3_INTR_MAP                | PWM3_INTR interrupt configuration register
3f4c_20b4 equ INTERRUPT_PRO_LEDC_INT_MAP                 | LEDC_INTR interrupt configuration register
3f4c_20b8 equ INTERRUPT_PRO_EFUSE_INT_MAP                | EFUSE_INT interrupt configuration register
3f4c_20bc equ INTERRUPT_PRO_CAN_INT_MAP                  | CAN_INT interrupt configuration register
3f4c_200c equ INTERRUPT_PRO_BB_INT_MAP                   | BB_INT interrupt configuration register
3f4c_20c0 equ INTERRUPT_PRO_USB_INTR_MAP                 | USB_INT interrupt configuration register
3f4c_20c4 equ INTERRUPT_PRO_RTC_CORE_INTR_MAP            | RTC_CORE_INTR interrupt configuration register
3f4c_20c8 equ INTERRUPT_PRO_RMT_INTR_MAP                 | RMT_INTR interrupt configuration register
3f4c_20cc equ INTERRUPT_PRO_PCNT_INTR_MAP                | PCNT_INTR interrupt configuration register
3f4c_20d0 equ INTERRUPT_PRO_I2C_EXT0_INTR_MAP            | I2C_EXT0_INTR interrupt configuration register
3f4c_20d4 equ INTERRUPT_PRO_I2C_EXT1_INTR_MAP            | I2C_EXT1_INTR interrupt configuration register
3f4c_20d8 equ INTERRUPT_PRO_RSA_INTR_MAP                 | RSA_INTR interrupt configuration register
3f4c_20dc equ INTERRUPT_PRO_SHA_INTR_MAP                 | SHA_INTR interrupt configuration register
3f4c_20e0 equ INTERRUPT_PRO_AES_INTR_MAP                 | AES_INTR interrupt configuration register
3f4c_20e4 equ INTERRUPT_PRO_SPI2_DMA_INT_MAP             | SPI2_DMA_INT interrupt configuration register
3f4c_20e8 equ INTERRUPT_PRO_SPI3_DMA_INT_MAP             | SPI3_DMA_INT interrupt configuration register
3f4c_20ec equ INTERRUPT_PRO_WDG_INT_MAP                  | WDG_INT interrupt configuration register
3f4c_20f0 equ INTERRUPT_PRO_TIMER_INT1_MAP               | TIMER_INT1 interrupt configuration register
3f4c_20f4 equ INTERRUPT_PRO_TIMER_INT2_MAP               | TIMER_INT2 interrupt configuration register
3f4c_20f8 equ INTERRUPT_PRO_TG_T0_EDGE_INT_MAP           | TG_T0_EDGE_INT interrupt configuration register
3f4c_20fc equ INTERRUPT_PRO_TG_T1_EDGE_INT_MAP           | TG_T1_EDGE_INT interrupt configuration register
3f4c_2ffc equ INTERRUPT_REG_DATE                         | Version control register

( DEDICATED_GPIO)
3f4c_f000 equ DEDICATED_GPIO_OUT_DRT     | Dedicated GPIO Directive Output register
3f4c_f010 equ DEDICATED_GPIO_OUT_CPU     | Dedicated GPIO Output Mode Select register
3f4c_f014 equ DEDICATED_GPIO_IN_DLY      | Dedicated GPIO Input Delay Configuration register
3f4c_f018 equ DEDICATED_GPIO_IN_SCAN     | Dedicated GPIO Input Status register
3f4c_f01c equ DEDICATED_GPIO_INTR_RCGN   | Dedicated GPIO Interrupts Generate Mode register
3f4c_f020 equ DEDICATED_GPIO_INTR_RAW    | Raw interrupt status
3f4c_f024 equ DEDICATED_GPIO_INTR_RLS    | Interrupt enable bits
3f4c_f028 equ DEDICATED_GPIO_INTR_ST     | Masked interrupt status
3f4c_f02c equ DEDICATED_GPIO_INTR_CLR    | Interrupt clear bits
3f4c_f004 equ DEDICATED_GPIO_OUT_MSK     | Dedicated GPIO Mask Output register
3f4c_f008 equ DEDICATED_GPIO_OUT_IDV     | Dedicated GPIO Individual Output register
3f4c_f00c equ DEDICATED_GPIO_OUT_SCAN    | Dedicated GPIO Output Status register

( AES)
6003_a000 equ AES_KEY_%s              | AES key register %s
6003_a020 equ AES_TEXT_IN_%s          | Source data register %s
6003_a030 equ AES_TEXT_OUT_%s         | Result data register %s
6003_a040 equ AES_MODE                | AES working mode configuration register
6003_a044 equ AES_ENDIAN              | Endian configuration register
6003_a048 equ AES_TRIGGER             | Operation start controlling register
6003_a04c equ AES_STATE               | Operation status register
6003_a050 equ AES_IV_%s               | initialization vector
6003_a060 equ AES_H_%s                | GCM hash subkey
6003_a070 equ AES_J0_%s               | J0
6003_a080 equ AES_T0_%s               | T0
6003_a090 equ AES_DMA_ENABLE          | DMA enable register
6003_a094 equ AES_BLOCK_MODE          | Block operation type register
6003_a098 equ AES_BLOCK_NUM           | Block number configuration register
6003_a09c equ AES_INC_SEL             | Standard incrementing function register
6003_a0a0 equ AES_AAD_BLOCK_NUM       | AAD block number configuration register
6003_a0a4 equ AES_REMAINDER_BIT_NUM   | Remainder bit number of plaintext/ciphertext
6003_a0a8 equ AES_CONTINUE_OP         | Operation continue controlling register
6003_a0ac equ AES_INT_CLR             | DMA-AES interrupt clear register
6003_a0b0 equ AES_INT_ENA             | DMA-AES interrupt enable register
6003_a0b4 equ AES_DATE                | Version control register
6003_a0b8 equ AES_DMA_EXIT            | Operation exit controlling register

( XTS_AES)
6003_a200 equ XTS_AES_PLAIN_%s           | Plaintext register %s
6003_a240 equ XTS_AES_LINESIZE           | Configures the size of target memory space
6003_a244 equ XTS_AES_DESTINATION        | Configures the type of the external memory
6003_a248 equ XTS_AES_PHYSICAL_ADDRESS   | Physical address
6003_a24c equ XTS_AES_TRIGGER            | Activates AES algorithm
6003_a250 equ XTS_AES_RELEASE            | Release control
6003_a254 equ XTS_AES_DESTROY            | Destroys control
6003_a258 equ XTS_AES_STATE              | Status register
6003_a25c equ XTS_AES_DATE               | Version register

( SHA)
6003_b000 equ SHA_MODE            | Defines the algorithm of SHA accelerator
6003_b010 equ SHA_START           | Starts the SHA accelerator for Typical SHA operation
6003_b014 equ SHA_CONTINUE_OP     | Continues SHA operation (only effective in Typical SHA mode)
6003_b018 equ SHA_BUSY            | Indicates if SHA Accelerator is busy or not
6003_b01c equ SHA_DMA_START       | Starts the SHA accelerator for DMA-SHA operation
6003_b020 equ SHA_DMA_CONTINUE    | Continues SHA operation (only effective in DMA-SHA mode)
6003_b024 equ SHA_INT_CLEAR       | DMA-SHA interrupt clear register
6003_b028 equ SHA_INT_ENA         | DMA-SHA interrupt enable register
6003_b02c equ SHA_DATE            | Version control register.
6003_b004 equ SHA_T_STRING        | String content register for calculating initial Hash Value (only effective for SHA-512/t)
6003_b040 equ SHA_H_%s            | Hash value
6003_b008 equ SHA_T_LENGTH        | String length register for calculating initial Hash Value (only effective for SHA-512/t)
6003_b080 equ SHA_M_%s            | Message
6003_b00c equ SHA_DMA_BLOCK_NUM   | Block number register (only effective for DMA-SHA)

( RSA)
6003_c800 equ RSA_M_PRIME           | Register to store M'
6003_c804 equ RSA_MODE              | RSA length mode
6003_c808 equ RSA_CLEAN             | RSA clean register
6003_c80c equ RSA_MODEXP_START      | Modular exponentiation starting bit
6003_c810 equ RSA_MODMULT_START     | Modular multiplication starting bit
6003_c814 equ RSA_MULT_START        | Normal multiplicaiton starting bit
6003_c818 equ RSA_IDLE              | RSA idle register
6003_c81c equ RSA_CLEAR_INTERRUPT   | RSA clear interrupt register
6003_c820 equ RSA_CONSTANT_TIME     | The constant_time option
6003_c824 equ RSA_SEARCH_ENABLE     | The search option
6003_c828 equ RSA_SEARCH_POS        | The search position
6003_c82c equ RSA_INTERRUPT_ENA     | RSA interrupt enable register
6003_c830 equ RSA_DATE              | Version control register

( DS)
6003_d000 equ DS_C_MEM[%s]         | memory C
6003_d630 equ DS_IV_%s             | IV block data
6003_d800 equ DS_X_MEM[%s]         | memory X
6003_da00 equ DS_Z_MEM[%s]         | memory Z
6003_de00 equ DS_SET_START         | Activates the DS peripheral
6003_de04 equ DS_SET_ME            | Starts DS operation
6003_de08 equ DS_SET_FINISH        | Ends DS operation
6003_de0c equ DS_QUERY_BUSY        | Status of the DS
6003_de10 equ DS_QUERY_KEY_WRONG   | Checks the reason why DS_KEY is not ready.
6003_de14 equ DS_QUERY_CHECK       | Queries DS check result
6003_de20 equ DS_DATE              | version register

( HMAC)
6003_e040 equ HMAC_SET_START             | HMAC start control register.
6003_e044 equ HMAC_SET_PARA_PURPOSE      | HMAC parameter configuration register.
6003_e048 equ HMAC_SET_PARA_KEY          | HMAC key configuration register.
6003_e04c equ HMAC_SET_PARA_FINISH       | HMAC configuration completion register.
6003_e050 equ HMAC_SET_MESSAGE_ONE       | HMAC one message control register.
6003_e054 equ HMAC_SET_MESSAGE_ING       | HMAC message continue register.
6003_e058 equ HMAC_SET_MESSAGE_END       | HMAC message end register.
6003_e05c equ HMAC_SET_RESULT_FINISH     | HMAC read result completion register.
6003_e060 equ HMAC_SET_INVALIDATE_JTAG   | Invalidate JTAG result register.
6003_e064 equ HMAC_SET_INVALIDATE_DS     | Invalidate digital signature result register.
6003_e068 equ HMAC_QUERY_ERROR           | The matching result between key and purpose user configured.
6003_e06c equ HMAC_QUERY_BUSY            | The busy state of HMAC module.
6003_e080 equ HMAC_WR_MESSAGE_%s         | Message register %s.
6003_e0c0 equ HMAC_RD_RESULT_%s          | Hash result register %s.
6003_e0f0 equ HMAC_SET_MESSAGE_PAD       | Software padding register.
6003_e0f4 equ HMAC_ONE_BLOCK             | One block message register.
6003_e0f8 equ HMAC_DATE                  | Version control register.

( EXTMEM)
6180_0000 equ EXTMEM_PRO_DCACHE_CTRL                        | register description
6180_0010 equ EXTMEM_PRO_DCACHE_LOCK0_SIZE                  | register description
6180_0100 equ EXTMEM_PRO_DCACHE_REJECT_VADDR                | register description
6180_0104 equ EXTMEM_PRO_ICACHE_REJECT_ST                   | register description
6180_0108 equ EXTMEM_PRO_ICACHE_REJECT_VADDR                | register description
6180_010c equ EXTMEM_PRO_CACHE_MMU_FAULT_CONTENT            | register description
6180_0110 equ EXTMEM_PRO_CACHE_MMU_FAULT_VADDR              | register description
6180_0114 equ EXTMEM_PRO_CACHE_WRAP_AROUND_CTRL             | register description
6180_0118 equ EXTMEM_PRO_CACHE_MMU_POWER_CTRL               | register description
6180_011c equ EXTMEM_PRO_CACHE_STATE                        | register description
6180_0120 equ EXTMEM_CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE   | register description
6180_0124 equ EXTMEM_CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON     | register description
6180_0128 equ EXTMEM_CACHE_BRIDGE_ARBITER_CTRL              | register description
6180_012c equ EXTMEM_CACHE_PRELOAD_INT_CTRL                 | register description
6180_0130 equ EXTMEM_CACHE_SYNC_INT_CTRL                    | register description
6180_0134 equ EXTMEM_CACHE_CONF_MISC                        | register description
6180_0138 equ EXTMEM_CLOCK_GATE                             | register description
6180_0014 equ EXTMEM_PRO_DCACHE_LOCK1_ADDR                  | register description
6180_0018 equ EXTMEM_PRO_DCACHE_LOCK1_SIZE                  | register description
6180_001c equ EXTMEM_PRO_DCACHE_MEM_SYNC0                   | register description
6180_0020 equ EXTMEM_PRO_DCACHE_MEM_SYNC1                   | register description
6180_0024 equ EXTMEM_PRO_DCACHE_PRELOAD_ADDR                | register description
6180_0028 equ EXTMEM_PRO_DCACHE_PRELOAD_SIZE                | register description
6180_002c equ EXTMEM_PRO_DCACHE_AUTOLOAD_CFG                | register description
6180_0030 equ EXTMEM_PRO_DCACHE_AUTOLOAD_SECTION0_ADDR      | register description
6180_0034 equ EXTMEM_PRO_DCACHE_AUTOLOAD_SECTION0_SIZE      | register description
6180_0038 equ EXTMEM_PRO_DCACHE_AUTOLOAD_SECTION1_ADDR      | register description
6180_003c equ EXTMEM_PRO_DCACHE_AUTOLOAD_SECTION1_SIZE      | register description
6180_03fc equ EXTMEM_PRO_EXTMEM_REG_DATE                    | register description
6180_0004 equ EXTMEM_PRO_DCACHE_CTRL1                       | register description
6180_0040 equ EXTMEM_PRO_ICACHE_CTRL                        | register description
6180_0044 equ EXTMEM_PRO_ICACHE_CTRL1                       | register description
6180_0048 equ EXTMEM_PRO_ICACHE_TAG_POWER_CTRL              | register description
6180_004c equ EXTMEM_PRO_ICACHE_LOCK0_ADDR                  | register description
6180_0050 equ EXTMEM_PRO_ICACHE_LOCK0_SIZE                  | register description
6180_0054 equ EXTMEM_PRO_ICACHE_LOCK1_ADDR                  | register description
6180_0058 equ EXTMEM_PRO_ICACHE_LOCK1_SIZE                  | register description
6180_005c equ EXTMEM_PRO_ICACHE_MEM_SYNC0                   | register description
6180_0060 equ EXTMEM_PRO_ICACHE_MEM_SYNC1                   | register description
6180_0064 equ EXTMEM_PRO_ICACHE_PRELOAD_ADDR                | register description
6180_0068 equ EXTMEM_PRO_ICACHE_PRELOAD_SIZE                | register description
6180_006c equ EXTMEM_PRO_ICACHE_AUTOLOAD_CFG                | register description
6180_0070 equ EXTMEM_PRO_ICACHE_AUTOLOAD_SECTION0_ADDR      | register description
6180_0074 equ EXTMEM_PRO_ICACHE_AUTOLOAD_SECTION0_SIZE      | register description
6180_0078 equ EXTMEM_PRO_ICACHE_AUTOLOAD_SECTION1_ADDR      | register description
6180_007c equ EXTMEM_PRO_ICACHE_AUTOLOAD_SECTION1_SIZE      | register description
6180_0008 equ EXTMEM_PRO_DCACHE_TAG_POWER_CTRL              | register description
6180_0080 equ EXTMEM_IC_PRELOAD_CNT                         | register description
6180_0084 equ EXTMEM_IC_PRELOAD_MISS_CNT                    | register description
6180_0088 equ EXTMEM_IBUS2_ABANDON_CNT                      | register description
6180_008c equ EXTMEM_IBUS1_ABANDON_CNT                      | register description
6180_0090 equ EXTMEM_IBUS0_ABANDON_CNT                      | register description
6180_0094 equ EXTMEM_IBUS2_ACS_MISS_CNT                     | register description
6180_0098 equ EXTMEM_IBUS1_ACS_MISS_CNT                     | register description
6180_009c equ EXTMEM_IBUS0_ACS_MISS_CNT                     | register description
6180_00a0 equ EXTMEM_IBUS2_ACS_CNT                          | register description
6180_00a4 equ EXTMEM_IBUS1_ACS_CNT                          | register description
6180_00a8 equ EXTMEM_IBUS0_ACS_CNT                          | register description
6180_00ac equ EXTMEM_DC_PRELOAD_CNT                         | register description
6180_00b0 equ EXTMEM_DC_PRELOAD_EVICT_CNT                   | register description
6180_00b4 equ EXTMEM_DC_PRELOAD_MISS_CNT                    | register description
6180_00b8 equ EXTMEM_DBUS2_ABANDON_CNT                      | register description
6180_00bc equ EXTMEM_DBUS1_ABANDON_CNT                      | register description
6180_000c equ EXTMEM_PRO_DCACHE_LOCK0_ADDR                  | register description
6180_00c0 equ EXTMEM_DBUS0_ABANDON_CNT                      | register description
6180_00c4 equ EXTMEM_DBUS2_ACS_WB_CNT                       | register description
6180_00c8 equ EXTMEM_DBUS1_ACS_WB_CNT                       | register description
6180_00cc equ EXTMEM_DBUS0_ACS_WB_CNT                       | register description
6180_00d0 equ EXTMEM_DBUS2_ACS_MISS_CNT                     | register description
6180_00d4 equ EXTMEM_DBUS1_ACS_MISS_CNT                     | register description
6180_00d8 equ EXTMEM_DBUS0_ACS_MISS_CNT                     | register description
6180_00dc equ EXTMEM_DBUS2_ACS_CNT                          | register description
6180_00e0 equ EXTMEM_DBUS1_ACS_CNT                          | register description
6180_00e4 equ EXTMEM_DBUS0_ACS_CNT                          | register description
6180_00e8 equ EXTMEM_CACHE_DBG_INT_ENA                      | register description
6180_00ec equ EXTMEM_CACHE_DBG_INT_CLR                      | register description
6180_00f0 equ EXTMEM_CACHE_DBG_STATUS0                      | register description
6180_00f4 equ EXTMEM_CACHE_DBG_STATUS1                      | register description
6180_00f8 equ EXTMEM_PRO_CACHE_ACS_CNT_CLR                  | register description
6180_00fc equ EXTMEM_PRO_DCACHE_REJECT_ST                   | register description
