--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dma.twx dma.ncd -o dma.twr dma.pcf

Design file:              dma.ncd
Physical constraint file: dma.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ACK_out     |    1.693(R)|      SLOW  |   -0.778(R)|      SLOW  |Clk_BUFGP         |   0.000|
DMA_ACK     |    0.836(R)|      FAST  |   -0.230(R)|      SLOW  |Clk_BUFGP         |   0.000|
RX_Empty    |    1.520(R)|      SLOW  |    0.082(R)|      SLOW  |Clk_BUFGP         |   0.000|
Reset       |    0.653(R)|      FAST  |    0.304(R)|      SLOW  |Clk_BUFGP         |   0.000|
Send_comm   |    1.507(R)|      SLOW  |   -0.857(R)|      FAST  |Clk_BUFGP         |   0.000|
TX_RDY      |    1.600(R)|      SLOW  |   -0.691(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Address<0>  |         8.553(R)|      SLOW  |         3.400(R)|      FAST  |Clk_BUFGP         |   0.000|
Address<1>  |         8.194(R)|      SLOW  |         3.502(R)|      FAST  |Clk_BUFGP         |   0.000|
Address<2>  |         8.194(R)|      SLOW  |         4.025(R)|      FAST  |Clk_BUFGP         |   0.000|
Address<3>  |         8.520(R)|      SLOW  |         4.257(R)|      FAST  |Clk_BUFGP         |   0.000|
Address<4>  |         8.019(R)|      SLOW  |         3.921(R)|      FAST  |Clk_BUFGP         |   0.000|
Address<5>  |         8.229(R)|      SLOW  |         4.063(R)|      FAST  |Clk_BUFGP         |   0.000|
Address<6>  |         8.265(R)|      SLOW  |         4.099(R)|      FAST  |Clk_BUFGP         |   0.000|
Address<7>  |         8.265(R)|      SLOW  |         4.099(R)|      FAST  |Clk_BUFGP         |   0.000|
DMA_RQ      |         7.293(R)|      SLOW  |         3.611(R)|      FAST  |Clk_BUFGP         |   0.000|
Data_Read   |         8.067(R)|      SLOW  |         3.985(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<0>  |         8.324(R)|      SLOW  |         3.906(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<1>  |         8.227(R)|      SLOW  |         4.315(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<2>  |         8.461(R)|      SLOW  |         4.114(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<3>  |         8.530(R)|      SLOW  |         4.259(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<4>  |         8.271(R)|      SLOW  |         4.225(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<5>  |         8.376(R)|      SLOW  |         4.272(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<6>  |         8.462(R)|      SLOW  |         4.259(R)|      FAST  |Clk_BUFGP         |   0.000|
Databus<7>  |         8.667(R)|      SLOW  |         4.013(R)|      FAST  |Clk_BUFGP         |   0.000|
OE          |         7.803(R)|      SLOW  |         3.767(R)|      FAST  |Clk_BUFGP         |   0.000|
READY       |         7.464(R)|      SLOW  |         3.668(R)|      FAST  |Clk_BUFGP         |   0.000|
TX_Data<0>  |         9.279(R)|      SLOW  |         4.456(R)|      FAST  |Clk_BUFGP         |   0.000|
TX_Data<1>  |         9.166(R)|      SLOW  |         4.346(R)|      FAST  |Clk_BUFGP         |   0.000|
TX_Data<2>  |         9.761(R)|      SLOW  |         4.818(R)|      FAST  |Clk_BUFGP         |   0.000|
TX_Data<3>  |         9.726(R)|      SLOW  |         4.800(R)|      FAST  |Clk_BUFGP         |   0.000|
TX_Data<4>  |         9.913(R)|      SLOW  |         4.893(R)|      FAST  |Clk_BUFGP         |   0.000|
TX_Data<5>  |         9.888(R)|      SLOW  |         4.832(R)|      FAST  |Clk_BUFGP         |   0.000|
TX_Data<6>  |        10.358(R)|      SLOW  |         5.145(R)|      FAST  |Clk_BUFGP         |   0.000|
TX_Data<7>  |         9.998(R)|      SLOW  |         4.963(R)|      FAST  |Clk_BUFGP         |   0.000|
Valid_D     |         7.651(R)|      SLOW  |         3.805(R)|      FAST  |Clk_BUFGP         |   0.000|
Write_en    |         7.601(R)|      SLOW  |         3.874(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    1.887|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
ACK_out        |Address<0>     |    7.128|
ACK_out        |Address<1>     |    6.769|
ACK_out        |Address<2>     |    6.769|
ACK_out        |Address<3>     |    7.095|
ACK_out        |Address<4>     |    6.594|
ACK_out        |Address<5>     |    6.804|
ACK_out        |Address<6>     |    6.840|
ACK_out        |Address<7>     |    6.840|
ACK_out        |OE             |    6.738|
ACK_out        |TX_Data<0>     |    7.671|
ACK_out        |TX_Data<1>     |    7.558|
ACK_out        |TX_Data<2>     |    8.153|
ACK_out        |TX_Data<3>     |    8.118|
ACK_out        |TX_Data<4>     |    8.305|
ACK_out        |TX_Data<5>     |    8.280|
ACK_out        |TX_Data<6>     |    8.750|
ACK_out        |TX_Data<7>     |    8.390|
ACK_out        |Valid_D        |    6.492|
Databus<0>     |TX_Data<0>     |    6.319|
Databus<1>     |TX_Data<1>     |    6.452|
Databus<2>     |TX_Data<2>     |    6.739|
Databus<3>     |TX_Data<3>     |    6.473|
Databus<4>     |TX_Data<4>     |    6.255|
Databus<5>     |TX_Data<5>     |    6.414|
Databus<6>     |TX_Data<6>     |    6.784|
Databus<7>     |TX_Data<7>     |    6.677|
RCVD_Data<0>   |Databus<0>     |    6.972|
RCVD_Data<1>   |Databus<1>     |    6.627|
RCVD_Data<2>   |Databus<2>     |    6.773|
RCVD_Data<3>   |Databus<3>     |    6.718|
RCVD_Data<4>   |Databus<4>     |    6.845|
RCVD_Data<5>   |Databus<5>     |    6.704|
RCVD_Data<6>   |Databus<6>     |    6.731|
RCVD_Data<7>   |Databus<7>     |    7.216|
TX_RDY         |Address<0>     |    7.035|
TX_RDY         |Address<1>     |    6.676|
TX_RDY         |Address<2>     |    6.676|
TX_RDY         |Address<3>     |    7.002|
TX_RDY         |Address<4>     |    6.501|
TX_RDY         |Address<5>     |    6.711|
TX_RDY         |Address<6>     |    6.747|
TX_RDY         |Address<7>     |    6.747|
TX_RDY         |OE             |    6.172|
TX_RDY         |TX_Data<0>     |    6.973|
TX_RDY         |TX_Data<1>     |    6.860|
TX_RDY         |TX_Data<2>     |    7.455|
TX_RDY         |TX_Data<3>     |    7.420|
TX_RDY         |TX_Data<4>     |    7.607|
TX_RDY         |TX_Data<5>     |    7.582|
TX_RDY         |TX_Data<6>     |    8.052|
TX_RDY         |TX_Data<7>     |    7.692|
TX_RDY         |Valid_D        |    6.984|
---------------+---------------+---------+


Analysis completed Mon Jan 18 23:54:38 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



