#ifndef _JESDABC_TX_GLUE_H_
#define _JESDABC_TX_GLUE_H_

// ******************************************************************************
// ------------------------------------------------------------------------------
//                               INTEL CONFIDENTIAL
// ------------------------------------------------------------------------------
//    Copyright (c) 2018 - 2024 Intel Corporation
//
//    This software and the related documents are Intel copyrighted materials,
//    and your use of them is governed by the express license under which they
//    were provided to you ("License").
//    Unless the License provides otherwise, you may not use, modify, copy, publish,
//    distribute, disclose or transmit this software or the related documents
//    without Intel's prior written permission.
//
//    This software and the related documents are provided as is, with no express or
//    implied warranties, other than those that are expressly stated in the License.
// ------------------------------------------------------------------------------
//
//    DO NOT EDIT THIS FILE !!!
//
//    This file has been automatically generated by OneSource
//
//    Soc ver:
//        abc_soc-srvrgen4-0p6_emul-23ww51a
//
//
//    Tool Version:
//        23.38.4p2
//
//    Generation Date:
//        2024-01-02
//
// ******************************************************************************

// ******************************************* Base address macros

// Stepping: A0
//

#define DLNK_JESDABC0_TX_GLUE_BASE  0x0670d000
#define DLNK_JESDABC1_TX_GLUE_BASE  0x06f0d000
#define DLNK_JESDABC2_TX_GLUE_BASE  0x0770d000
#define DLNK_JESDABC3_TX_GLUE_BASE  0x07f0d000

// ******************************************* /Base address macros


// ******************************************* Register offset macros

// Stepping: A0
//
#define JESDABC_TX_GLUE_MEM_SCRATCH_OFFSET ( 0x00000000U )
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_OFFSET ( 0x00000004U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_INST_CNT_OFFSET ( 0x00000010U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_OFFSET ( 0x00000014U )
#define JESDABC_TX_GLUE_MEM_TX_MEM_RD_FREQ_CFG_OFFSET ( 0x00000018U )
#define JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_OFFSET ( 0x0000001cU )
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_DRF_SEL_OFFSET ( 0x00000030U )
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_OFFSET ( 0x00000034U )
#define JESDABC_TX_GLUE_MEM_TX_PHM_SHIFT_NUM_OFFSET ( 0x00000038U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_EN_OFFSET ( 0x0000003cU )
#define JESDABC_TX_GLUE_MEM_TX_FOVR_CFG_OFFSET ( 0x00000050U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_EN_OFFSET ( 0x00000054U )
#define JESDABC_TX_GLUE_MEM_TX_DATA_SRC_EN_OFFSET ( 0x00000060U )
#define JESDABC_TX_GLUE_MEM_TX_CAPTURE_FRZ_EN_OFFSET ( 0x00000064U )
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RADDR_OFFSET ( 0x00000068U )
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RD_OFFSET ( 0x0000006cU )
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR0_OFFSET ( 0x00000100U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR1_OFFSET ( 0x00000104U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR2_OFFSET ( 0x00000108U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR3_OFFSET ( 0x0000010cU )
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR4_OFFSET ( 0x00000110U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR5_OFFSET ( 0x00000114U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR6_OFFSET ( 0x00000118U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR7_OFFSET ( 0x0000011cU )
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR8_OFFSET ( 0x00000120U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR9_OFFSET ( 0x00000124U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR10_OFFSET ( 0x00000128U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR11_OFFSET ( 0x0000012cU )
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR12_OFFSET ( 0x00000130U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR13_OFFSET ( 0x00000134U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR14_OFFSET ( 0x00000138U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR15_OFFSET ( 0x0000013cU )
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA0_OFFSET ( 0x00000180U )
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA1_OFFSET ( 0x00000184U )
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA2_OFFSET ( 0x00000188U )
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA3_OFFSET ( 0x0000018cU )
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA4_OFFSET ( 0x00000190U )
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA5_OFFSET ( 0x00000194U )
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA6_OFFSET ( 0x00000198U )
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA7_OFFSET ( 0x0000019cU )
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA8_OFFSET ( 0x000001a0U )
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA9_OFFSET ( 0x000001a4U )
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA10_OFFSET ( 0x000001a8U )
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA11_OFFSET ( 0x000001acU )
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA12_OFFSET ( 0x000001b0U )
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA13_OFFSET ( 0x000001b4U )
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA14_OFFSET ( 0x000001b8U )
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA15_OFFSET ( 0x000001bcU )
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS0_OFFSET ( 0x00000300U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS1_OFFSET ( 0x00000304U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS2_OFFSET ( 0x00000308U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS3_OFFSET ( 0x0000030cU )
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS4_OFFSET ( 0x00000310U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS5_OFFSET ( 0x00000314U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS6_OFFSET ( 0x00000318U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS7_OFFSET ( 0x0000031cU )
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS8_OFFSET ( 0x00000320U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS9_OFFSET ( 0x00000324U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS10_OFFSET ( 0x00000328U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS11_OFFSET ( 0x0000032cU )
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS12_OFFSET ( 0x00000330U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS13_OFFSET ( 0x00000334U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS14_OFFSET ( 0x00000338U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS15_OFFSET ( 0x0000033cU )
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP0_OFFSET ( 0x00000380U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP1_OFFSET ( 0x00000384U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP2_OFFSET ( 0x00000388U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP3_OFFSET ( 0x0000038cU )
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP4_OFFSET ( 0x00000390U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP5_OFFSET ( 0x00000394U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP6_OFFSET ( 0x00000398U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP7_OFFSET ( 0x0000039cU )
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP8_OFFSET ( 0x000003a0U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP9_OFFSET ( 0x000003a4U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP10_OFFSET ( 0x000003a8U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP11_OFFSET ( 0x000003acU )
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP12_OFFSET ( 0x000003b0U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP13_OFFSET ( 0x000003b4U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP14_OFFSET ( 0x000003b8U )
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP15_OFFSET ( 0x000003bcU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA0_OFFSET ( 0x00000400U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA1_OFFSET ( 0x00000404U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA2_OFFSET ( 0x00000408U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA3_OFFSET ( 0x0000040cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA4_OFFSET ( 0x00000410U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA5_OFFSET ( 0x00000414U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA6_OFFSET ( 0x00000418U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA7_OFFSET ( 0x0000041cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA8_OFFSET ( 0x00000420U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA9_OFFSET ( 0x00000424U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA10_OFFSET ( 0x00000428U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA11_OFFSET ( 0x0000042cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA12_OFFSET ( 0x00000430U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA13_OFFSET ( 0x00000434U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA14_OFFSET ( 0x00000438U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA15_OFFSET ( 0x0000043cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA16_OFFSET ( 0x00000440U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA17_OFFSET ( 0x00000444U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA18_OFFSET ( 0x00000448U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA19_OFFSET ( 0x0000044cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA20_OFFSET ( 0x00000450U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA21_OFFSET ( 0x00000454U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA22_OFFSET ( 0x00000458U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA23_OFFSET ( 0x0000045cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA24_OFFSET ( 0x00000460U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA25_OFFSET ( 0x00000464U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA26_OFFSET ( 0x00000468U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA27_OFFSET ( 0x0000046cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA28_OFFSET ( 0x00000470U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA29_OFFSET ( 0x00000474U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA30_OFFSET ( 0x00000478U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA31_OFFSET ( 0x0000047cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA32_OFFSET ( 0x00000480U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA33_OFFSET ( 0x00000484U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA34_OFFSET ( 0x00000488U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA35_OFFSET ( 0x0000048cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA36_OFFSET ( 0x00000490U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA37_OFFSET ( 0x00000494U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA38_OFFSET ( 0x00000498U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA39_OFFSET ( 0x0000049cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA40_OFFSET ( 0x000004a0U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA41_OFFSET ( 0x000004a4U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA42_OFFSET ( 0x000004a8U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA43_OFFSET ( 0x000004acU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA44_OFFSET ( 0x000004b0U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA45_OFFSET ( 0x000004b4U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA46_OFFSET ( 0x000004b8U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA47_OFFSET ( 0x000004bcU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA48_OFFSET ( 0x000004c0U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA49_OFFSET ( 0x000004c4U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA50_OFFSET ( 0x000004c8U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA51_OFFSET ( 0x000004ccU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA52_OFFSET ( 0x000004d0U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA53_OFFSET ( 0x000004d4U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA54_OFFSET ( 0x000004d8U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA55_OFFSET ( 0x000004dcU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA56_OFFSET ( 0x000004e0U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA57_OFFSET ( 0x000004e4U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA58_OFFSET ( 0x000004e8U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA59_OFFSET ( 0x000004ecU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA60_OFFSET ( 0x000004f0U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA61_OFFSET ( 0x000004f4U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA62_OFFSET ( 0x000004f8U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA63_OFFSET ( 0x000004fcU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA64_OFFSET ( 0x00000500U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA65_OFFSET ( 0x00000504U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA66_OFFSET ( 0x00000508U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA67_OFFSET ( 0x0000050cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA68_OFFSET ( 0x00000510U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA69_OFFSET ( 0x00000514U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA70_OFFSET ( 0x00000518U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA71_OFFSET ( 0x0000051cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA72_OFFSET ( 0x00000520U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA73_OFFSET ( 0x00000524U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA74_OFFSET ( 0x00000528U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA75_OFFSET ( 0x0000052cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA76_OFFSET ( 0x00000530U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA77_OFFSET ( 0x00000534U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA78_OFFSET ( 0x00000538U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA79_OFFSET ( 0x0000053cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA80_OFFSET ( 0x00000540U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA81_OFFSET ( 0x00000544U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA82_OFFSET ( 0x00000548U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA83_OFFSET ( 0x0000054cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA84_OFFSET ( 0x00000550U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA85_OFFSET ( 0x00000554U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA86_OFFSET ( 0x00000558U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA87_OFFSET ( 0x0000055cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA88_OFFSET ( 0x00000560U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA89_OFFSET ( 0x00000564U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA90_OFFSET ( 0x00000568U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA91_OFFSET ( 0x0000056cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA92_OFFSET ( 0x00000570U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA93_OFFSET ( 0x00000574U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA94_OFFSET ( 0x00000578U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA95_OFFSET ( 0x0000057cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA96_OFFSET ( 0x00000580U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA97_OFFSET ( 0x00000584U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA98_OFFSET ( 0x00000588U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA99_OFFSET ( 0x0000058cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA100_OFFSET ( 0x00000590U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA101_OFFSET ( 0x00000594U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA102_OFFSET ( 0x00000598U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA103_OFFSET ( 0x0000059cU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA104_OFFSET ( 0x000005a0U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA105_OFFSET ( 0x000005a4U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA106_OFFSET ( 0x000005a8U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA107_OFFSET ( 0x000005acU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA108_OFFSET ( 0x000005b0U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA109_OFFSET ( 0x000005b4U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA110_OFFSET ( 0x000005b8U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA111_OFFSET ( 0x000005bcU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA112_OFFSET ( 0x000005c0U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA113_OFFSET ( 0x000005c4U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA114_OFFSET ( 0x000005c8U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA115_OFFSET ( 0x000005ccU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA116_OFFSET ( 0x000005d0U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA117_OFFSET ( 0x000005d4U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA118_OFFSET ( 0x000005d8U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA119_OFFSET ( 0x000005dcU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA120_OFFSET ( 0x000005e0U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA121_OFFSET ( 0x000005e4U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA122_OFFSET ( 0x000005e8U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA123_OFFSET ( 0x000005ecU )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA124_OFFSET ( 0x000005f0U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA125_OFFSET ( 0x000005f4U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA126_OFFSET ( 0x000005f8U )
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA127_OFFSET ( 0x000005fcU )
#define JESDABC_TX_GLUE_MEM_TX_ANTENNA_START_DELAY_CNT_OFFSET ( 0x00000600U )
#define JESDABC_TX_GLUE_MEM_TX_DP_START_TRIG0_DELAY_CNT_OFFSET ( 0x00000604U )
#define JESDABC_TX_GLUE_MEM_TX_SYNC_POINT_IP_REQ_DLY_CNT_OFFSET ( 0x00000608U )
#define JESDABC_TX_GLUE_MEM_TX_TSB_RD_TRIG_OFFSET ( 0x00000610U )
#define JESDABC_TX_GLUE_MEM_TX_IP_SMPL_TSB_DATA_EN_OFFSET ( 0x00000614U )
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_WATER_MARK_OFFSET ( 0x00000618U )
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_STATUS_OFFSET ( 0x0000061cU )
#define JESDABC_TX_GLUE_MEM_TX_TSB_UNDERFLOW_STATUS_OFFSET ( 0x00000620U )

// ******************************************* /Register offset macros


// ******************************************* AddressSpace macros
// Stepping: A0
//
#define JESDABC_TX_GLUE_MEM_SCRATCH_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_SCRATCH_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_INST_CNT_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_MEM_INST_CNT_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_MEM_RD_FREQ_CFG_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_MEM_RD_FREQ_CFG_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_DRF_SEL_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_PHM_DRF_SEL_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_PHM_SHIFT_NUM_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_PHM_SHIFT_NUM_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_EN_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_PHM_EN_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_FOVR_CFG_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_FOVR_CFG_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_EN_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_EN_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_DATA_SRC_EN_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_DATA_SRC_EN_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CAPTURE_FRZ_EN_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CAPTURE_FRZ_EN_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RADDR_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_APB_MEM_RADDR_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RD_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_APB_MEM_RD_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR0_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR0_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR1_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR1_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR2_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR2_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR3_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR3_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR4_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR4_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR5_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR5_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR6_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR6_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR7_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR7_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR8_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR8_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR9_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR9_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR10_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR10_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR11_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR11_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR12_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR12_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR13_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR13_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR14_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR14_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR15_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR15_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA0_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA0_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA1_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA1_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA2_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA2_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA3_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA3_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA4_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA4_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA5_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA5_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA6_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA6_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA7_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA7_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA8_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA8_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA9_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA9_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA10_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA10_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA11_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA11_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA12_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA12_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA13_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA13_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA14_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA14_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA15_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA15_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS0_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS0_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS1_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS1_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS2_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS2_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS3_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS3_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS4_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS4_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS5_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS5_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS6_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS6_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS7_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS7_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS8_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS8_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS9_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS9_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS10_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS10_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS11_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS11_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS12_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS12_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS13_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS13_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS14_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS14_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS15_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS15_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP0_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP0_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP1_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP1_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP2_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP2_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP3_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP3_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP4_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP4_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP5_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP5_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP6_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP6_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP7_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP7_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP8_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP8_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP9_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP9_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP10_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP10_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP11_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP11_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP12_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP12_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP13_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP13_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP14_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP14_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP15_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP15_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA0_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA0_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA1_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA1_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA2_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA2_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA3_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA3_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA4_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA4_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA5_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA5_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA6_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA6_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA7_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA7_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA8_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA8_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA9_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA9_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA10_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA10_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA11_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA11_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA12_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA12_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA13_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA13_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA14_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA14_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA15_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA15_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA16_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA16_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA17_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA17_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA18_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA18_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA19_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA19_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA20_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA20_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA21_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA21_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA22_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA22_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA23_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA23_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA24_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA24_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA25_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA25_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA26_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA26_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA27_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA27_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA28_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA28_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA29_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA29_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA30_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA30_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA31_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA31_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA32_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA32_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA33_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA33_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA34_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA34_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA35_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA35_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA36_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA36_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA37_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA37_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA38_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA38_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA39_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA39_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA40_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA40_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA41_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA41_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA42_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA42_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA43_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA43_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA44_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA44_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA45_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA45_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA46_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA46_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA47_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA47_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA48_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA48_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA49_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA49_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA50_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA50_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA51_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA51_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA52_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA52_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA53_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA53_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA54_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA54_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA55_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA55_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA56_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA56_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA57_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA57_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA58_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA58_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA59_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA59_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA60_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA60_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA61_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA61_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA62_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA62_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA63_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA63_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA64_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA64_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA65_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA65_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA66_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA66_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA67_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA67_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA68_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA68_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA69_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA69_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA70_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA70_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA71_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA71_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA72_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA72_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA73_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA73_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA74_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA74_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA75_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA75_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA76_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA76_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA77_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA77_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA78_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA78_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA79_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA79_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA80_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA80_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA81_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA81_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA82_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA82_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA83_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA83_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA84_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA84_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA85_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA85_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA86_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA86_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA87_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA87_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA88_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA88_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA89_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA89_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA90_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA90_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA91_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA91_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA92_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA92_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA93_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA93_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA94_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA94_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA95_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA95_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA96_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA96_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA97_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA97_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA98_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA98_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA99_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA99_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA100_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA100_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA101_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA101_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA102_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA102_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA103_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA103_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA104_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA104_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA105_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA105_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA106_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA106_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA107_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA107_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA108_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA108_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA109_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA109_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA110_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA110_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA111_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA111_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA112_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA112_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA113_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA113_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA114_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA114_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA115_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA115_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA116_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA116_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA117_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA117_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA118_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA118_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA119_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA119_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA120_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA120_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA121_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA121_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA122_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA122_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA123_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA123_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA124_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA124_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA125_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA125_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA126_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA126_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA127_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA127_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_ANTENNA_START_DELAY_CNT_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_ANTENNA_START_DELAY_CNT_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_DP_START_TRIG0_DELAY_CNT_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_DP_START_TRIG0_DELAY_CNT_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_SYNC_POINT_IP_REQ_DLY_CNT_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_SYNC_POINT_IP_REQ_DLY_CNT_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_TSB_RD_TRIG_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_TSB_RD_TRIG_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_IP_SMPL_TSB_DATA_EN_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_IP_SMPL_TSB_DATA_EN_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_WATER_MARK_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_WATER_MARK_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_STATUS_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_STATUS_OFFSET ) ))
#define JESDABC_TX_GLUE_MEM_TX_TSB_UNDERFLOW_STATUS_ADR(_BASE) (( ( _BASE ) + ( JESDABC_TX_GLUE_MEM_TX_TSB_UNDERFLOW_STATUS_OFFSET ) ))

// ******************************************* /Address Space

//************************************************ RegisterStructs


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_SCRATCH register description at address offset 0x0
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/SCRATCH
  * Scratch Register
  */

typedef union {
  struct {
    uint32_t SCRATCHPAD : 32;
    ///< Scratch pad
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_scratch_reg_t;

#define JESDABC_TX_GLUE_MEM_SCRATCH_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_SCRATCH_RD_MASK (0xffffffffU)
#define JESDABC_TX_GLUE_MEM_SCRATCH_WR_MASK (0xffffffffU)


///< Scratch pad
#define JESDABC_TX_GLUE_MEM_SCRATCH_SCRATCHPAD_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_SCRATCH_SCRATCHPAD_BF_WID (32)
#define JESDABC_TX_GLUE_MEM_SCRATCH_SCRATCHPAD_BF_MSK (0xFFFFFFFF)
#define JESDABC_TX_GLUE_MEM_SCRATCH_SCRATCHPAD_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_APB_BRIDGE_STATUS register description at address offset 0x4
  *
  * Register default value:        0x00010000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/APB_BRIDGE_STATUS
  * APB Bridge Status Register
  */

typedef union {
  struct {
    uint32_t TIMEOUT_VALUE : 20;
    ///< Number of core clocks to wait before timing out an APB request
    ///< AccessType="RW" BitOffset="0" ResetValue="0x10000"
    uint32_t REVISION : 8;
    ///< Module Revision Number
    ///< AccessType="RO" BitOffset="20" ResetValue="0x0"
    uint32_t SW_LOCK_CTRL : 1;
    ///< Block software writes to timeout_value if set
    ///< AccessType="RW/1S" BitOffset="28" ResetValue="0x0"
    uint32_t UNSOL_ACK : 1;
    ///< An unsolicited acknowledge was received
    ///< AccessType="RW/1C/V" BitOffset="29" ResetValue="0x0"
    uint32_t ACK_ERROR : 1;
    ///< Acknowledgement had error bit set
    ///< AccessType="RW/1C/V" BitOffset="30" ResetValue="0x0"
    uint32_t TIMEOUT : 1;
    ///< An APB request has timed out
    ///< AccessType="RW/1C/V" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_apb_bridge_status_reg_t;

#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_DEFAULT (0x00010000U)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_RD_MASK (0xffffffffU)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_WR_MASK (0xf00fffffU)


///< Number of core clocks to wait before timing out an APB request
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_TIMEOUT_VALUE_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_TIMEOUT_VALUE_BF_WID (20)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_TIMEOUT_VALUE_BF_MSK (0x000FFFFF)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_TIMEOUT_VALUE_BF_DEF (0x00010000)

///< Module Revision Number
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_REVISION_BF_OFF (20)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_REVISION_BF_WID ( 8)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_REVISION_BF_MSK (0x0FF00000)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_REVISION_BF_DEF (0x00000000)

///< Block software writes to timeout_value if set
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_SW_LOCK_CTRL_BF_OFF (28)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_SW_LOCK_CTRL_BF_WID ( 1)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_SW_LOCK_CTRL_BF_MSK (0x10000000)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_SW_LOCK_CTRL_BF_DEF (0x00000000)

///< An unsolicited acknowledge was received
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_UNSOL_ACK_BF_OFF (29)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_UNSOL_ACK_BF_WID ( 1)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_UNSOL_ACK_BF_MSK (0x20000000)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_UNSOL_ACK_BF_DEF (0x00000000)

///< Acknowledgement had error bit set
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_ACK_ERROR_BF_OFF (30)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_ACK_ERROR_BF_WID ( 1)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_ACK_ERROR_BF_MSK (0x40000000)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_ACK_ERROR_BF_DEF (0x00000000)

///< An APB request has timed out
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_TIMEOUT_BF_OFF (31)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_TIMEOUT_BF_WID ( 1)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_TIMEOUT_BF_MSK (0x80000000)
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_TIMEOUT_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_STRM_MEM_INST_CNT register description at address offset 0x10
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_STRM_MEM_INST_CNT
  * TX stream memory instance count register
  */

typedef union {
  struct {
    uint32_t STRM_MEM_INST : 6;
    ///< Specifies the number of 4 KB memory blocks mapped to each stream.
    ///< The value should be one hot encoded as shown below.
    ///< 5'b00001   = 1  memory block.
    ///< 5'b00010   = 2  memory blocks.
    ///< 5'b00100   = 4  memory blocks.
    ///< 5'b01000   = 8  memory blocks             5'b10000   = 16 memory blocks.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 26;
    ///< Reserved
    ///< AccessType="RO" BitOffset="6" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_strm_mem_inst_cnt_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_INST_CNT_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_INST_CNT_RD_MASK (0x0000003fU)
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_INST_CNT_WR_MASK (0x0000003fU)


///< Specifies the number of 4 KB memory blocks mapped to each stream.
///< The value should be one hot encoded as shown below.
///< 5'b00001   = 1  memory block.
///< 5'b00010   = 2  memory blocks.
///< 5'b00100   = 4  memory blocks.
///< 5'b01000   = 8  memory blocks             5'b10000   = 16 memory blocks.
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_INST_CNT_STRM_MEM_INST_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_INST_CNT_STRM_MEM_INST_BF_WID ( 6)
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_INST_CNT_STRM_MEM_INST_BF_MSK (0x0000003F)
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_INST_CNT_STRM_MEM_INST_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_CONV_DP_CFG register description at address offset 0x14
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_CONV_DP_CFG
  * TX Converter datapath configuration register
  */

typedef union {
  struct {
    uint32_t TX_SONI : 3;
    ///< Defines number of sample transfered to IP in single sample clock cycle.
    ///< The valid values are as below.
    ///< 3'b000= soni 1       3'b001= soni 2       3'b010= soni 4       3'b011=
    ///< soni 8
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t SMPL_SHIFT_SIZE : 5;
    ///< Number of sample cycles taken to transfer 16 16-bit x samples per
    ///< converter to IP at the specified SONIhould be one hot encoded.
    ///< smpl_shift_size == 256/(16*tx_soni)
    ///< TBD for 12 bit mode
    ///< 5'b00001  = 16 shifts
    ///< 5'b00010  = 8  shifts
    ///< 5'b00100  = 4  shifts
    ///< 5'b01000  = 2  shifts
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t SMPL_WIDTH : 1;
    ///< Convereter Data sample width.
    ///< 0- 16-bit samples
    ///< 1- 12-bit samples.
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t USECASE_WITH_FB : 1;
    ///< Bit to indicate usecase with feedback
    ///< 0- usecase without feedback
    ///< 1- usecase with feedback.
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t  : 22;
    ///< Reserved
    ///< AccessType="RO" BitOffset="10" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_conv_dp_cfg_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_RD_MASK (0x000003ffU)
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_WR_MASK (0x000003ffU)


///< Defines number of sample transfered to IP in single sample clock cycle.
///< The valid values are as below.
///< 3'b000= soni 1       3'b001= soni 2       3'b010= soni 4       3'b011=
///< soni 8
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_TX_SONI_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_TX_SONI_BF_WID ( 3)
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_TX_SONI_BF_MSK (0x00000007)
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_TX_SONI_BF_DEF (0x00000000)

///< Number of sample cycles taken to transfer 16 16-bit x samples per
///< converter to IP at the specified SONIhould be one hot encoded.
///< smpl_shift_size == 256/(16*tx_soni)
///< TBD for 12 bit mode
///< 5'b00001  = 16 shifts
///< 5'b00010  = 8  shifts
///< 5'b00100  = 4  shifts
///< 5'b01000  = 2  shifts
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_SMPL_SHIFT_SIZE_BF_OFF ( 3)
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_SMPL_SHIFT_SIZE_BF_WID ( 5)
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_SMPL_SHIFT_SIZE_BF_MSK (0x000000F8)
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_SMPL_SHIFT_SIZE_BF_DEF (0x00000000)

///< Convereter Data sample width.
///< 0- 16-bit samples
///< 1- 12-bit samples.
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_SMPL_WIDTH_BF_OFF ( 8)
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_SMPL_WIDTH_BF_WID ( 1)
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_SMPL_WIDTH_BF_MSK (0x00000100)
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_SMPL_WIDTH_BF_DEF (0x00000000)

///< Bit to indicate usecase with feedback
///< 0- usecase without feedback
///< 1- usecase with feedback.
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_USECASE_WITH_FB_BF_OFF ( 9)
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_USECASE_WITH_FB_BF_WID ( 1)
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_USECASE_WITH_FB_BF_MSK (0x00000200)
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_USECASE_WITH_FB_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_MEM_RD_FREQ_CFG register description at address offset 0x18
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_MEM_RD_FREQ_CFG
  * TX Buffer Read configuration register
  */

typedef union {
  struct {
    uint32_t MEM_RD_FREQ : 10;
    ///< The Tx memories will be read periodically after N cycles once triggered,
    ///< where N is dertermined by this field.             If this ifeld is
    ///< programmed to 4, Tx memories periodically read 512-bits once in every
    ///< 4 read (sample) clock cycles.
    ///< mem_rd_freq(N) = ((sample_req_pos_cycles + sample_req_neg_cycles)
    ///< * sample_shift_size / tx_soni) - 1
    ///< The following description JESD204 IP Core User Manual  section 8.5
    ///< has details to calculate various terms in teh abov equation.
    ///< sample_req_num = Number of JESD samples per frame (S) * 8;
    ///< sample_req_den = Number of JESD Frames (F) * sample clock to characeter
    ///< clock ratio * tx_soni;
    ///< greatest_common_divisor(sample_req_num, sample_req_den);
    ///< sample_req_num = sample_req_num / gcd;              sample_req_den
    ///< = sample_req_den / gcd;              sample_req_pos_cycles = sample_req_num;
    ///< sample_req_neg_cycles = sample_req_den - sample_req_num;
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 22;
    ///< Reserved
    ///< AccessType="RO" BitOffset="10" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_mem_rd_freq_cfg_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_MEM_RD_FREQ_CFG_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_MEM_RD_FREQ_CFG_RD_MASK (0x000003ffU)
#define JESDABC_TX_GLUE_MEM_TX_MEM_RD_FREQ_CFG_WR_MASK (0x000003ffU)


///< The Tx memories will be read periodically after N cycles once triggered,
///< where N is dertermined by this field.             If this ifeld is
///< programmed to 4, Tx memories periodically read 512-bits once in every
///< 4 read (sample) clock cycles.
///< mem_rd_freq(N) = ((sample_req_pos_cycles + sample_req_neg_cycles)
///< * sample_shift_size / tx_soni) - 1
///< The following description JESD204 IP Core User Manual  section 8.5
///< has details to calculate various terms in teh abov equation.
///< sample_req_num = Number of JESD samples per frame (S) * 8;
///< sample_req_den = Number of JESD Frames (F) * sample clock to characeter
///< clock ratio * tx_soni;
///< greatest_common_divisor(sample_req_num, sample_req_den);
///< sample_req_num = sample_req_num / gcd;              sample_req_den
///< = sample_req_den / gcd;              sample_req_pos_cycles = sample_req_num;
///< sample_req_neg_cycles = sample_req_den - sample_req_num;
#define JESDABC_TX_GLUE_MEM_TX_MEM_RD_FREQ_CFG_MEM_RD_FREQ_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_MEM_RD_FREQ_CFG_MEM_RD_FREQ_BF_WID (10)
#define JESDABC_TX_GLUE_MEM_TX_MEM_RD_FREQ_CFG_MEM_RD_FREQ_BF_MSK (0x000003FF)
#define JESDABC_TX_GLUE_MEM_TX_MEM_RD_FREQ_CFG_MEM_RD_FREQ_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_DATAPATH_GATE_SEL register description at address offset 0x1c
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_DATAPATH_GATE_SEL
  * TX Datapath Gating logic parameters
  */

typedef union {
  struct {
    uint32_t DRF_ANT_RX_START_SEL : 2;
    ///< Selects the Data started indication from DIG RF 0 and DIG RF1 as shown
    ///< below.                                                  2'b00: ANT_RX_START
    ///< = IG RF 0 Data Start  AND  DIG Rf 1 Data Start
    ///< 2'b01: ANT_RX_START = IG RF 0 Data Start  OR   DIG Rf 1 Data Start
    ///< 2'b10: ANT_RX_START = IG RF 0 Data Start
    ///< 2'b11: ANT_RX_START = IG Rf 1 Data Start
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t TX_START_TRIG0_SEL : 2;
    ///< This selects teh trigger to read TSB buffers.
    ///< 2'b00: ANT_RX_START
    ///< 2'b01: TSB Fill level based trigger
    ///< 2'b10: BFN Trigger 0        2'b11: Software Trigger // To be added
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t TX_START_TRIG1_SEL : 2;
    ///< Selects the datapath switch over from fixed data pattern to TSB output
    ///< data.                                                  2'b00: START
    ///< TRIG0 Delayed by programmable Sample Clocks.       2'b01: BFN Trigger
    ///< 1.       2'b10: SoftWare Trigger       2'b11: Always enabled for TSB
    ///< data.
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t  : 26;
    ///< Reserved
    ///< AccessType="RO" BitOffset="6" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_datapath_gate_sel_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_RD_MASK (0x0000003fU)
#define JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_WR_MASK (0x0000003fU)


///< Selects the Data started indication from DIG RF 0 and DIG RF1 as shown
///< below.                                                  2'b00: ANT_RX_START
///< = IG RF 0 Data Start  AND  DIG Rf 1 Data Start
///< 2'b01: ANT_RX_START = IG RF 0 Data Start  OR   DIG Rf 1 Data Start
///< 2'b10: ANT_RX_START = IG RF 0 Data Start
///< 2'b11: ANT_RX_START = IG Rf 1 Data Start
#define JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_DRF_ANT_RX_START_SEL_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_DRF_ANT_RX_START_SEL_BF_WID ( 2)
#define JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_DRF_ANT_RX_START_SEL_BF_MSK (0x00000003)
#define JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_DRF_ANT_RX_START_SEL_BF_DEF (0x00000000)

///< This selects teh trigger to read TSB buffers.
///< 2'b00: ANT_RX_START
///< 2'b01: TSB Fill level based trigger
///< 2'b10: BFN Trigger 0        2'b11: Software Trigger // To be added
#define JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_TX_START_TRIG0_SEL_BF_OFF ( 2)
#define JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_TX_START_TRIG0_SEL_BF_WID ( 2)
#define JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_TX_START_TRIG0_SEL_BF_MSK (0x0000000C)
#define JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_TX_START_TRIG0_SEL_BF_DEF (0x00000000)

///< Selects the datapath switch over from fixed data pattern to TSB output
///< data.                                                  2'b00: START
///< TRIG0 Delayed by programmable Sample Clocks.       2'b01: BFN Trigger
///< 1.       2'b10: SoftWare Trigger       2'b11: Always enabled for TSB
///< data.
#define JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_TX_START_TRIG1_SEL_BF_OFF ( 4)
#define JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_TX_START_TRIG1_SEL_BF_WID ( 2)
#define JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_TX_START_TRIG1_SEL_BF_MSK (0x00000030)
#define JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_TX_START_TRIG1_SEL_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_STRM_PHM_DRF_SEL register description at address offset 0x30
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_STRM_PHM_DRF_SEL
  * JESD Stream to PHM DRF Mapping
  */

typedef union {
  struct {
    uint32_t DRF_SEL : 16;
    ///< Each bit Specifes if the Stream PHM values are selected from DIG RF
    ///< 0 or DIG RF 1 as shown below.       Bit0 : 1- Stream 0 PHM selected
    ///< from DIG RF1, 0 - Stream 0 PHM selected from DIG RF0.       Bit1 :
    ///< 1- Stream 1 PHM selected from DIG RF1, 0 - Stream 1 PHM selected from
    ///< DIG RF0.       Bit2 : 1- Stream 2 PHM selected from DIG RF1, 0 - Stream
    ///< 2 PHM selected from DIG RF0.       and so on.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 16;
    ///< Reserved
    ///< AccessType="RO" BitOffset="16" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_strm_phm_drf_sel_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_DRF_SEL_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_DRF_SEL_RD_MASK (0x0000ffffU)
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_DRF_SEL_WR_MASK (0x0000ffffU)


///< Each bit Specifes if the Stream PHM values are selected from DIG RF
///< 0 or DIG RF 1 as shown below.       Bit0 : 1- Stream 0 PHM selected
///< from DIG RF1, 0 - Stream 0 PHM selected from DIG RF0.       Bit1 :
///< 1- Stream 1 PHM selected from DIG RF1, 0 - Stream 1 PHM selected from
///< DIG RF0.       Bit2 : 1- Stream 2 PHM selected from DIG RF1, 0 - Stream
///< 2 PHM selected from DIG RF0.       and so on.
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_DRF_SEL_DRF_SEL_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_DRF_SEL_DRF_SEL_BF_WID (16)
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_DRF_SEL_DRF_SEL_BF_MSK (0x0000FFFF)
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_DRF_SEL_DRF_SEL_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_PHM_FRAME_CFG register description at address offset 0x34
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_PHM_FRAME_CFG
  * PHM frame configuration register
  */

typedef union {
  struct {
    uint32_t PHM_IDENTIFIER : 8;
    ///< 8 bit identifier value  in PHM Frame.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t PHM_FRAME_START_BIT : 1;
    ///< start bit vlaue in phm frame
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t PHM_FRAME_STOP_BIT : 1;
    ///< stop bit vlaue in phm frame
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t PHM_FRAME_IDLE_BIT : 1;
    ///< idle bit vlaue in phm frame
    ///< AccessType="RW" BitOffset="10" ResetValue="0x0"
    uint32_t  : 21;
    ///< Reserved
    ///< AccessType="RO" BitOffset="11" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_phm_frame_cfg_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_RD_MASK (0x000007ffU)
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_WR_MASK (0x000007ffU)


///< 8 bit identifier value  in PHM Frame.
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_PHM_IDENTIFIER_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_PHM_IDENTIFIER_BF_WID ( 8)
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_PHM_IDENTIFIER_BF_MSK (0x000000FF)
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_PHM_IDENTIFIER_BF_DEF (0x00000000)

///< start bit vlaue in phm frame
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_PHM_FRAME_START_BIT_BF_OFF ( 8)
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_PHM_FRAME_START_BIT_BF_WID ( 1)
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_PHM_FRAME_START_BIT_BF_MSK (0x00000100)
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_PHM_FRAME_START_BIT_BF_DEF (0x00000000)

///< stop bit vlaue in phm frame
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_PHM_FRAME_STOP_BIT_BF_OFF ( 9)
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_PHM_FRAME_STOP_BIT_BF_WID ( 1)
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_PHM_FRAME_STOP_BIT_BF_MSK (0x00000200)
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_PHM_FRAME_STOP_BIT_BF_DEF (0x00000000)

///< idle bit vlaue in phm frame
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_PHM_FRAME_IDLE_BIT_BF_OFF (10)
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_PHM_FRAME_IDLE_BIT_BF_WID ( 1)
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_PHM_FRAME_IDLE_BIT_BF_MSK (0x00000400)
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_PHM_FRAME_IDLE_BIT_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_PHM_SHIFT_NUM register description at address offset 0x38
  *
  * Register default value:        0x00000028
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_PHM_SHIFT_NUM
  * PHM Data shift Number configuration register
  */

typedef union {
  struct {
    uint32_t NUM_SHIFTS_PER_FRAME : 6;
    ///< 40-bit PHM Data is shifted serially to IP one bit per sample.
    ///< This register indicates number of sample clock cyles taken to shift
    ///< 40-bit data based on IP TX Samples on Interface value. The encoding
    ///< is value minus 1.             Number of shifts = 40 / tx_soni + (40
    ///< % tx_soni).                                                soni=1
    ///< , shifts = 39.                                                soni=2
    ///< shifts will be 19.             soni=4 shifts will be 9.         soni=8
    ///< shifts will be 4
    ///< AccessType="RW" BitOffset="0" ResetValue="0x28"
    uint32_t  : 26;
    ///< Reserved
    ///< AccessType="RO" BitOffset="6" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_phm_shift_num_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_PHM_SHIFT_NUM_DEFAULT (0x00000028U)
#define JESDABC_TX_GLUE_MEM_TX_PHM_SHIFT_NUM_RD_MASK (0x0000003fU)
#define JESDABC_TX_GLUE_MEM_TX_PHM_SHIFT_NUM_WR_MASK (0x0000003fU)


///< 40-bit PHM Data is shifted serially to IP one bit per sample.
///< This register indicates number of sample clock cyles taken to shift
///< 40-bit data based on IP TX Samples on Interface value. The encoding
///< is value minus 1.             Number of shifts = 40 / tx_soni + (40
///< % tx_soni).                                                soni=1
///< , shifts = 39.                                                soni=2
///< shifts will be 19.             soni=4 shifts will be 9.         soni=8
///< shifts will be 4
#define JESDABC_TX_GLUE_MEM_TX_PHM_SHIFT_NUM_SHIFTS_PER_FRAME_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_PHM_SHIFT_NUM_SHIFTS_PER_FRAME_BF_WID ( 6)
#define JESDABC_TX_GLUE_MEM_TX_PHM_SHIFT_NUM_SHIFTS_PER_FRAME_BF_MSK (0x0000003F)
#define JESDABC_TX_GLUE_MEM_TX_PHM_SHIFT_NUM_SHIFTS_PER_FRAME_BF_DEF (0x00000028)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_STRM_PHM_EN register description at address offset 0x3c
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_STRM_PHM_EN
  * TX Stream PHM enable register
  */

typedef union {
  struct {
    uint32_t PHM_EN : 16;
    ///< Each bit indicates if PHM is enabled or disabled for stream.
    ///< Bit0 : 1- Stream0 PHM enabled.       Bit1 : 1- Stream1 PHM enabled.
    ///< and so on.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 16;
    ///< Reserved
    ///< AccessType="RO" BitOffset="16" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_strm_phm_en_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_EN_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_EN_RD_MASK (0x0000ffffU)
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_EN_WR_MASK (0x0000ffffU)


///< Each bit indicates if PHM is enabled or disabled for stream.
///< Bit0 : 1- Stream0 PHM enabled.       Bit1 : 1- Stream1 PHM enabled.
///< and so on.
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_EN_PHM_EN_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_EN_PHM_EN_BF_WID (16)
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_EN_PHM_EN_BF_MSK (0x0000FFFF)
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_EN_PHM_EN_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_FOVR_CFG register description at address offset 0x50
  *
  * Register default value:        0x00000102
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_FOVR_CFG
  * FOVR PULSE width Configuration
  */

typedef union {
  struct {
    uint32_t FOVR_PULSE_EXTEND_CNT : 8;
    ///< This values specifies number of source cycles for which FOVR pulse
    ///< is extended before synchronising to Sample Clock. This to avoid missing
    ///< very fast FOVR pulses.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x2"
    uint32_t FOVR_SAMPLE_CNT : 8;
    ///< Number of Samples for which Synchronised FOVR pulse is sent.The value
    ///< should be greater than or equal to 1.
    ///< AccessType="RW" BitOffset="8" ResetValue="0x1"
    uint32_t  : 16;
    ///< Reserved
    ///< AccessType="RO" BitOffset="16" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_fovr_cfg_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_FOVR_CFG_DEFAULT (0x00000102U)
#define JESDABC_TX_GLUE_MEM_TX_FOVR_CFG_RD_MASK (0x0000ffffU)
#define JESDABC_TX_GLUE_MEM_TX_FOVR_CFG_WR_MASK (0x0000ffffU)


///< This values specifies number of source cycles for which FOVR pulse
///< is extended before synchronising to Sample Clock. This to avoid missing
///< very fast FOVR pulses.
#define JESDABC_TX_GLUE_MEM_TX_FOVR_CFG_FOVR_PULSE_EXTEND_CNT_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_FOVR_CFG_FOVR_PULSE_EXTEND_CNT_BF_WID ( 8)
#define JESDABC_TX_GLUE_MEM_TX_FOVR_CFG_FOVR_PULSE_EXTEND_CNT_BF_MSK (0x000000FF)
#define JESDABC_TX_GLUE_MEM_TX_FOVR_CFG_FOVR_PULSE_EXTEND_CNT_BF_DEF (0x00000002)

///< Number of Samples for which Synchronised FOVR pulse is sent.The value
///< should be greater than or equal to 1.
#define JESDABC_TX_GLUE_MEM_TX_FOVR_CFG_FOVR_SAMPLE_CNT_BF_OFF ( 8)
#define JESDABC_TX_GLUE_MEM_TX_FOVR_CFG_FOVR_SAMPLE_CNT_BF_WID ( 8)
#define JESDABC_TX_GLUE_MEM_TX_FOVR_CFG_FOVR_SAMPLE_CNT_BF_MSK (0x0000FF00)
#define JESDABC_TX_GLUE_MEM_TX_FOVR_CFG_FOVR_SAMPLE_CNT_BF_DEF (0x00000100)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_STRM_FOVR_EN register description at address offset 0x54
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_STRM_FOVR_EN
  * TX Stream FOVR enable register
  */

typedef union {
  struct {
    uint32_t FOVR_EN : 16;
    ///< Each bit indicates if FOVR is enabled or disabled for stream.
    ///< Bit0 : 1- Stream0 FOVR enabled.       Bit1 : 1- Stream1 FOVR enabled.
    ///< and so on.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 16;
    ///< Reserved
    ///< AccessType="RO" BitOffset="16" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_strm_fovr_en_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_EN_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_EN_RD_MASK (0x0000ffffU)
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_EN_WR_MASK (0x0000ffffU)


///< Each bit indicates if FOVR is enabled or disabled for stream.
///< Bit0 : 1- Stream0 FOVR enabled.       Bit1 : 1- Stream1 FOVR enabled.
///< and so on.
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_EN_FOVR_EN_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_EN_FOVR_EN_BF_WID (16)
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_EN_FOVR_EN_BF_MSK (0x0000FFFF)
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_EN_FOVR_EN_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_DATA_SRC_EN register description at address offset 0x60
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_DATA_SRC_EN
  * TX TSB DATA SOURCE Mode Enable register
  */

typedef union {
  struct {
    uint32_t DATA_SRC : 1;
    ///< Enables TSB data source mode when set to 1. The TSB buffers are loaded
    ///< through APB and Data is repeatedly sent on the JESD interface in this
    ///< mode. The writes to TSB from crux interface is disabled in this mode.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 31;
    ///< Reserved
    ///< AccessType="RO" BitOffset="1" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_data_src_en_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_DATA_SRC_EN_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_DATA_SRC_EN_RD_MASK (0x00000001U)
#define JESDABC_TX_GLUE_MEM_TX_DATA_SRC_EN_WR_MASK (0x00000001U)


///< Enables TSB data source mode when set to 1. The TSB buffers are loaded
///< through APB and Data is repeatedly sent on the JESD interface in this
///< mode. The writes to TSB from crux interface is disabled in this mode.
#define JESDABC_TX_GLUE_MEM_TX_DATA_SRC_EN_DATA_SRC_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_DATA_SRC_EN_DATA_SRC_BF_WID ( 1)
#define JESDABC_TX_GLUE_MEM_TX_DATA_SRC_EN_DATA_SRC_BF_MSK (0x00000001)
#define JESDABC_TX_GLUE_MEM_TX_DATA_SRC_EN_DATA_SRC_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_CAPTURE_FRZ_EN register description at address offset 0x64
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_CAPTURE_FRZ_EN
  * TX TSB CAPTURE FREEZE Mode Enable register
  */

typedef union {
  struct {
    uint32_t DATA_SRC : 1;
    ///< Enables TSB capture mode when set to 1. The TSB buffers capture data
    ///< from CRUX interface until they are full.TSB data can be accessed through
    ///< APB interface. The APB write to TSB and TSB to IP datapth are disabled
    ///< in this mode.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 31;
    ///< Reserved
    ///< AccessType="RO" BitOffset="1" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_capture_frz_en_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_CAPTURE_FRZ_EN_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_CAPTURE_FRZ_EN_RD_MASK (0x00000001U)
#define JESDABC_TX_GLUE_MEM_TX_CAPTURE_FRZ_EN_WR_MASK (0x00000001U)


///< Enables TSB capture mode when set to 1. The TSB buffers capture data
///< from CRUX interface until they are full.TSB data can be accessed through
///< APB interface. The APB write to TSB and TSB to IP datapth are disabled
///< in this mode.
#define JESDABC_TX_GLUE_MEM_TX_CAPTURE_FRZ_EN_DATA_SRC_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_CAPTURE_FRZ_EN_DATA_SRC_BF_WID ( 1)
#define JESDABC_TX_GLUE_MEM_TX_CAPTURE_FRZ_EN_DATA_SRC_BF_MSK (0x00000001)
#define JESDABC_TX_GLUE_MEM_TX_CAPTURE_FRZ_EN_DATA_SRC_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_APB_MEM_RADDR register description at address offset 0x68
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_APB_MEM_RADDR
  * TX TSB APB MEM Read Address
  */

typedef union {
  struct {
    uint32_t APB_MEM_RADDR : 6;
    ///< TX TSB APB MEM Read Address
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t RD_BUFFER_SEL : 4;
    ///< inidactes the buffers selected to be written in data capture mode
    ///< only one buffer can be selected to read at once ,
    ///< 4'b0000  -  buffer 0 is selected
    ///< 4'b0001  - buffer 1 is selcted
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t  : 22;
    ///< Reserved
    ///< AccessType="RO" BitOffset="10" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_apb_mem_raddr_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RADDR_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RADDR_RD_MASK (0x000003ffU)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RADDR_WR_MASK (0x000003ffU)


///< TX TSB APB MEM Read Address
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RADDR_APB_MEM_RADDR_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RADDR_APB_MEM_RADDR_BF_WID ( 6)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RADDR_APB_MEM_RADDR_BF_MSK (0x0000003F)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RADDR_APB_MEM_RADDR_BF_DEF (0x00000000)

///< inidactes the buffers selected to be written in data capture mode
///< only one buffer can be selected to read at once ,
///< 4'b0000  -  buffer 0 is selected
///< 4'b0001  - buffer 1 is selcted
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RADDR_RD_BUFFER_SEL_BF_OFF ( 6)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RADDR_RD_BUFFER_SEL_BF_WID ( 4)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RADDR_RD_BUFFER_SEL_BF_MSK (0x000003C0)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RADDR_RD_BUFFER_SEL_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_APB_MEM_RD register description at address offset 0x6c
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_APB_MEM_RD
  * TX TSB APB MEM READ register
  */

typedef union {
  struct {
    uint32_t TSB_RD : 1;
    ///< When written 1 triggers read to all enabled tsb buffers and captures
    ///< the 512 bit from read address location per TSB.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 31;
    ///< Reserved
    ///< AccessType="RO" BitOffset="1" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_apb_mem_rd_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RD_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RD_MASK (0x00000001U)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RD_WR_MASK (0x00000001U)


///< When written 1 triggers read to all enabled tsb buffers and captures
///< the 512 bit from read address location per TSB.
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RD_TSB_RD_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RD_TSB_RD_BF_WID ( 1)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RD_TSB_RD_BF_MSK (0x00000001)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RD_TSB_RD_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_STRM_MEM_RD_PTR[16] register description at address offset 0x100
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_STRM_MEM_RD_PTR
  * JESD TX Glue Memory Read Pointer
  */

typedef union {
  struct {
    uint32_t TX_MEM_RD_PTR : 16;
    ///< Tx memory read pointer.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 16;
    ///< Reserved
    ///< AccessType="RO" BitOffset="16" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_strm_mem_rd_ptr_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR_RD_MASK (0x0000ffffU)
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR_WR_MASK (0x0000ffffU)


///< Tx memory read pointer.
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR_TX_MEM_RD_PTR_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR_TX_MEM_RD_PTR_BF_WID (16)
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR_TX_MEM_RD_PTR_BF_MSK (0x0000FFFF)
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR_TX_MEM_RD_PTR_BF_DEF (0x00000000)
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR_ARRAY_INST0 (16)
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR_ARRAY_STRIDE0 (0x0004)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_APB_MEM_RDATA[16] register description at address offset 0x180
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_APB_MEM_RDATA
  * TX APB MEM Read Data
  */

typedef union {
  struct {
    uint32_t APB_MEM_RDATA : 32;
    ///< holds the 32 bit read data.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_apb_mem_rdata_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA_RD_MASK (0xffffffffU)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA_WR_MASK (0x00000000U)


///< holds the 32 bit read data.
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA_APB_MEM_RDATA_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA_APB_MEM_RDATA_BF_WID (32)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA_APB_MEM_RDATA_BF_MSK (0xFFFFFFFF)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA_APB_MEM_RDATA_BF_DEF (0x00000000)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA_ARRAY_INST0 (16)
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA_ARRAY_STRIDE0 (0x0004)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_STRM_PHM_FIFO_STS[16] register description at address offset 0x300
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_STRM_PHM_FIFO_STS
  * TX Stream PHM FIFO Status
  */

typedef union {
  struct {
    uint32_t PHM_FIFO_STATUS : 32;
    ///< HHlds the value of phm_fifo status bits
    ///< [31:DEPTHWIDTH+8]:  0,
    ///< [DEPTHWIDTH+7:8]:  FIFO depth,
    ///< [7]:      FIFO full         (FIFO depth == FIFO size),
    ///< [6]:      FIFO almost full  (FIFO depth >= high watermark),
    ///< [5]:      FIFO almost empty (FIFO depth <= low  watermark),
    ///< [4]:      FIFO empty        (FIFO depth == 0),
    ///< [3]:                    Reserved,
    ///< [2]:      FIFO parity error (always 0),
    ///< [1]:      FIFO overflow     (push while FIFO full),
    ///< [0]:      FIFO underflow    (pop  while FIFO empty),Status of phm
    ///< fifo
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_strm_phm_fifo_sts_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS_RD_MASK (0xffffffffU)
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS_WR_MASK (0x00000000U)


///< HHlds the value of phm_fifo status bits
///< [31:DEPTHWIDTH+8]:  0,
///< [DEPTHWIDTH+7:8]:  FIFO depth,
///< [7]:      FIFO full         (FIFO depth == FIFO size),
///< [6]:      FIFO almost full  (FIFO depth >= high watermark),
///< [5]:      FIFO almost empty (FIFO depth <= low  watermark),
///< [4]:      FIFO empty        (FIFO depth == 0),
///< [3]:                    Reserved,
///< [2]:      FIFO parity error (always 0),
///< [1]:      FIFO overflow     (push while FIFO full),
///< [0]:      FIFO underflow    (pop  while FIFO empty),Status of phm
///< fifo
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS_PHM_FIFO_STATUS_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS_PHM_FIFO_STATUS_BF_WID (32)
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS_PHM_FIFO_STATUS_BF_MSK (0xFFFFFFFF)
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS_PHM_FIFO_STATUS_BF_DEF (0x00000000)
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS_ARRAY_INST0 (16)
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS_ARRAY_STRIDE0 (0x0004)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_STRM_FOVR_MAP[16] register description at address offset 0x380
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_STRM_FOVR_MAP
  * JESD STREAM DRF FOVR MAP
  */

typedef union {
  struct {
    uint32_t FOVR_DRF_SEL : 1;
    ///< Specifes if the Stream FOVR values are selected from DIG RF 0 or DIG
    ///< RF 1 as shown below.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t FOVR_BIT_NUM : 4;
    ///< Indicates bit number in the 10-bit FOVR bus from the selected DIG
    ///< RF
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t  : 27;
    ///< Reserved
    ///< AccessType="RO" BitOffset="5" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_strm_fovr_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_RD_MASK (0x0000001fU)
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_WR_MASK (0x0000001fU)


///< Specifes if the Stream FOVR values are selected from DIG RF 0 or DIG
///< RF 1 as shown below.
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_DRF_SEL_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_DRF_SEL_BF_WID ( 1)
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_DRF_SEL_BF_MSK (0x00000001)
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_DRF_SEL_BF_DEF (0x00000000)

///< Indicates bit number in the 10-bit FOVR bus from the selected DIG
///< RF
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_BIT_NUM_BF_OFF ( 1)
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_BIT_NUM_BF_WID ( 4)
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_BIT_NUM_BF_MSK (0x0000001E)
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_BIT_NUM_BF_DEF (0x00000000)
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_ARRAY_INST0 (16)
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_ARRAY_STRIDE0 (0x0004)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_CONV_SMPL_INIT_DATA[128] register description at address offset 0x400
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_CONV_SMPL_INIT_DATA
  * TX IP Converter Sample Initial data
  */

typedef union {
  struct {
    uint32_t CONV_SMPL_INIT_DATA : 32;
    ///< This set of registers holds the Initial data pattern to be driven
    ///< on TX IP sample interface until data path is switch to read from DIG
    ///< RF Antenna data.        Each 32-bit register holds data for 2 16-bit
    ///< samples.              128 32-bit register are needed to drive 4096
    ///< bit IP sample interface. (32 coverters and 8 16-bit samples per converter).
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA_RD_MASK (0xffffffffU)
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA_WR_MASK (0xffffffffU)


///< This set of registers holds the Initial data pattern to be driven
///< on TX IP sample interface until data path is switch to read from DIG
///< RF Antenna data.        Each 32-bit register holds data for 2 16-bit
///< samples.              128 32-bit register are needed to drive 4096
///< bit IP sample interface. (32 coverters and 8 16-bit samples per converter).
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA_CONV_SMPL_INIT_DATA_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA_CONV_SMPL_INIT_DATA_BF_WID (32)
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA_CONV_SMPL_INIT_DATA_BF_MSK (0xFFFFFFFF)
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA_CONV_SMPL_INIT_DATA_BF_DEF (0x00000000)
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA_ARRAY_INST0 (128)
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA_ARRAY_STRIDE0 (0x0004)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_ANTENNA_START_DELAY_CNT register description at address offset 0x600
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_ANTENNA_START_DELAY_CNT
  * TX Antenna Start Delay Count
  */

typedef union {
  struct {
    uint32_t ANT_START_DLY_CNT : 32;
    ///< This register indicates the value to delay DIG RF antenna start trigger
    ///< before reading TSB.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_antenna_start_delay_cnt_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_ANTENNA_START_DELAY_CNT_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_ANTENNA_START_DELAY_CNT_RD_MASK (0xffffffffU)
#define JESDABC_TX_GLUE_MEM_TX_ANTENNA_START_DELAY_CNT_WR_MASK (0xffffffffU)


///< This register indicates the value to delay DIG RF antenna start trigger
///< before reading TSB.
#define JESDABC_TX_GLUE_MEM_TX_ANTENNA_START_DELAY_CNT_ANT_START_DLY_CNT_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_ANTENNA_START_DELAY_CNT_ANT_START_DLY_CNT_BF_WID (32)
#define JESDABC_TX_GLUE_MEM_TX_ANTENNA_START_DELAY_CNT_ANT_START_DLY_CNT_BF_MSK (0xFFFFFFFF)
#define JESDABC_TX_GLUE_MEM_TX_ANTENNA_START_DELAY_CNT_ANT_START_DLY_CNT_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_DP_START_TRIG0_DELAY_CNT register description at address offset 0x604
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_DP_START_TRIG0_DELAY_CNT
  * TX datapath Start Trigger0 Delay Count
  */

typedef union {
  struct {
    uint32_t ANT_START_DLY_CNT : 32;
    ///< This register indicates the value to delay TSB read trigger value
    ///< that is used to seitch data to TX IP from Initial fixed pattern to
    ///< TSB output..
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_dp_start_trig0_delay_cnt_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_DP_START_TRIG0_DELAY_CNT_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_DP_START_TRIG0_DELAY_CNT_RD_MASK (0xffffffffU)
#define JESDABC_TX_GLUE_MEM_TX_DP_START_TRIG0_DELAY_CNT_WR_MASK (0xffffffffU)


///< This register indicates the value to delay TSB read trigger value
///< that is used to seitch data to TX IP from Initial fixed pattern to
///< TSB output..
#define JESDABC_TX_GLUE_MEM_TX_DP_START_TRIG0_DELAY_CNT_ANT_START_DLY_CNT_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_DP_START_TRIG0_DELAY_CNT_ANT_START_DLY_CNT_BF_WID (32)
#define JESDABC_TX_GLUE_MEM_TX_DP_START_TRIG0_DELAY_CNT_ANT_START_DLY_CNT_BF_MSK (0xFFFFFFFF)
#define JESDABC_TX_GLUE_MEM_TX_DP_START_TRIG0_DELAY_CNT_ANT_START_DLY_CNT_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_SYNC_POINT_IP_REQ_DLY_CNT register description at address offset 0x608
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_SYNC_POINT_IP_REQ_DLY_CNT
  * TX Syncpoint to TXIP Req delay Count
  */

typedef union {
  struct {
    uint32_t TX_SP_IP_REQ_DLY : 32;
    ///< This register captures the number of sample clock cycles between the
    ///< syncpoint where the data is switched to tsb output and immediate request
    ///< from tx ip.
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_sync_point_ip_req_dly_cnt_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_SYNC_POINT_IP_REQ_DLY_CNT_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_SYNC_POINT_IP_REQ_DLY_CNT_RD_MASK (0xffffffffU)
#define JESDABC_TX_GLUE_MEM_TX_SYNC_POINT_IP_REQ_DLY_CNT_WR_MASK (0x00000000U)


///< This register captures the number of sample clock cycles between the
///< syncpoint where the data is switched to tsb output and immediate request
///< from tx ip.
#define JESDABC_TX_GLUE_MEM_TX_SYNC_POINT_IP_REQ_DLY_CNT_TX_SP_IP_REQ_DLY_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_SYNC_POINT_IP_REQ_DLY_CNT_TX_SP_IP_REQ_DLY_BF_WID (32)
#define JESDABC_TX_GLUE_MEM_TX_SYNC_POINT_IP_REQ_DLY_CNT_TX_SP_IP_REQ_DLY_BF_MSK (0xFFFFFFFF)
#define JESDABC_TX_GLUE_MEM_TX_SYNC_POINT_IP_REQ_DLY_CNT_TX_SP_IP_REQ_DLY_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_TSB_RD_TRIG register description at address offset 0x610
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_TSB_RD_TRIG
  * TX TSB READ trigger register
  */

typedef union {
  struct {
    uint32_t TSB_RD_TRIG : 1;
    ///< Setting this bit to 1 triggers the TSB buffer read irrespective of
    ///< the fill level status, only when select through TX_DATAPATH_GATE_SEL
    ///< registers.        This is used in TSB data source debug mode to trigger
    ///< TSB read after loading it through AXI interface.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 31;
    ///< Reserved
    ///< AccessType="RO" BitOffset="1" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_tsb_rd_trig_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_TSB_RD_TRIG_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_TSB_RD_TRIG_RD_MASK (0x00000001U)
#define JESDABC_TX_GLUE_MEM_TX_TSB_RD_TRIG_WR_MASK (0x00000001U)


///< Setting this bit to 1 triggers the TSB buffer read irrespective of
///< the fill level status, only when select through TX_DATAPATH_GATE_SEL
///< registers.        This is used in TSB data source debug mode to trigger
///< TSB read after loading it through AXI interface.
#define JESDABC_TX_GLUE_MEM_TX_TSB_RD_TRIG_TSB_RD_TRIG_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_TSB_RD_TRIG_TSB_RD_TRIG_BF_WID ( 1)
#define JESDABC_TX_GLUE_MEM_TX_TSB_RD_TRIG_TSB_RD_TRIG_BF_MSK (0x00000001)
#define JESDABC_TX_GLUE_MEM_TX_TSB_RD_TRIG_TSB_RD_TRIG_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_IP_SMPL_TSB_DATA_EN register description at address offset 0x614
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_IP_SMPL_TSB_DATA_EN
  * TSB RD data to TX IP Sample Data enable
  */

typedef union {
  struct {
    uint32_t TSB_RD_TRIG : 1;
    ///< Setting this bit to 1 selects the data to switch from constant pattern
    ///< to TSB output, only when select through TX_DATAPATH_GATE_SEL registers.
    ///< This used in TSB data source debug mode. This bit needs to be set
    ///< after the TSB read is triggered through TX_TSB_RD_TRIG register.
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 31;
    ///< Reserved
    ///< AccessType="RO" BitOffset="1" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_ip_smpl_tsb_data_en_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_IP_SMPL_TSB_DATA_EN_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_IP_SMPL_TSB_DATA_EN_RD_MASK (0x00000001U)
#define JESDABC_TX_GLUE_MEM_TX_IP_SMPL_TSB_DATA_EN_WR_MASK (0x00000001U)


///< Setting this bit to 1 selects the data to switch from constant pattern
///< to TSB output, only when select through TX_DATAPATH_GATE_SEL registers.
///< This used in TSB data source debug mode. This bit needs to be set
///< after the TSB read is triggered through TX_TSB_RD_TRIG register.
#define JESDABC_TX_GLUE_MEM_TX_IP_SMPL_TSB_DATA_EN_TSB_RD_TRIG_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_IP_SMPL_TSB_DATA_EN_TSB_RD_TRIG_BF_WID ( 1)
#define JESDABC_TX_GLUE_MEM_TX_IP_SMPL_TSB_DATA_EN_TSB_RD_TRIG_BF_MSK (0x00000001)
#define JESDABC_TX_GLUE_MEM_TX_IP_SMPL_TSB_DATA_EN_TSB_RD_TRIG_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_TSB_EMPTY_WATER_MARK register description at address offset 0x618
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_TSB_EMPTY_WATER_MARK
  * JESD TX  TSB buffers empty water mark
  */

typedef union {
  struct {
    uint32_t TX_BUF_EMPTY_WATER_MARK : 10;
    ///< Indicates the tsb buffer  empty water wark 64 byte aligned
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t  : 22;
    ///< Reserved
    ///< AccessType="RO" BitOffset="10" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_tsb_empty_water_mark_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_WATER_MARK_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_WATER_MARK_RD_MASK (0x000003ffU)
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_WATER_MARK_WR_MASK (0x000003ffU)


///< Indicates the tsb buffer  empty water wark 64 byte aligned
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_WATER_MARK_TX_BUF_EMPTY_WATER_MARK_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_WATER_MARK_TX_BUF_EMPTY_WATER_MARK_BF_WID (10)
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_WATER_MARK_TX_BUF_EMPTY_WATER_MARK_BF_MSK (0x000003FF)
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_WATER_MARK_TX_BUF_EMPTY_WATER_MARK_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_TSB_EMPTY_STATUS register description at address offset 0x61c
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_TSB_EMPTY_STATUS
  * JESD TX TSB empty and almost empty  Status
  */

typedef union {
  struct {
    uint32_t TX_BUF_EMPTY : 16;
    ///< set if tsb buffers are empty , each bit corresponds to each stream
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
    uint32_t TX_BUF_ALMOST_EMPTY : 16;
    ///< set if tsb buffers are almost empty , each bit corresponds to each
    ///< stream
    ///< AccessType="RO" BitOffset="16" ResetValue="0x0"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_tsb_empty_status_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_STATUS_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_STATUS_RD_MASK (0xffffffffU)
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_STATUS_WR_MASK (0x00000000U)


///< set if tsb buffers are empty , each bit corresponds to each stream
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_STATUS_TX_BUF_EMPTY_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_STATUS_TX_BUF_EMPTY_BF_WID (16)
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_STATUS_TX_BUF_EMPTY_BF_MSK (0x0000FFFF)
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_STATUS_TX_BUF_EMPTY_BF_DEF (0x00000000)

///< set if tsb buffers are almost empty , each bit corresponds to each
///< stream
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_STATUS_TX_BUF_ALMOST_EMPTY_BF_OFF (16)
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_STATUS_TX_BUF_ALMOST_EMPTY_BF_WID (16)
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_STATUS_TX_BUF_ALMOST_EMPTY_BF_MSK (0xFFFF0000)
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_STATUS_TX_BUF_ALMOST_EMPTY_BF_DEF (0x00000000)


/** @brief JESDABC_TX_GLUE_MEM_JESDABC_TX_GLUE_TX_TSB_UNDERFLOW_STATUS register description at address offset 0x620
  *
  * Register default value:        0x00000000
  * Register full path in IP: jesdabc_tx_glue_MEM/jesdabc_tx_glue/TX_TSB_UNDERFLOW_STATUS
  * JESD TX TSB undeflow status
  */

typedef union {
  struct {
    uint32_t TX_BUF_UNDERFLOW : 1;
    ///< set if any of the tsb buffers underflow
    ///< AccessType="RO" BitOffset="0" ResetValue="0x0"
    uint32_t  : 31;
    ///< Reserved
    ///< AccessType="RO" BitOffset="1" ResetValue="None"
  } ;
  uint32_t value;
} jesdabc_tx_glue_mem_tx_tsb_underflow_status_reg_t;

#define JESDABC_TX_GLUE_MEM_TX_TSB_UNDERFLOW_STATUS_DEFAULT (0x00000000U)
#define JESDABC_TX_GLUE_MEM_TX_TSB_UNDERFLOW_STATUS_RD_MASK (0x00000001U)
#define JESDABC_TX_GLUE_MEM_TX_TSB_UNDERFLOW_STATUS_WR_MASK (0x00000000U)


///< set if any of the tsb buffers underflow
#define JESDABC_TX_GLUE_MEM_TX_TSB_UNDERFLOW_STATUS_TX_BUF_UNDERFLOW_BF_OFF ( 0)
#define JESDABC_TX_GLUE_MEM_TX_TSB_UNDERFLOW_STATUS_TX_BUF_UNDERFLOW_BF_WID ( 1)
#define JESDABC_TX_GLUE_MEM_TX_TSB_UNDERFLOW_STATUS_TX_BUF_UNDERFLOW_BF_MSK (0x00000001)
#define JESDABC_TX_GLUE_MEM_TX_TSB_UNDERFLOW_STATUS_TX_BUF_UNDERFLOW_BF_DEF (0x00000000)

//************************************************ /RegisterStructs


// ******************************************* Register pointer macros

// Stepping: A0
//
#define JESDABC_TX_GLUE_MEM_SCRATCH_REG(_BASE) ((jesdabc_tx_glue_mem_scratch_reg_t*) JESDABC_TX_GLUE_MEM_SCRATCH_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_REG(_BASE) ((jesdabc_tx_glue_mem_apb_bridge_status_reg_t*) JESDABC_TX_GLUE_MEM_APB_BRIDGE_STATUS_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_INST_CNT_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_mem_inst_cnt_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_MEM_INST_CNT_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_dp_cfg_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_DP_CFG_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_MEM_RD_FREQ_CFG_REG(_BASE) ((jesdabc_tx_glue_mem_tx_mem_rd_freq_cfg_reg_t*) JESDABC_TX_GLUE_MEM_TX_MEM_RD_FREQ_CFG_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_REG(_BASE) ((jesdabc_tx_glue_mem_tx_datapath_gate_sel_reg_t*) JESDABC_TX_GLUE_MEM_TX_DATAPATH_GATE_SEL_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_DRF_SEL_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_phm_drf_sel_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_PHM_DRF_SEL_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_REG(_BASE) ((jesdabc_tx_glue_mem_tx_phm_frame_cfg_reg_t*) JESDABC_TX_GLUE_MEM_TX_PHM_FRAME_CFG_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_PHM_SHIFT_NUM_REG(_BASE) ((jesdabc_tx_glue_mem_tx_phm_shift_num_reg_t*) JESDABC_TX_GLUE_MEM_TX_PHM_SHIFT_NUM_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_EN_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_phm_en_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_PHM_EN_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_FOVR_CFG_REG(_BASE) ((jesdabc_tx_glue_mem_tx_fovr_cfg_reg_t*) JESDABC_TX_GLUE_MEM_TX_FOVR_CFG_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_EN_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_fovr_en_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_EN_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_DATA_SRC_EN_REG(_BASE) ((jesdabc_tx_glue_mem_tx_data_src_en_reg_t*) JESDABC_TX_GLUE_MEM_TX_DATA_SRC_EN_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CAPTURE_FRZ_EN_REG(_BASE) ((jesdabc_tx_glue_mem_tx_capture_frz_en_reg_t*) JESDABC_TX_GLUE_MEM_TX_CAPTURE_FRZ_EN_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RADDR_REG(_BASE) ((jesdabc_tx_glue_mem_tx_apb_mem_raddr_reg_t*) JESDABC_TX_GLUE_MEM_TX_APB_MEM_RADDR_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RD_REG(_BASE) ((jesdabc_tx_glue_mem_tx_apb_mem_rd_reg_t*) JESDABC_TX_GLUE_MEM_TX_APB_MEM_RD_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR0_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_mem_rd_ptr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR0_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR1_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_mem_rd_ptr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR1_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR2_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_mem_rd_ptr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR2_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR3_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_mem_rd_ptr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR3_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR4_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_mem_rd_ptr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR4_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR5_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_mem_rd_ptr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR5_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR6_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_mem_rd_ptr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR6_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR7_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_mem_rd_ptr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR7_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR8_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_mem_rd_ptr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR8_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR9_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_mem_rd_ptr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR9_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR10_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_mem_rd_ptr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR10_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR11_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_mem_rd_ptr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR11_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR12_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_mem_rd_ptr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR12_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR13_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_mem_rd_ptr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR13_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR14_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_mem_rd_ptr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR14_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR15_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_mem_rd_ptr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_MEM_RD_PTR15_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA0_REG(_BASE) ((jesdabc_tx_glue_mem_tx_apb_mem_rdata_reg_t*) JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA0_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA1_REG(_BASE) ((jesdabc_tx_glue_mem_tx_apb_mem_rdata_reg_t*) JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA1_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA2_REG(_BASE) ((jesdabc_tx_glue_mem_tx_apb_mem_rdata_reg_t*) JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA2_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA3_REG(_BASE) ((jesdabc_tx_glue_mem_tx_apb_mem_rdata_reg_t*) JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA3_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA4_REG(_BASE) ((jesdabc_tx_glue_mem_tx_apb_mem_rdata_reg_t*) JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA4_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA5_REG(_BASE) ((jesdabc_tx_glue_mem_tx_apb_mem_rdata_reg_t*) JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA5_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA6_REG(_BASE) ((jesdabc_tx_glue_mem_tx_apb_mem_rdata_reg_t*) JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA6_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA7_REG(_BASE) ((jesdabc_tx_glue_mem_tx_apb_mem_rdata_reg_t*) JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA7_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA8_REG(_BASE) ((jesdabc_tx_glue_mem_tx_apb_mem_rdata_reg_t*) JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA8_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA9_REG(_BASE) ((jesdabc_tx_glue_mem_tx_apb_mem_rdata_reg_t*) JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA9_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA10_REG(_BASE) ((jesdabc_tx_glue_mem_tx_apb_mem_rdata_reg_t*) JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA10_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA11_REG(_BASE) ((jesdabc_tx_glue_mem_tx_apb_mem_rdata_reg_t*) JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA11_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA12_REG(_BASE) ((jesdabc_tx_glue_mem_tx_apb_mem_rdata_reg_t*) JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA12_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA13_REG(_BASE) ((jesdabc_tx_glue_mem_tx_apb_mem_rdata_reg_t*) JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA13_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA14_REG(_BASE) ((jesdabc_tx_glue_mem_tx_apb_mem_rdata_reg_t*) JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA14_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA15_REG(_BASE) ((jesdabc_tx_glue_mem_tx_apb_mem_rdata_reg_t*) JESDABC_TX_GLUE_MEM_TX_APB_MEM_RDATA15_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS0_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_phm_fifo_sts_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS0_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS1_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_phm_fifo_sts_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS1_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS2_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_phm_fifo_sts_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS2_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS3_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_phm_fifo_sts_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS3_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS4_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_phm_fifo_sts_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS4_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS5_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_phm_fifo_sts_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS5_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS6_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_phm_fifo_sts_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS6_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS7_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_phm_fifo_sts_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS7_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS8_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_phm_fifo_sts_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS8_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS9_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_phm_fifo_sts_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS9_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS10_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_phm_fifo_sts_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS10_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS11_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_phm_fifo_sts_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS11_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS12_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_phm_fifo_sts_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS12_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS13_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_phm_fifo_sts_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS13_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS14_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_phm_fifo_sts_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS14_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS15_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_phm_fifo_sts_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_PHM_FIFO_STS15_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP0_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_fovr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP0_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP1_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_fovr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP1_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP2_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_fovr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP2_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP3_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_fovr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP3_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP4_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_fovr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP4_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP5_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_fovr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP5_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP6_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_fovr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP6_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP7_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_fovr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP7_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP8_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_fovr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP8_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP9_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_fovr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP9_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP10_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_fovr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP10_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP11_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_fovr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP11_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP12_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_fovr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP12_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP13_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_fovr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP13_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP14_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_fovr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP14_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP15_REG(_BASE) ((jesdabc_tx_glue_mem_tx_strm_fovr_reg_t*) JESDABC_TX_GLUE_MEM_TX_STRM_FOVR_MAP15_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA0_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA0_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA1_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA1_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA2_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA2_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA3_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA3_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA4_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA4_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA5_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA5_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA6_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA6_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA7_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA7_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA8_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA8_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA9_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA9_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA10_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA10_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA11_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA11_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA12_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA12_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA13_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA13_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA14_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA14_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA15_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA15_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA16_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA16_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA17_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA17_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA18_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA18_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA19_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA19_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA20_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA20_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA21_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA21_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA22_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA22_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA23_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA23_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA24_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA24_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA25_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA25_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA26_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA26_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA27_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA27_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA28_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA28_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA29_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA29_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA30_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA30_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA31_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA31_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA32_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA32_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA33_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA33_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA34_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA34_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA35_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA35_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA36_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA36_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA37_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA37_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA38_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA38_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA39_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA39_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA40_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA40_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA41_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA41_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA42_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA42_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA43_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA43_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA44_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA44_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA45_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA45_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA46_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA46_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA47_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA47_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA48_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA48_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA49_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA49_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA50_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA50_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA51_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA51_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA52_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA52_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA53_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA53_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA54_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA54_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA55_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA55_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA56_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA56_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA57_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA57_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA58_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA58_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA59_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA59_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA60_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA60_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA61_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA61_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA62_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA62_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA63_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA63_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA64_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA64_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA65_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA65_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA66_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA66_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA67_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA67_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA68_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA68_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA69_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA69_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA70_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA70_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA71_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA71_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA72_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA72_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA73_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA73_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA74_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA74_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA75_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA75_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA76_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA76_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA77_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA77_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA78_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA78_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA79_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA79_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA80_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA80_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA81_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA81_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA82_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA82_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA83_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA83_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA84_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA84_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA85_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA85_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA86_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA86_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA87_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA87_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA88_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA88_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA89_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA89_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA90_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA90_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA91_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA91_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA92_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA92_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA93_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA93_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA94_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA94_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA95_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA95_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA96_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA96_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA97_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA97_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA98_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA98_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA99_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA99_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA100_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA100_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA101_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA101_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA102_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA102_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA103_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA103_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA104_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA104_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA105_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA105_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA106_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA106_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA107_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA107_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA108_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA108_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA109_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA109_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA110_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA110_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA111_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA111_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA112_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA112_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA113_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA113_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA114_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA114_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA115_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA115_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA116_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA116_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA117_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA117_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA118_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA118_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA119_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA119_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA120_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA120_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA121_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA121_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA122_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA122_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA123_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA123_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA124_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA124_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA125_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA125_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA126_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA126_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA127_REG(_BASE) ((jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t*) JESDABC_TX_GLUE_MEM_TX_CONV_SMPL_INIT_DATA127_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_ANTENNA_START_DELAY_CNT_REG(_BASE) ((jesdabc_tx_glue_mem_tx_antenna_start_delay_cnt_reg_t*) JESDABC_TX_GLUE_MEM_TX_ANTENNA_START_DELAY_CNT_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_DP_START_TRIG0_DELAY_CNT_REG(_BASE) ((jesdabc_tx_glue_mem_tx_dp_start_trig0_delay_cnt_reg_t*) JESDABC_TX_GLUE_MEM_TX_DP_START_TRIG0_DELAY_CNT_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_SYNC_POINT_IP_REQ_DLY_CNT_REG(_BASE) ((jesdabc_tx_glue_mem_tx_sync_point_ip_req_dly_cnt_reg_t*) JESDABC_TX_GLUE_MEM_TX_SYNC_POINT_IP_REQ_DLY_CNT_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_TSB_RD_TRIG_REG(_BASE) ((jesdabc_tx_glue_mem_tx_tsb_rd_trig_reg_t*) JESDABC_TX_GLUE_MEM_TX_TSB_RD_TRIG_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_IP_SMPL_TSB_DATA_EN_REG(_BASE) ((jesdabc_tx_glue_mem_tx_ip_smpl_tsb_data_en_reg_t*) JESDABC_TX_GLUE_MEM_TX_IP_SMPL_TSB_DATA_EN_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_WATER_MARK_REG(_BASE) ((jesdabc_tx_glue_mem_tx_tsb_empty_water_mark_reg_t*) JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_WATER_MARK_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_STATUS_REG(_BASE) ((jesdabc_tx_glue_mem_tx_tsb_empty_status_reg_t*) JESDABC_TX_GLUE_MEM_TX_TSB_EMPTY_STATUS_ADR(_BASE))
#define JESDABC_TX_GLUE_MEM_TX_TSB_UNDERFLOW_STATUS_REG(_BASE) ((jesdabc_tx_glue_mem_tx_tsb_underflow_status_reg_t*) JESDABC_TX_GLUE_MEM_TX_TSB_UNDERFLOW_STATUS_ADR(_BASE))

// ******************************************* /Register pointer macros


// ******************************************* AddressSpace struct
// Stepping: A0
//
typedef struct
{
    jesdabc_tx_glue_mem_scratch_reg_t SCRATCH; /*< Address offset = 0x0 */
    jesdabc_tx_glue_mem_apb_bridge_status_reg_t APB_BRIDGE_STATUS; /*< Address offset = 0x4 */
    const uint8_t        reservedArea0 [8];   /*< Address offset = 0x8 */
    jesdabc_tx_glue_mem_tx_strm_mem_inst_cnt_reg_t TX_STRM_MEM_INST_CNT; /*< Address offset = 0x10 */
    jesdabc_tx_glue_mem_tx_conv_dp_cfg_reg_t TX_CONV_DP_CFG; /*< Address offset = 0x14 */
    jesdabc_tx_glue_mem_tx_mem_rd_freq_cfg_reg_t TX_MEM_RD_FREQ_CFG; /*< Address offset = 0x18 */
    jesdabc_tx_glue_mem_tx_datapath_gate_sel_reg_t TX_DATAPATH_GATE_SEL; /*< Address offset = 0x1c */
    const uint8_t        reservedArea1 [16];  /*< Address offset = 0x20 */
    jesdabc_tx_glue_mem_tx_strm_phm_drf_sel_reg_t TX_STRM_PHM_DRF_SEL; /*< Address offset = 0x30 */
    jesdabc_tx_glue_mem_tx_phm_frame_cfg_reg_t TX_PHM_FRAME_CFG; /*< Address offset = 0x34 */
    jesdabc_tx_glue_mem_tx_phm_shift_num_reg_t TX_PHM_SHIFT_NUM; /*< Address offset = 0x38 */
    jesdabc_tx_glue_mem_tx_strm_phm_en_reg_t TX_STRM_PHM_EN; /*< Address offset = 0x3c */
    const uint8_t        reservedArea2 [16];  /*< Address offset = 0x40 */
    jesdabc_tx_glue_mem_tx_fovr_cfg_reg_t TX_FOVR_CFG; /*< Address offset = 0x50 */
    jesdabc_tx_glue_mem_tx_strm_fovr_en_reg_t TX_STRM_FOVR_EN; /*< Address offset = 0x54 */
    const uint8_t        reservedArea3 [8];   /*< Address offset = 0x58 */
    jesdabc_tx_glue_mem_tx_data_src_en_reg_t TX_DATA_SRC_EN; /*< Address offset = 0x60 */
    jesdabc_tx_glue_mem_tx_capture_frz_en_reg_t TX_CAPTURE_FRZ_EN; /*< Address offset = 0x64 */
    jesdabc_tx_glue_mem_tx_apb_mem_raddr_reg_t TX_APB_MEM_RADDR; /*< Address offset = 0x68 */
    jesdabc_tx_glue_mem_tx_apb_mem_rd_reg_t TX_APB_MEM_RD; /*< Address offset = 0x6c */
    const uint8_t        reservedArea4 [144]; /*< Address offset = 0x70 */
    jesdabc_tx_glue_mem_tx_strm_mem_rd_ptr_reg_t TX_STRM_MEM_RD_PTR[16]; /*< Address offset = 0x100 */
    const uint8_t        reservedArea5 [64];  /*< Address offset = 0x140 */
    jesdabc_tx_glue_mem_tx_apb_mem_rdata_reg_t TX_APB_MEM_RDATA[16]; /*< Address offset = 0x180 */
    const uint8_t        reservedArea6 [320]; /*< Address offset = 0x1c0 */
    jesdabc_tx_glue_mem_tx_strm_phm_fifo_sts_reg_t TX_STRM_PHM_FIFO_STS[16]; /*< Address offset = 0x300 */
    const uint8_t        reservedArea7 [64];  /*< Address offset = 0x340 */
    jesdabc_tx_glue_mem_tx_strm_fovr_reg_t TX_STRM_FOVR_MAP[16]; /*< Address offset = 0x380 */
    const uint8_t        reservedArea8 [64];  /*< Address offset = 0x3c0 */
    jesdabc_tx_glue_mem_tx_conv_smpl_init_data_reg_t TX_CONV_SMPL_INIT_DATA[128]; /*< Address offset = 0x400 */
    jesdabc_tx_glue_mem_tx_antenna_start_delay_cnt_reg_t TX_ANTENNA_START_DELAY_CNT; /*< Address offset = 0x600 */
    jesdabc_tx_glue_mem_tx_dp_start_trig0_delay_cnt_reg_t TX_DP_START_TRIG0_DELAY_CNT; /*< Address offset = 0x604 */
    jesdabc_tx_glue_mem_tx_sync_point_ip_req_dly_cnt_reg_t TX_SYNC_POINT_IP_REQ_DLY_CNT; /*< Address offset = 0x608 */
    const uint8_t        reservedArea9 [4];   /*< Address offset = 0x60c */
    jesdabc_tx_glue_mem_tx_tsb_rd_trig_reg_t TX_TSB_RD_TRIG; /*< Address offset = 0x610 */
    jesdabc_tx_glue_mem_tx_ip_smpl_tsb_data_en_reg_t TX_IP_SMPL_TSB_DATA_EN; /*< Address offset = 0x614 */
    jesdabc_tx_glue_mem_tx_tsb_empty_water_mark_reg_t TX_TSB_EMPTY_WATER_MARK; /*< Address offset = 0x618 */
    jesdabc_tx_glue_mem_tx_tsb_empty_status_reg_t TX_TSB_EMPTY_STATUS; /*< Address offset = 0x61c */
    jesdabc_tx_glue_mem_tx_tsb_underflow_status_reg_t TX_TSB_UNDERFLOW_STATUS; /*< Address offset = 0x620 */
} jesdabc_tx_glue_t;     // size: 0x0074

// AddressSpace struct pointer
//
#define DLNK_JESDABC0_TX_GLUE ((jesdabc_tx_glue_t*) DLNK_JESDABC0_TX_GLUE_BASE)
#define DLNK_JESDABC1_TX_GLUE ((jesdabc_tx_glue_t*) DLNK_JESDABC1_TX_GLUE_BASE)
#define DLNK_JESDABC2_TX_GLUE ((jesdabc_tx_glue_t*) DLNK_JESDABC2_TX_GLUE_BASE)
#define DLNK_JESDABC3_TX_GLUE ((jesdabc_tx_glue_t*) DLNK_JESDABC3_TX_GLUE_BASE)

// ******************************************* /Address Space

#endif      // _JESDABC_TX_GLUE_H_

