

================================================================
== Vitis HLS Report for 'fir_Pipeline_loop'
================================================================
* Date:           Tue Feb 25 13:49:20 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.712 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      132|      132|  1.320 us|  1.320 us|  132|  132|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |      130|      130|         5|          1|          1|   127|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|     30|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        1|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      -|     54|    -|
|Register         |        -|   -|    122|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   1|    122|    116|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       ~0|   1|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_12s_16s_34s_34_4_1_U1  |mac_muladd_12s_16s_34s_34_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +---------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |coeff_U  |fir_Pipeline_loop_coeff_ROM_AUTO_1R  |        1|  0|   0|    0|   129|   12|     1|         1548|
    +---------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                     |        1|  0|   0|    0|   129|   12|     1|         1548|
    +---------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_124_p2   |         +|   0|  0|  14|           7|           2|
    |icmp_ln16_fu_113_p2  |      icmp|   0|  0|  14|           7|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|          15|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_fu_36                |   9|          2|   34|         68|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_1   |   9|          2|   34|         68|
    |ap_sig_allocacmp_i_1     |   9|          2|    7|         14|
    |i_fu_40                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   84|        168|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_36                         |  34|   0|   34|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_40                           |   7|   0|    7|          0|
    |icmp_ln16_reg_183                 |   1|   0|    1|          0|
    |zext_ln16_reg_187                 |   7|   0|   64|         57|
    |icmp_ln16_reg_183                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 122|  32|  116|         57|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_loop|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_loop|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fir_Pipeline_loop|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_loop|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_loop|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fir_Pipeline_loop|  return value|
|sext_ln12           |   in|   22|     ap_none|          sext_ln12|        scalar|
|acc_2_out           |  out|   31|      ap_vld|          acc_2_out|       pointer|
|acc_2_out_ap_vld    |  out|    1|      ap_vld|          acc_2_out|       pointer|
|shift_reg_address0  |  out|    7|   ap_memory|          shift_reg|         array|
|shift_reg_ce0       |  out|    1|   ap_memory|          shift_reg|         array|
|shift_reg_we0       |  out|    1|   ap_memory|          shift_reg|         array|
|shift_reg_d0        |  out|   16|   ap_memory|          shift_reg|         array|
|shift_reg_address1  |  out|    7|   ap_memory|          shift_reg|         array|
|shift_reg_ce1       |  out|    1|   ap_memory|          shift_reg|         array|
|shift_reg_q1        |   in|   16|   ap_memory|          shift_reg|         array|
+--------------------+-----+-----+------------+-------------------+--------------+

