pwd
# /nfs/home/sasl/eleves/ei-se/3670068/Numerique/Semestre_6/Processeur/simu
do gestion_instructions.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_PC
# -- Compiling architecture RTL of mux_PC
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instruction_memory
# -- Compiling architecture RTL of instruction_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extension_de_signe
# -- Compiling architecture RTL of extension_de_signe
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_register
# -- Compiling architecture RTL of PC_register
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gestion_instructions
# -- Compiling architecture RTL of gestion_instructions
# -- Loading entity extension_de_signe
# -- Loading entity mux_PC
# -- Loading entity PC_register
# -- Loading entity instruction_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_gestion_instructions
# -- Compiling architecture test_bench of tb_gestion_instructions
# -- Loading entity gestion_instructions
# vsim -novopt tb_gestion_instructions 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_gestion_instructions(test_bench)
# Loading work.gestion_instructions(rtl)
# Loading work.extension_de_signe(rtl)
# Loading work.mux_pc(rtl)
# Loading work.pc_register(rtl)
# Loading work.instruction_memory(rtl)
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_gestion_instructions/unite_gestion_instruction/memory
quit -sim
pwd
# /nfs/home/sasl/eleves/ei-se/3670068/Numerique/Semestre_6/Processeur/simu
cat gestion_instructions.do
# vlib work
# 
# vcom -93 ../src/mux_PC.vhd
# vcom -93 ../src/instruction_memory.vhd
# vcom -93 ../src/extension_de_signe.vhd
# vcom -93 ../src/PC_register.vhd
# vcom -93 ../src/gestion_instructions.vhd
# vcom -93 tb_gestion_instructions.vhd
# 
# vsim -novopt tb_gestion_instructions
# 
# view signals 
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/* 
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/PC/*
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/multiplexeur/*
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/extender/*
# add wave -radix hexadecimal -position inserpoint sim:/tb_gestion_instructions/unite_gestion_instruction/bus_adresse
# 
# 
# run 200 ns; 
pwd
# /nfs/home/sasl/eleves/ei-se/3670068/Numerique/Semestre_6/Processeur/simu
# Load canceled
do gestion_instructions.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_PC
# -- Compiling architecture RTL of mux_PC
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instruction_memory
# -- Compiling architecture RTL of instruction_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extension_de_signe
# -- Compiling architecture RTL of extension_de_signe
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_register
# -- Compiling architecture RTL of PC_register
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gestion_instructions
# -- Compiling architecture RTL of gestion_instructions
# -- Loading entity extension_de_signe
# -- Loading entity mux_PC
# -- Loading entity PC_register
# -- Loading entity instruction_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_gestion_instructions
# -- Compiling architecture test_bench of tb_gestion_instructions
# -- Loading entity gestion_instructions
# vsim -novopt tb_gestion_instructions 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_gestion_instructions(test_bench)
# Loading work.gestion_instructions(rtl)
# Loading work.extension_de_signe(rtl)
# Loading work.mux_pc(rtl)
# Loading work.pc_register(rtl)
# Loading work.instruction_memory(rtl)
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_gestion_instructions/unite_gestion_instruction/memory
add wave -position insertpoint  \
sim:/tb_gestion_instructions/unite_gestion_instruction/multiplexeur/offset
quit -sim
cat gestion_instructions.do
# vlib work
# 
# vcom -93 ../src/mux_PC.vhd
# vcom -93 ../src/instruction_memory.vhd
# vcom -93 ../src/extension_de_signe.vhd
# vcom -93 ../src/PC_register.vhd
# vcom -93 ../src/gestion_instructions.vhd
# vcom -93 tb_gestion_instructions.vhd
# 
# vsim -novopt tb_gestion_instructions
# 
# view signals 
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/* 
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/PC/*
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/multiplexeur/*
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/extender/*
# add wave -radix hexadecimal -position inserpoint sim:/tb_gestion_instructions/unite_gestion_instruction/bus_adresse
# 
# 
# run 200 ns; 
do gestion_instructions.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_PC
# -- Compiling architecture RTL of mux_PC
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instruction_memory
# -- Compiling architecture RTL of instruction_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extension_de_signe
# -- Compiling architecture RTL of extension_de_signe
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_register
# -- Compiling architecture RTL of PC_register
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gestion_instructions
# -- Compiling architecture RTL of gestion_instructions
# -- Loading entity extension_de_signe
# -- Loading entity mux_PC
# -- Loading entity PC_register
# -- Loading entity instruction_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_gestion_instructions
# -- Compiling architecture test_bench of tb_gestion_instructions
# -- Loading entity gestion_instructions
# vsim -novopt tb_gestion_instructions 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_gestion_instructions(test_bench)
# Loading work.gestion_instructions(rtl)
# Loading work.extension_de_signe(rtl)
# Loading work.mux_pc(rtl)
# Loading work.pc_register(rtl)
# Loading work.instruction_memory(rtl)
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_gestion_instructions/unite_gestion_instruction/memory
quit -sim
cat gestion_instructions.do
# vlib work
# 
# vcom -93 ../src/mux_PC.vhd
# vcom -93 ../src/instruction_memory.vhd
# vcom -93 ../src/extension_de_signe.vhd
# vcom -93 ../src/PC_register.vhd
# vcom -93 ../src/gestion_instructions.vhd
# vcom -93 tb_gestion_instructions.vhd
# 
# vsim -novopt tb_gestion_instructions
# 
# view signals 
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/* 
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/PC/*
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/multiplexeur/*
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/extender/*
# add wave -radix hexadecimal -position inserpoint sim:/tb_gestion_instructions/unite_gestion_instruction/bus_adresse
# 
# 
# run 200 ns; 
cat gestion_instructions.do
# vlib work
# 
# vcom -93 ../src/mux_PC.vhd
# vcom -93 ../src/instruction_memory.vhd
# vcom -93 ../src/extension_de_signe.vhd
# vcom -93 ../src/PC_register.vhd
# vcom -93 ../src/gestion_instructions.vhd
# vcom -93 tb_gestion_instructions.vhd
# 
# vsim -novopt tb_gestion_instructions
# 
# view signals 
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/* 
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/PC/*
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/multiplexeur/*
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/extender/*
# add wave -radix hexadecimal -position inserpoint sim:/tb_gestion_instructions/unite_gestion_instruction/bus_adresse
# 
# 
# run 200 ns; 
do gestion_instructions.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_PC
# -- Compiling architecture RTL of mux_PC
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity instruction_memory
# -- Compiling architecture RTL of instruction_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extension_de_signe
# -- Compiling architecture RTL of extension_de_signe
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_register
# -- Compiling architecture RTL of PC_register
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gestion_instructions
# -- Compiling architecture RTL of gestion_instructions
# -- Loading entity extension_de_signe
# -- Loading entity mux_PC
# -- Loading entity PC_register
# -- Loading entity instruction_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_gestion_instructions
# -- Compiling architecture test_bench of tb_gestion_instructions
# -- Loading entity gestion_instructions
# vsim -novopt tb_gestion_instructions 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_gestion_instructions(test_bench)
# Loading work.gestion_instructions(rtl)
# Loading work.extension_de_signe(rtl)
# Loading work.mux_pc(rtl)
# Loading work.pc_register(rtl)
# Loading work.instruction_memory(rtl)
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_gestion_instructions/unite_gestion_instruction/memory
sim -quit
# expecting one of memory, working, time, cpu, context, or faults
quit -sim 
clear
# [3;J[H[2J
cat gestion_instructions.do
# vlib work
# 
# vcom -93 ../src/mux_PC.vhd
# vcom -93 ../src/instruction_memory.vhd
# vcom -93 ../src/extension_de_signe.vhd
# vcom -93 ../src/PC_register.vhd
# vcom -93 ../src/gestion_instructions.vhd
# vcom -93 tb_gestion_instructions.vhd
# 
# vsim -novopt tb_gestion_instructions
# 
# view signals 
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/* 
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/PC/*
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/multiplexeur/*
# add wave -radix decimal -position insertpoint sim:/tb_gestion_instructions/unite_gestion_instruction/extender/*
# add wave -radix hexadecimal -position inserpoint sim:/tb_gestion_instructions/unite_gestion_instruction/bus_adresse
# 
# 
# run 200 ns; 
ls
# ALU.do
# data_memory.do
# extension_de_signe.do
# gestion_instructions.do
# gestion_instructions.do.bak
# PC_register.do
# PC_register.do.bak
# PC_register_tb.vhd
# PC_register_tb.vhd.bak
# PSR.do
# PSR_tb.vhd
# PSR_tb.vhd.bak
# register_bench.do
# tb_ALU.vhd
# tb_data_memory.vhd
# tb_extension_de_signe.vhd
# tb_gestion_instructions.vhd
# tb_gestion_instructions.vhd.bak
# tb_register_bench.vhd
# tb_unite_traitement_finale.vhd
# tb_unite_traitement_finale.vhd.bak
# transcript
# unite_traitement.do
# unite_traitement.do.bak
# unite_traitement_finale.do
# unite_traitement_tb.vhd
# unite_traitement_tb.vhd.bak
# vsim.wlf
# wlft65b0Er
# wlftipj419
# work
do unite_traitement.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement
# -- Compiling architecture RTL of unite_traitement
# -- Loading entity register_bench
# -- Loading entity ALU
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement_tb
# -- Compiling architecture test_bench of unite_traitement_tb
# -- Loading entity unite_traitement
# vsim -novopt unite_traitement_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.unite_traitement_tb(test_bench)
# Loading work.unite_traitement(rtl)
# ** Error: (vsim-3170) Could not find '/nfs/home/sasl/eleves/ei-se/3670068/Numerique/Semestre_6/Processeur/simu/work.register_bench(rtl)'.
# Load interrupted
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./unite_traitement.do PAUSED at line 6
do unite_traitement.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_bench
# -- Compiling architecture RTL of register_bench
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement
# -- Compiling architecture RTL of unite_traitement
# -- Loading entity register_bench
# -- Loading entity ALU
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement_tb
# -- Compiling architecture test_bench of unite_traitement_tb
# -- Loading entity unite_traitement
# vsim -novopt unite_traitement_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.unite_traitement_tb(test_bench)
# Loading work.unite_traitement(rtl)
# ** Error: (vsim-3170) Could not find '/nfs/home/sasl/eleves/ei-se/3670068/Numerique/Semestre_6/Processeur/simu/work.register_bench(rtl)'.
# Load interrupted
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./unite_traitement.do PAUSED at line 7
do unite_traitement.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture RTL of ALU
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_bench
# -- Compiling architecture RTL of register_bench
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement
# -- Compiling architecture RTL of unite_traitement
# -- Loading entity register_bench
# -- Loading entity ALU
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement_tb
# -- Compiling architecture test_bench of unite_traitement_tb
# -- Loading entity unite_traitement
# vsim -novopt unite_traitement_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.unite_traitement_tb(test_bench)
# Loading work.unite_traitement(rtl)
# ** Error: (vsim-3170) Could not find '/nfs/home/sasl/eleves/ei-se/3670068/Numerique/Semestre_6/Processeur/simu/work.register_bench(rtl)'.
# Load interrupted
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./unite_traitement.do PAUSED at line 8
pwd
# /nfs/home/sasl/eleves/ei-se/3670068/Numerique/Semestre_6/Processeur/simu
do unite_traitement.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_bench
# -- Compiling architecture RTL of register_bench
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture RTL of ALU
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement
# -- Compiling architecture RTL of unite_traitement
# -- Loading entity register_bench
# -- Loading entity ALU
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement_tb
# -- Compiling architecture test_bench of unite_traitement_tb
# -- Loading entity unite_traitement
# vsim -novopt unite_traitement_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.unite_traitement_tb(test_bench)
# Loading work.unite_traitement(rtl)
# Loading work.register_bench(rtl)
# Loading work.alu(rtl)
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /unite_traitement_tb/traitement_unity/banc_registre
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /unite_traitement_tb/traitement_unity/banc_registre
# ** Note: fin du test, assurez vous que OK = TRUE
#    Time: 52 ns  Iteration: 0  Instance: /unite_traitement_tb
quit -sim
do data_memory.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_memory
# -- Compiling architecture RTL of data_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_data_memory
# -- Compiling architecture test of tb_data_memory
# -- Loading entity data_memory
# vsim -novopt tb_data_memory 
# Loading std.standard
# ** Error: (vsim-3173) Entity '/nfs/home/sasl/eleves/ei-se/3670068/Numerique/Semestre_6/Processeur/simu/work.tb_data_memory' has no architecture.
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./data_memory.do PAUSED at line 6
do data_memory.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_memory
# -- Compiling architecture RTL of data_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_data_memory
# -- Compiling architecture test of tb_data_memory
# -- Loading entity data_memory
# vsim -novopt tb_data_memory(test) 
# ** Error: (vsim-3170) Could not find '/nfs/home/sasl/eleves/ei-se/3670068/Numerique/Semestre_6/Processeur/simu/work.tb_data_memory(test)'.
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./data_memory.do PAUSED at line 6
do unite_traitement.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity register_bench
# -- Compiling architecture RTL of register_bench
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture RTL of ALU
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement
# -- Compiling architecture RTL of unite_traitement
# -- Loading entity register_bench
# -- Loading entity ALU
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement_tb
# -- Compiling architecture test_bench of unite_traitement_tb
# -- Loading entity unite_traitement
# vsim -novopt unite_traitement_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.unite_traitement_tb(test_bench)
# Loading work.unite_traitement(rtl)
# Loading work.register_bench(rtl)
# Loading work.alu(rtl)
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /unite_traitement_tb/traitement_unity/banc_registre
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /unite_traitement_tb/traitement_unity/banc_registre
# ** Note: fin du test, assurez vous que OK = TRUE
#    Time: 52 ns  Iteration: 0  Instance: /unite_traitement_tb
do data_memory.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_memory
# -- Compiling architecture RTL of data_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_data_memory
# -- Compiling architecture test of tb_data_memory
# -- Loading entity data_memory
# vsim -novopt tb_data_memory 
# Loading std.standard
# ** Error: (vsim-3173) Entity '/nfs/home/sasl/eleves/ei-se/3670068/Numerique/Semestre_6/Processeur/simu/work.tb_data_memory' has no architecture.
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./data_memory.do PAUSED at line 6
do extension_de_signe.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity extension_de_signe
# -- Compiling architecture RTL of extension_de_signe
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_extension_de_signe
# -- Compiling architecture test of tb_extension_de_signe
# -- Loading entity extension_de_signe
# vsim -novopt tb_extension_de_signe 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_extension_de_signe(test)
# Loading work.extension_de_signe(rtl)
# .main_pane.objects.interior.cs.body.tree
# ** Note: fin du test, assurez qu'il n'y a pas d'erreurs
#    Time: 2 ns  Iteration: 0  Instance: /tb_extension_de_signe
do unite_traitement_finale.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement_finale
# -- Compiling architecture RTL of unite_traitement_finale
# -- Loading entity register_bench
# -- Loading entity extension_de_signe
# -- Loading entity multiplexeur_2
# -- Loading entity ALU
# -- Loading entity data_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_unite_traitement_finale
# -- Compiling architecture test_bench of tb_unite_traitement_finale
# -- Loading entity unite_traitement_finale
# vsim -novopt tb_unite_traitement_finale 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_traitement_finale(test_bench)
# Loading work.unite_traitement_finale(rtl)
# Loading work.register_bench(rtl)
# Loading work.extension_de_signe(rtl)
# ** Error: (vsim-3173) Entity '/nfs/home/sasl/eleves/ei-se/3670068/Numerique/Semestre_6/Processeur/simu/work.multiplexeur_2' has no architecture.
# Load interrupted
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./unite_traitement_finale.do PAUSED at line 6
do unite_traitement_finale.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexeur_2
# -- Compiling architecture RTL of multiplexeur_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement_finale
# -- Compiling architecture RTL of unite_traitement_finale
# -- Loading entity register_bench
# -- Loading entity extension_de_signe
# -- Loading entity multiplexeur_2
# -- Loading entity ALU
# -- Loading entity data_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_unite_traitement_finale
# -- Compiling architecture test_bench of tb_unite_traitement_finale
# -- Loading entity unite_traitement_finale
# vsim -novopt tb_unite_traitement_finale 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_traitement_finale(test_bench)
# Loading work.unite_traitement_finale(rtl)
# Loading work.register_bench(rtl)
# Loading work.extension_de_signe(rtl)
# Loading work.multiplexeur_2(rtl)
# Loading work.alu(rtl)
# ** Error: (vsim-3173) Entity '/nfs/home/sasl/eleves/ei-se/3670068/Numerique/Semestre_6/Processeur/simu/work.data_memory' has no architecture.
# Load interrupted
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./unite_traitement_finale.do PAUSED at line 7
do unite_traitement_finale.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_memory
# -- Compiling architecture RTL of data_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity multiplexeur_2
# -- Compiling architecture RTL of multiplexeur_2
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unite_traitement_finale
# -- Compiling architecture RTL of unite_traitement_finale
# -- Loading entity register_bench
# -- Loading entity extension_de_signe
# -- Loading entity multiplexeur_2
# -- Loading entity ALU
# -- Loading entity data_memory
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_unite_traitement_finale
# -- Compiling architecture test_bench of tb_unite_traitement_finale
# -- Loading entity unite_traitement_finale
# vsim -novopt tb_unite_traitement_finale 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_unite_traitement_finale(test_bench)
# Loading work.unite_traitement_finale(rtl)
# Loading work.register_bench(rtl)
# Loading work.extension_de_signe(rtl)
# Loading work.multiplexeur_2(rtl)
# Loading work.alu(rtl)
# Loading work.data_memory(rtl)
# .main_pane.objects.interior.cs.body.tree
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_unite_traitement_finale/unite_traitement/data_memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_unite_traitement_finale/unite_traitement/register_bank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_unite_traitement_finale/unite_traitement/register_bank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_unite_traitement_finale/unite_traitement/data_memory
quit -sim
