// Seed: 376514329
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  wire id_9;
  wire id_10;
  wor  id_11;
  assign id_11 = 1;
  assign id_11 = 1;
  assign id_3  = 1;
  wire id_12, id_13;
  assign id_11 = 1'b0;
  wire id_14, id_15, id_16;
endmodule
module module_1 (
    input wand id_0
);
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
  wire id_3, id_4;
  wire id_5;
endmodule
