Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri Oct 11 01:59:33 2019
| Host             : DESKTOP-HPB531F running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu3eg-sbva484-1-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.114        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.798        |
| Device Static (W)        | 0.316        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 94.2         |
| Junction Temperature (C) | 30.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.032 |        4 |       --- |             --- |
| CLB Logic                |     0.013 |    20628 |       --- |             --- |
|   LUT as Logic           |     0.009 |     6674 |     70560 |            9.46 |
|   LUT as Shift Register  |     0.002 |      654 |     28800 |            2.27 |
|   Register               |     0.001 |    10308 |    141120 |            7.30 |
|   CARRY8                 |    <0.001 |      308 |      8820 |            3.49 |
|   LUT as Distributed RAM |    <0.001 |       88 |     28800 |            0.31 |
|   BUFG                   |    <0.001 |        3 |        24 |           12.50 |
|   Others                 |     0.000 |      771 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       20 |     70560 |            0.03 |
| Signals                  |     0.011 |    14700 |       --- |             --- |
| Block RAM                |     0.008 |      9.5 |       216 |            4.40 |
| DSPs                     |     0.002 |        8 |       360 |            2.22 |
| I/O                      |    <0.001 |       11 |        82 |           13.41 |
| PS8                      |     1.732 |        1 |       --- |             --- |
| Static Power             |     0.316 |          |           |                 |
|   PS Static              |     0.100 |          |           |                 |
|   PL Static              |     0.216 |          |           |                 |
| Total                    |     2.114 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.131 |       0.077 |      0.054 |
| Vccint_io       |       0.850 |     0.027 |       0.000 |      0.027 |
| Vccbram         |       0.850 |     0.001 |       0.000 |      0.001 |
| Vccaux          |       1.800 |     0.048 |       0.000 |      0.048 |
| Vccaux_io       |       1.800 |     0.025 |       0.000 |      0.025 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.973 |       0.936 |      0.037 |
| VCC_PSINTLP     |       0.850 |     0.287 |       0.280 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.135 |       0.134 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.192 |       0.187 |      0.005 |
| VCC_PSPLL       |       1.200 |     0.075 |       0.073 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.247 |       0.213 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.001 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 8.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+--------------------------------------------------------+-----------------+
| Clock    | Domain                                                 | Constraint (ns) |
+----------+--------------------------------------------------------+-----------------+
| clk_pl_0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |            10.0 |
| clk_pl_1 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1] |             6.7 |
+----------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                  | Power (W) |
+-------------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                      |     1.798 |
|   cam_pixel_clk_IBUF_inst                                                                             |    <0.001 |
|   design_1_i                                                                                          |     1.798 |
|     axi_intc_0                                                                                        |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         AXI_LITE_IPIF_I                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                          |    <0.001 |
|             I_DECODER                                                                                 |    <0.001 |
|         INTC_CORE_I                                                                                   |    <0.001 |
|     axi_interconnect_0                                                                                |     0.004 |
|       s00_couplers                                                                                    |     0.001 |
|         auto_us                                                                                       |     0.001 |
|           inst                                                                                        |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                             |     0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                  |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                          |    <0.001 |
|               USE_READ.read_addr_inst                                                                 |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                               |    <0.001 |
|               si_register_slice_inst                                                                  |    <0.001 |
|                 ar.ar_pipe                                                                            |    <0.001 |
|       s01_couplers                                                                                    |     0.001 |
|         auto_us                                                                                       |     0.001 |
|           inst                                                                                        |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                             |     0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                        |    <0.001 |
|               USE_WRITE.write_addr_inst                                                               |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                               |    <0.001 |
|               si_register_slice_inst                                                                  |    <0.001 |
|                 aw.aw_pipe                                                                            |    <0.001 |
|       xbar                                                                                            |     0.002 |
|         inst                                                                                          |     0.002 |
|           gen_samd.crossbar_samd                                                                      |     0.002 |
|             addr_arbiter_ar                                                                           |    <0.001 |
|             addr_arbiter_aw                                                                           |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                        |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                          |    <0.001 |
|               b.b_pipe                                                                                |    <0.001 |
|               r.r_pipe                                                                                |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                          |    <0.001 |
|               b.b_pipe                                                                                |    <0.001 |
|               r.r_pipe                                                                                |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                           |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                          |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                            |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                            |    <0.001 |
|               wrouter_aw_fifo                                                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                        |    <0.001 |
|             splitter_aw_mi                                                                            |    <0.001 |
|     axi_interconnect_1                                                                                |     0.008 |
|       s00_couplers                                                                                    |     0.007 |
|         auto_ds                                                                                       |     0.005 |
|           inst                                                                                        |     0.005 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                     |     0.005 |
|               USE_READ.read_addr_inst                                                                 |     0.002 |
|                 cmd_queue                                                                             |     0.001 |
|                   inst                                                                                |     0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.gr1_int.rfwft                                                       |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm_gen.dm                                                           |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                      |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                    |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                     |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|               USE_READ.read_data_inst                                                                 |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                     |    <0.001 |
|               USE_WRITE.write_addr_inst                                                               |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.gr1_int.rfwft                                                       |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm_gen.dm                                                           |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                      |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|                 cmd_queue                                                                             |    <0.001 |
|                   inst                                                                                |    <0.001 |
|                     fifo_gen_inst                                                                     |    <0.001 |
|                       inst_fifo_gen                                                                   |    <0.001 |
|                         gconvfifo.rf                                                                  |    <0.001 |
|                           grf.rf                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                               gr1.gr1_int.rfwft                                                       |    <0.001 |
|                               grss.rsts                                                               |    <0.001 |
|                               rpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                               gwss.wsts                                                               |    <0.001 |
|                               wpntr                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                               gdm.dm_gen.dm                                                           |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                      |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                    |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                     |    <0.001 |
|                             rstblk                                                                    |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |    <0.001 |
|               USE_WRITE.write_data_inst                                                               |    <0.001 |
|         auto_pc                                                                                       |     0.003 |
|           inst                                                                                        |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                      |     0.003 |
|               RD.ar_channel_0                                                                         |    <0.001 |
|                 ar_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |    <0.001 |
|               RD.r_channel_0                                                                          |    <0.001 |
|                 rd_data_fifo_0                                                                        |    <0.001 |
|                 transaction_fifo_0                                                                    |    <0.001 |
|               SI_REG                                                                                  |    <0.001 |
|                 ar.ar_pipe                                                                            |    <0.001 |
|                 aw.aw_pipe                                                                            |    <0.001 |
|                 b.b_pipe                                                                              |    <0.001 |
|                 r.r_pipe                                                                              |    <0.001 |
|               WR.aw_channel_0                                                                         |    <0.001 |
|                 aw_cmd_fsm_0                                                                          |    <0.001 |
|                 cmd_translator_0                                                                      |    <0.001 |
|                   incr_cmd_0                                                                          |    <0.001 |
|                   wrap_cmd_0                                                                          |    <0.001 |
|               WR.b_channel_0                                                                          |    <0.001 |
|                 bid_fifo_0                                                                            |    <0.001 |
|                 bresp_fifo_0                                                                          |    <0.001 |
|       xbar                                                                                            |    <0.001 |
|         inst                                                                                          |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                    |    <0.001 |
|             addr_arbiter_inst                                                                         |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                              |    <0.001 |
|             reg_slice_r                                                                               |    <0.001 |
|             splitter_ar                                                                               |    <0.001 |
|             splitter_aw                                                                               |    <0.001 |
|     axi_vdma_0                                                                                        |     0.020 |
|       U0                                                                                              |     0.020 |
|         AXI_LITE_REG_INTERFACE_I                                                                      |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                               |     0.002 |
|             GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                            |    <0.001 |
|             GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                            |    <0.001 |
|           GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I                     |    <0.001 |
|           GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                     |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                      |     0.001 |
|           I_CMDSTS                                                                                    |    <0.001 |
|           I_SM                                                                                        |    <0.001 |
|           I_STS_MNGR                                                                                  |    <0.001 |
|           VIDEO_GENLOCK_I                                                                             |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                                   |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                               |    <0.001 |
|           VIDEO_REG_I                                                                                 |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                           |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO                           |    <0.001 |
|             fg_inst                                                                                   |    <0.001 |
|               inst_fifo_gen                                                                           |    <0.001 |
|                 gconvfifo.rf                                                                          |    <0.001 |
|                   grf.rf                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                               |    <0.001 |
|                       grss.rsts                                                                       |    <0.001 |
|                         c1                                                                            |    <0.001 |
|                         c2                                                                            |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwss.wsts                                                                       |    <0.001 |
|                         c0                                                                            |    <0.001 |
|                         c1                                                                            |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                         inst_blk_mem_gen                                                              |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                             valid.cstr                                                                |    <0.001 |
|                               ramloop[0].ram.r                                                        |    <0.001 |
|                                 prim_noinit.ram                                                       |    <0.001 |
|                     rstblk                                                                            |    <0.001 |
|                       g8serrst.usrst_inst                                                             |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                               |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                      |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|           I_DMA_REGISTER                                                                              |    <0.001 |
|           LITE_READ_MUX_I                                                                             |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                  |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I                      |     0.001 |
|           GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I                                           |     0.001 |
|             gen_downsizer_conversion.axisc_downsizer_0                                                |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                                                    |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF                                  |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                  |     0.002 |
|           I_CMDSTS                                                                                    |    <0.001 |
|           I_SM                                                                                        |    <0.001 |
|           I_STS_MNGR                                                                                  |    <0.001 |
|           VIDEO_GENLOCK_I                                                                             |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I                                                  |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I                              |    <0.001 |
|           VIDEO_REG_I                                                                                 |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                      |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                           |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO |    <0.001 |
|             fg_inst                                                                                   |    <0.001 |
|               inst_fifo_gen                                                                           |    <0.001 |
|                 gconvfifo.rf                                                                          |    <0.001 |
|                   grf.rf                                                                              |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                          |    <0.001 |
|                       gr1.gr1_int.rfwft                                                               |    <0.001 |
|                       grss.rsts                                                                       |    <0.001 |
|                         c1                                                                            |    <0.001 |
|                         c2                                                                            |    <0.001 |
|                       rpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                          |    <0.001 |
|                       gwss.wsts                                                                       |    <0.001 |
|                         c0                                                                            |    <0.001 |
|                         c1                                                                            |    <0.001 |
|                       wpntr                                                                           |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                             |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                                        |    <0.001 |
|                         inst_blk_mem_gen                                                              |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                        |    <0.001 |
|                             valid.cstr                                                                |    <0.001 |
|                               ramloop[0].ram.r                                                        |    <0.001 |
|                                 prim_noinit.ram                                                       |    <0.001 |
|                     rstblk                                                                            |    <0.001 |
|                       g8serrst.usrst_inst                                                             |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                      |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                             |    <0.001 |
|           I_DMA_REGISTER                                                                              |    <0.001 |
|           LITE_READ_MUX_I                                                                             |     0.000 |
|         GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                  |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                              |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                              |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                             |     0.010 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                           |     0.003 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                               |     0.002 |
|               I_DATA_FIFO                                                                             |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.002 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.002 |
|                     xpm_fifo_base_inst                                                                |     0.002 |
|                       gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                 |     0.001 |
|                       rdp_inst                                                                        |    <0.001 |
|                       rdpp1_inst                                                                      |    <0.001 |
|                       rst_d1_inst                                                                     |    <0.001 |
|                       wrp_inst                                                                        |    <0.001 |
|                       wrpp1_inst                                                                      |    <0.001 |
|                       xpm_fifo_rst_inst                                                               |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_ADDR_CNTL                                                                               |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_CMD_STATUS                                                                              |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_FIFO                                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_MSTR_PCC                                                                                |    <0.001 |
|             I_RD_DATA_CNTL                                                                            |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                         |    <0.001 |
|             I_RESET                                                                                   |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                           |     0.007 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                       |     0.003 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                   |    <0.001 |
|               I_DATA_FIFO                                                                             |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                           |     0.002 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                |     0.002 |
|                     xpm_fifo_base_inst                                                                |     0.002 |
|                       gen_sdpram.xpm_memory_base_inst                                                 |     0.001 |
|                       rdp_inst                                                                        |    <0.001 |
|                       rdpp1_inst                                                                      |    <0.001 |
|                       rst_d1_inst                                                                     |    <0.001 |
|                       wrp_inst                                                                        |    <0.001 |
|                       wrpp1_inst                                                                      |    <0.001 |
|                       xpm_fifo_rst_inst                                                               |    <0.001 |
|               I_XD_FIFO                                                                               |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                |    <0.001 |
|                     xpm_fifo_base_inst                                                                |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                     |    <0.001 |
|                       rdp_inst                                                                        |    <0.001 |
|                       rdpp1_inst                                                                      |    <0.001 |
|                       rst_d1_inst                                                                     |    <0.001 |
|                       wrp_inst                                                                        |    <0.001 |
|                       wrpp1_inst                                                                      |    <0.001 |
|                       xpm_fifo_rst_inst                                                               |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                     |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                    |     0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                      |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                      |    <0.001 |
|                 I_TSTRB_FIFO                                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                       DYNSHREG_F_I                                                                    |    <0.001 |
|                 SLICE_INSERTION                                                                       |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_ADDR_CNTL                                                                               |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_CMD_STATUS                                                                              |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|               I_CMD_FIFO                                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|             I_RESET                                                                                   |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                      |    <0.001 |
|             I_WR_DATA_CNTL                                                                            |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|               GEN_INDET_BTT.I_STRT_STRB_GEN                                                           |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                      |    <0.001 |
|         I_RST_MODULE                                                                                  |     0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                  |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                  |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                         |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                          |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                        |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                      |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                      |    <0.001 |
|     proc_sys_reset_27M                                                                                |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         EXT_LPF                                                                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |     0.000 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|         SEQ                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                 |    <0.001 |
|     rst_ps8_0_100M                                                                                    |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         EXT_LPF                                                                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|         SEQ                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                 |    <0.001 |
|     rst_ps8_0_150M                                                                                    |    <0.001 |
|       U0                                                                                              |    <0.001 |
|         EXT_LPF                                                                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                   |    <0.001 |
|         SEQ                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                 |    <0.001 |
|     util_vector_logic_0                                                                               |    <0.001 |
|     util_vector_logic_2                                                                               |    <0.001 |
|     v_cfa_0                                                                                           |     0.029 |
|       U0                                                                                              |     0.029 |
|         cfa_top_inst                                                                                  |     0.029 |
|           axi_control                                                                                 |     0.001 |
|           axi_in_fifo                                                                                 |    <0.001 |
|             U_AXIS_SYNC_FIFO                                                                          |    <0.001 |
|               mem1                                                                                    |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_0_5                                              |    <0.001 |
|           axi_out_fifo                                                                                |     0.001 |
|             UOSD_AXIS_SYNC_FIFO                                                                       |     0.001 |
|               mem1                                                                                    |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_0_5                                              |    <0.001 |
|                 GenerateDoutWriteFirstA.mem_reg_0_15_6_11                                             |    <0.001 |
|           intcore                                                                                     |     0.026 |
|             var_min_cfa_instance                                                                      |     0.026 |
|               delay_G_r1c1                                                                            |     0.000 |
|               delay_G_r2c1                                                                            |     0.000 |
|               delay_G_r3c1                                                                            |     0.000 |
|               delay_G_r3c1_d                                                                          |    <0.001 |
|               delay_G_r3c2                                                                            |     0.000 |
|               delay_G_r4c2_d                                                                          |    <0.001 |
|               delay_RB_G_g_intp_b_d                                                                   |    <0.001 |
|               delay_RB_G_g_intp_l_d                                                                   |    <0.001 |
|               delay_active_g_int                                                                      |    <0.001 |
|               delay_d                                                                                 |    <0.001 |
|               delay_green_g_int                                                                       |    <0.001 |
|               delay_match_green_input                                                                 |    <0.001 |
|               delay_match_green_intpol                                                                |    <0.001 |
|               delay_match_rb_intpol                                                                   |    <0.001 |
|               delay_rb_at_g                                                                           |    <0.001 |
|               get_G                                                                                   |     0.013 |
|                 delay_match_ablr                                                                      |    <0.001 |
|                 delay_match_bilin                                                                     |    <0.001 |
|                 delay_match_valid                                                                     |    <0.001 |
|                 get_bilin_G                                                                           |    <0.001 |
|                 robust_chrominance.get_var_min_G                                                      |     0.012 |
|                   get_ave_var_SDs                                                                     |     0.007 |
|                     reg_K1                                                                            |    <0.001 |
|                     reg_K10                                                                           |    <0.001 |
|                     reg_K11                                                                           |    <0.001 |
|                     reg_K12                                                                           |    <0.001 |
|                     reg_K2                                                                            |    <0.001 |
|                     reg_K3                                                                            |    <0.001 |
|                     reg_K4                                                                            |    <0.001 |
|                     reg_K5                                                                            |    <0.001 |
|                     reg_K6                                                                            |    <0.001 |
|                     reg_K7                                                                            |    <0.001 |
|                     reg_K8                                                                            |    <0.001 |
|                     reg_K9                                                                            |    <0.001 |
|                     reg_SDH                                                                           |    <0.001 |
|                     reg_SDV                                                                           |    <0.001 |
|                   get_w1                                                                              |    <0.001 |
|                   get_w3                                                                              |    <0.001 |
|                   mac1                                                                                |    <0.001 |
|                   mac2                                                                                |    <0.001 |
|                   mac3                                                                                |    <0.001 |
|                   mac4                                                                                |    <0.001 |
|                   normalize                                                                           |     0.002 |
|                     add_w1234                                                                         |    <0.001 |
|                       reg                                                                             |    <0.001 |
|                     add_w1_w2                                                                         |    <0.001 |
|                       reg                                                                             |    <0.001 |
|                     add_w3_w4                                                                         |    <0.001 |
|                       reg                                                                             |    <0.001 |
|                     mac1                                                                              |    <0.001 |
|                     mac2                                                                              |    <0.001 |
|                     mac3                                                                              |    <0.001 |
|                     mac4                                                                              |    <0.001 |
|                     one_over                                                                          |    <0.001 |
|                       need_delay.reg_a                                                                |    <0.001 |
|                     reg_normb                                                                         |    <0.001 |
|                     reg_w1d                                                                           |    <0.001 |
|                     reg_w2d                                                                           |    <0.001 |
|                     reg_w3d                                                                           |    <0.001 |
|                     reg_w4d                                                                           |    <0.001 |
|                   reg_ave1                                                                            |    <0.001 |
|                   reg_ave2                                                                            |    <0.001 |
|                   reg_ave3                                                                            |    <0.001 |
|                   reg_ave4                                                                            |    <0.001 |
|                   reg_center_pix                                                                      |    <0.001 |
|                   reg_nw2                                                                             |    <0.001 |
|                   reg_nw3                                                                             |    <0.001 |
|                   reg_nw4                                                                             |    <0.001 |
|               get_RB_at_BR                                                                            |     0.003 |
|                 delay_active_rb                                                                       |    <0.001 |
|                 delay_ce_rb                                                                           |    <0.001 |
|                 delay_match_g_center                                                                  |    <0.001 |
|                 delay_match_m_bl                                                                      |    <0.001 |
|                 delay_match_m_br                                                                      |    <0.001 |
|                 delay_match_valid                                                                     |    <0.001 |
|                 get_RB                                                                                |     0.002 |
|                   delay_g_c                                                                           |    <0.001 |
|                   delay_i_al                                                                          |    <0.001 |
|                   delay_i_al2                                                                         |    <0.001 |
|                   delay_i_ar                                                                          |    <0.001 |
|                   delay_i_ar2                                                                         |    <0.001 |
|                   delay_i_bl                                                                          |    <0.001 |
|                   delay_i_bl2                                                                         |    <0.001 |
|                   delay_i_br                                                                          |    <0.001 |
|                   delay_i_br2                                                                         |    <0.001 |
|                   delay_m_al                                                                          |    <0.001 |
|                   delay_m_ar                                                                          |    <0.001 |
|                   delay_m_bl                                                                          |    <0.001 |
|                   delay_m_br                                                                          |    <0.001 |
|               get_RB_at_G                                                                             |     0.005 |
|                 delay_match_g_intp_a                                                                  |    <0.001 |
|                 delay_match_g_intp_b                                                                  |    <0.001 |
|                 delay_match_g_intp_l                                                                  |    <0.001 |
|                 delay_match_g_intp_r                                                                  |    <0.001 |
|                 delay_match_g_orig_c                                                                  |    <0.001 |
|                 delay_match_rb_orig_a                                                                 |    <0.001 |
|                 delay_match_rb_orig_b                                                                 |    <0.001 |
|                 delay_valid                                                                           |    <0.001 |
|                 get_RB                                                                                |     0.003 |
|                   delay_g_c                                                                           |    <0.001 |
|                   delay_i_a_plus_b                                                                    |    <0.001 |
|                   delay_i_l_plus_r                                                                    |    <0.001 |
|                   delay_m_a_plus_b                                                                    |    <0.001 |
|                   delay_m_l_plus_r                                                                    |    <0.001 |
|               pix_matrix_G                                                                            |    <0.001 |
|                 flops[1].reg_nw2                                                                      |    <0.001 |
|                 flops[2].reg_nw2                                                                      |    <0.001 |
|                 mem_block                                                                             |    <0.001 |
|               pix_matrix_RB                                                                           |    <0.001 |
|                 flops[1].reg_nw2                                                                      |    <0.001 |
|                 flops[2].reg_nw2                                                                      |    <0.001 |
|                 mem_block                                                                             |    <0.001 |
|               pix_matrix_orig                                                                         |     0.002 |
|                 flops[1].reg_nw2                                                                      |    <0.001 |
|                 flops[2].reg_nw2                                                                      |    <0.001 |
|                 flops[3].reg_nw2                                                                      |    <0.001 |
|                 flops[4].reg_nw2                                                                      |    <0.001 |
|                 flops[5].reg_nw2                                                                      |    <0.001 |
|                 mem_block                                                                             |     0.001 |
|               sync_del_G                                                                              |    <0.001 |
|               sync_del_Out_Mux                                                                        |    <0.001 |
|               sync_del_RB_at_BR                                                                       |    <0.001 |
|               sync_del_RB_at_G                                                                        |    <0.001 |
|         video_cntrl                                                                                   |     0.000 |
|     v_vid_in_axi4s_0                                                                                  |     0.002 |
|       inst                                                                                            |     0.002 |
|         COUPLER_INST                                                                                  |     0.002 |
|           generate_async_fifo.FIFO_INST                                                               |     0.002 |
|             XPM_FIFO_ASYNC_INST                                                                       |     0.002 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                                    |     0.002 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                                         |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                                             |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                                             |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                                         |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                                       |    <0.001 |
|                 rdp_inst                                                                              |    <0.001 |
|                 rdpp1_inst                                                                            |    <0.001 |
|                 rst_d1_inst                                                                           |    <0.001 |
|                 wrp_inst                                                                              |    <0.001 |
|                 wrpp1_inst                                                                            |    <0.001 |
|                 wrpp2_inst                                                                            |    <0.001 |
|                 xpm_fifo_rst_inst                                                                     |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                                             |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                                             |    <0.001 |
|         FORMATTER_INST                                                                                |    <0.001 |
|     xlconcat_0                                                                                        |     0.000 |
|     zynq_ultra_ps_e_0                                                                                 |     1.733 |
|       inst                                                                                            |     1.733 |
|   frame_valid_IBUF[0]_inst                                                                            |    <0.001 |
|   line_valid_IBUF[0]_inst                                                                             |    <0.001 |
|   pixel_data_IBUF[0]_inst                                                                             |    <0.001 |
|   pixel_data_IBUF[1]_inst                                                                             |    <0.001 |
|   pixel_data_IBUF[2]_inst                                                                             |    <0.001 |
|   pixel_data_IBUF[3]_inst                                                                             |    <0.001 |
|   pixel_data_IBUF[4]_inst                                                                             |    <0.001 |
|   pixel_data_IBUF[5]_inst                                                                             |    <0.001 |
|   pixel_data_IBUF[6]_inst                                                                             |    <0.001 |
|   pixel_data_IBUF[7]_inst                                                                             |    <0.001 |
+-------------------------------------------------------------------------------------------------------+-----------+


