(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2020-05-07T21:35:53Z")
 (DESIGN "CommandInterpreter")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.2")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "CommandInterpreter")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UARTReset\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ByteReceived.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LEDDrive\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteCounter\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteCounter\:CounterUDB\:sC8\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteCountReset\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb CommandReceived.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb TimerInterrupt.clock (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\).pad_out LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_1\:TimerHW\\.irq TimerInterrupt.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_2.q Tx_1\(0\).pin_input (6.508:6.508:6.508))
    (INTERCONNECT \\LEDDrive\:Sync\:ctrl_reg\\.control_0 LED\(0\).pin_input (6.625:6.625:6.625))
    (INTERCONNECT \\ByteCountReset\:Sync\:ctrl_reg\\.control_0 \\ByteCounter\:CounterUDB\:reload\\.main_0 (3.514:3.514:3.514))
    (INTERCONNECT \\ByteCountReset\:Sync\:ctrl_reg\\.control_0 \\ByteCounter\:CounterUDB\:sSTSReg\:stsreg\\.reset (4.075:4.075:4.075))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ByteCounter\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ByteCounter\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ByteCounter\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ByteCounter\:CounterUDB\:sC8\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ByteCounter\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\ByteCounter\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\ByteCounter\:CounterUDB\:sSTSReg\:stsreg\\.interrupt CommandReceived.interrupt (9.863:9.863:9.863))
    (INTERCONNECT \\UARTReset\:Sync\:ctrl_reg\\.control_0 \\UART1\:BUART\:reset_reg\\.main_0 (2.258:2.258:2.258))
    (INTERCONNECT Rx_1\(0\).fb \\UART1\:BUART\:pollcount_0\\.main_3 (6.190:6.190:6.190))
    (INTERCONNECT Rx_1\(0\).fb \\UART1\:BUART\:pollcount_1\\.main_4 (6.190:6.190:6.190))
    (INTERCONNECT Rx_1\(0\).fb \\UART1\:BUART\:rx_last\\.main_1 (5.461:5.461:5.461))
    (INTERCONNECT Rx_1\(0\).fb \\UART1\:BUART\:rx_postpoll\\.main_1 (5.456:5.456:5.456))
    (INTERCONNECT Rx_1\(0\).fb \\UART1\:BUART\:rx_state_0\\.main_10 (7.099:7.099:7.099))
    (INTERCONNECT Rx_1\(0\).fb \\UART1\:BUART\:rx_state_2\\.main_9 (5.461:5.461:5.461))
    (INTERCONNECT Rx_1\(0\).fb \\UART1\:BUART\:rx_status_3\\.main_7 (6.190:6.190:6.190))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxSts\\.interrupt ByteReceived.interrupt (9.570:9.570:9.570))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxSts\\.interrupt \\ByteCounter\:CounterUDB\:count_enable\\.main_0 (3.792:3.792:3.792))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxSts\\.interrupt \\ByteCounter\:CounterUDB\:count_stored_i\\.main_0 (3.792:3.792:3.792))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\ByteCounter\:CounterUDB\:sC8\:counterdp\:u0\\.ce1_comb \\ByteCounter\:CounterUDB\:prevCompare\\.main_0 (2.886:2.886:2.886))
    (INTERCONNECT \\ByteCounter\:CounterUDB\:sC8\:counterdp\:u0\\.ce1_comb \\ByteCounter\:CounterUDB\:status_0\\.main_0 (2.886:2.886:2.886))
    (INTERCONNECT \\ByteCounter\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\ByteCounter\:CounterUDB\:count_enable\\.main_1 (2.332:2.332:2.332))
    (INTERCONNECT \\ByteCounter\:CounterUDB\:count_enable\\.q \\ByteCounter\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_1 (2.289:2.289:2.289))
    (INTERCONNECT \\ByteCounter\:CounterUDB\:count_stored_i\\.q \\ByteCounter\:CounterUDB\:count_enable\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\ByteCounter\:CounterUDB\:overflow_reg_i\\.q \\ByteCounter\:CounterUDB\:status_2\\.main_1 (2.230:2.230:2.230))
    (INTERCONNECT \\ByteCounter\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\ByteCounter\:CounterUDB\:overflow_reg_i\\.main_0 (2.899:2.899:2.899))
    (INTERCONNECT \\ByteCounter\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\ByteCounter\:CounterUDB\:status_2\\.main_0 (2.899:2.899:2.899))
    (INTERCONNECT \\ByteCounter\:CounterUDB\:prevCompare\\.q \\ByteCounter\:CounterUDB\:reload\\.main_1 (2.235:2.235:2.235))
    (INTERCONNECT \\ByteCounter\:CounterUDB\:prevCompare\\.q \\ByteCounter\:CounterUDB\:status_0\\.main_1 (2.235:2.235:2.235))
    (INTERCONNECT \\ByteCounter\:CounterUDB\:reload\\.q \\ByteCounter\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_0 (2.863:2.863:2.863))
    (INTERCONNECT \\ByteCounter\:CounterUDB\:status_0\\.q \\ByteCounter\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.248:2.248:2.248))
    (INTERCONNECT \\ByteCounter\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\ByteCounter\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.801:5.801:5.801))
    (INTERCONNECT \\ByteCounter\:CounterUDB\:status_2\\.q \\ByteCounter\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.256:2.256:2.256))
    (INTERCONNECT \\ByteCounter\:CounterUDB\:sC8\:counterdp\:u0\\.f0_blk_stat_comb \\ByteCounter\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.862:2.862:2.862))
    (INTERCONNECT \\ByteCounter\:CounterUDB\:sC8\:counterdp\:u0\\.f0_bus_stat_comb \\ByteCounter\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.869:2.869:2.869))
    (INTERCONNECT \\UART1\:BUART\:counter_load_not\\.q \\UART1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.295:2.295:2.295))
    (INTERCONNECT \\UART1\:BUART\:pollcount_0\\.q \\UART1\:BUART\:pollcount_0\\.main_4 (5.647:5.647:5.647))
    (INTERCONNECT \\UART1\:BUART\:pollcount_0\\.q \\UART1\:BUART\:pollcount_1\\.main_5 (5.647:5.647:5.647))
    (INTERCONNECT \\UART1\:BUART\:pollcount_0\\.q \\UART1\:BUART\:rx_postpoll\\.main_2 (4.986:4.986:4.986))
    (INTERCONNECT \\UART1\:BUART\:pollcount_0\\.q \\UART1\:BUART\:rx_state_0\\.main_11 (6.485:6.485:6.485))
    (INTERCONNECT \\UART1\:BUART\:pollcount_0\\.q \\UART1\:BUART\:rx_status_3\\.main_8 (5.647:5.647:5.647))
    (INTERCONNECT \\UART1\:BUART\:pollcount_1\\.q \\UART1\:BUART\:pollcount_1\\.main_3 (3.200:3.200:3.200))
    (INTERCONNECT \\UART1\:BUART\:pollcount_1\\.q \\UART1\:BUART\:rx_postpoll\\.main_0 (3.810:3.810:3.810))
    (INTERCONNECT \\UART1\:BUART\:pollcount_1\\.q \\UART1\:BUART\:rx_state_0\\.main_9 (4.516:4.516:4.516))
    (INTERCONNECT \\UART1\:BUART\:pollcount_1\\.q \\UART1\:BUART\:rx_status_3\\.main_6 (3.200:3.200:3.200))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:pollcount_0\\.main_0 (6.864:6.864:6.864))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:pollcount_1\\.main_0 (6.864:6.864:6.864))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:rx_address_detected\\.main_0 (7.440:7.440:7.440))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:rx_last\\.main_0 (4.513:4.513:4.513))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:rx_load_fifo\\.main_0 (7.501:7.501:7.501))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:rx_state_0\\.main_0 (8.564:8.564:8.564))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:rx_state_1\\.main_0 (8.564:8.564:8.564))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:rx_state_2\\.main_0 (4.513:4.513:4.513))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:rx_state_3\\.main_0 (7.501:7.501:7.501))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:rx_status_3\\.main_0 (6.864:6.864:6.864))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:sRX\:RxBitCounter\\.reset (7.564:7.564:7.564))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:sRX\:RxShifter\:u0\\.reset (3.963:3.963:3.963))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:sRX\:RxSts\\.reset (5.579:5.579:5.579))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:sTX\:TxShifter\:u0\\.reset (7.982:7.982:7.982))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:sTX\:TxSts\\.reset (7.982:7.982:7.982))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.reset (6.135:6.135:6.135))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:tx_mark\\.main_0 (3.125:3.125:3.125))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:tx_state_0\\.main_0 (5.444:5.444:5.444))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:tx_state_1\\.main_0 (3.125:3.125:3.125))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:tx_state_2\\.main_0 (6.853:6.853:6.853))
    (INTERCONNECT \\UART1\:BUART\:reset_reg\\.q \\UART1\:BUART\:txn\\.main_0 (7.440:7.440:7.440))
    (INTERCONNECT \\UART1\:BUART\:rx_address_detected\\.q \\UART1\:BUART\:rx_address_detected\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\UART1\:BUART\:rx_bitclk_enable\\.q \\UART1\:BUART\:rx_load_fifo\\.main_3 (4.198:4.198:4.198))
    (INTERCONNECT \\UART1\:BUART\:rx_bitclk_enable\\.q \\UART1\:BUART\:rx_state_0\\.main_3 (4.177:4.177:4.177))
    (INTERCONNECT \\UART1\:BUART\:rx_bitclk_enable\\.q \\UART1\:BUART\:rx_state_2\\.main_3 (4.253:4.253:4.253))
    (INTERCONNECT \\UART1\:BUART\:rx_bitclk_enable\\.q \\UART1\:BUART\:rx_state_3\\.main_3 (4.198:4.198:4.198))
    (INTERCONNECT \\UART1\:BUART\:rx_bitclk_enable\\.q \\UART1\:BUART\:rx_status_3\\.main_3 (3.117:3.117:3.117))
    (INTERCONNECT \\UART1\:BUART\:rx_bitclk_enable\\.q \\UART1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.933:4.933:4.933))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART1\:BUART\:rx_bitclk_enable\\.main_2 (2.939:2.939:2.939))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART1\:BUART\:pollcount_0\\.main_2 (2.930:2.930:2.930))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART1\:BUART\:pollcount_1\\.main_2 (2.930:2.930:2.930))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART1\:BUART\:rx_bitclk_enable\\.main_1 (2.930:2.930:2.930))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART1\:BUART\:pollcount_0\\.main_1 (2.928:2.928:2.928))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART1\:BUART\:pollcount_1\\.main_1 (2.928:2.928:2.928))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART1\:BUART\:rx_bitclk_enable\\.main_0 (2.928:2.928:2.928))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART1\:BUART\:rx_load_fifo\\.main_8 (3.130:3.130:3.130))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART1\:BUART\:rx_state_0\\.main_8 (3.144:3.144:3.144))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART1\:BUART\:rx_state_2\\.main_8 (4.626:4.626:4.626))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART1\:BUART\:rx_state_3\\.main_8 (3.130:3.130:3.130))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART1\:BUART\:rx_load_fifo\\.main_7 (2.933:2.933:2.933))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART1\:BUART\:rx_state_0\\.main_7 (2.942:2.942:2.942))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART1\:BUART\:rx_state_2\\.main_7 (4.288:4.288:4.288))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART1\:BUART\:rx_state_3\\.main_7 (2.933:2.933:2.933))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART1\:BUART\:rx_load_fifo\\.main_6 (3.117:3.117:3.117))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART1\:BUART\:rx_state_0\\.main_6 (3.114:3.114:3.114))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART1\:BUART\:rx_state_2\\.main_6 (4.612:4.612:4.612))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART1\:BUART\:rx_state_3\\.main_6 (3.117:3.117:3.117))
    (INTERCONNECT \\UART1\:BUART\:rx_counter_load\\.q \\UART1\:BUART\:sRX\:RxBitCounter\\.load (2.313:2.313:2.313))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART1\:BUART\:rx_status_4\\.main_1 (2.839:2.839:2.839))
    (INTERCONNECT \\UART1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART1\:BUART\:rx_status_5\\.main_0 (2.833:2.833:2.833))
    (INTERCONNECT \\UART1\:BUART\:rx_last\\.q \\UART1\:BUART\:rx_state_2\\.main_10 (2.232:2.232:2.232))
    (INTERCONNECT \\UART1\:BUART\:rx_load_fifo\\.q \\UART1\:BUART\:rx_status_4\\.main_0 (2.913:2.913:2.913))
    (INTERCONNECT \\UART1\:BUART\:rx_load_fifo\\.q \\UART1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.789:3.789:3.789))
    (INTERCONNECT \\UART1\:BUART\:rx_postpoll\\.q \\UART1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.252:2.252:2.252))
    (INTERCONNECT \\UART1\:BUART\:rx_state_0\\.q \\UART1\:BUART\:rx_counter_load\\.main_1 (2.789:2.789:2.789))
    (INTERCONNECT \\UART1\:BUART\:rx_state_0\\.q \\UART1\:BUART\:rx_load_fifo\\.main_2 (2.775:2.775:2.775))
    (INTERCONNECT \\UART1\:BUART\:rx_state_0\\.q \\UART1\:BUART\:rx_state_0\\.main_2 (2.789:2.789:2.789))
    (INTERCONNECT \\UART1\:BUART\:rx_state_0\\.q \\UART1\:BUART\:rx_state_2\\.main_2 (5.977:5.977:5.977))
    (INTERCONNECT \\UART1\:BUART\:rx_state_0\\.q \\UART1\:BUART\:rx_state_3\\.main_2 (2.775:2.775:2.775))
    (INTERCONNECT \\UART1\:BUART\:rx_state_0\\.q \\UART1\:BUART\:rx_state_stop1_reg\\.main_1 (2.789:2.789:2.789))
    (INTERCONNECT \\UART1\:BUART\:rx_state_0\\.q \\UART1\:BUART\:rx_status_3\\.main_2 (3.716:3.716:3.716))
    (INTERCONNECT \\UART1\:BUART\:rx_state_0\\.q \\UART1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.457:5.457:5.457))
    (INTERCONNECT \\UART1\:BUART\:rx_state_1\\.q \\UART1\:BUART\:rx_counter_load\\.main_0 (3.491:3.491:3.491))
    (INTERCONNECT \\UART1\:BUART\:rx_state_1\\.q \\UART1\:BUART\:rx_load_fifo\\.main_1 (3.515:3.515:3.515))
    (INTERCONNECT \\UART1\:BUART\:rx_state_1\\.q \\UART1\:BUART\:rx_state_0\\.main_1 (3.491:3.491:3.491))
    (INTERCONNECT \\UART1\:BUART\:rx_state_1\\.q \\UART1\:BUART\:rx_state_1\\.main_1 (3.491:3.491:3.491))
    (INTERCONNECT \\UART1\:BUART\:rx_state_1\\.q \\UART1\:BUART\:rx_state_2\\.main_1 (7.228:7.228:7.228))
    (INTERCONNECT \\UART1\:BUART\:rx_state_1\\.q \\UART1\:BUART\:rx_state_3\\.main_1 (3.515:3.515:3.515))
    (INTERCONNECT \\UART1\:BUART\:rx_state_1\\.q \\UART1\:BUART\:rx_state_stop1_reg\\.main_0 (3.491:3.491:3.491))
    (INTERCONNECT \\UART1\:BUART\:rx_state_1\\.q \\UART1\:BUART\:rx_status_3\\.main_1 (4.417:4.417:4.417))
    (INTERCONNECT \\UART1\:BUART\:rx_state_1\\.q \\UART1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (6.712:6.712:6.712))
    (INTERCONNECT \\UART1\:BUART\:rx_state_2\\.q \\UART1\:BUART\:rx_counter_load\\.main_3 (5.107:5.107:5.107))
    (INTERCONNECT \\UART1\:BUART\:rx_state_2\\.q \\UART1\:BUART\:rx_load_fifo\\.main_5 (5.670:5.670:5.670))
    (INTERCONNECT \\UART1\:BUART\:rx_state_2\\.q \\UART1\:BUART\:rx_state_0\\.main_5 (5.107:5.107:5.107))
    (INTERCONNECT \\UART1\:BUART\:rx_state_2\\.q \\UART1\:BUART\:rx_state_2\\.main_5 (2.528:2.528:2.528))
    (INTERCONNECT \\UART1\:BUART\:rx_state_2\\.q \\UART1\:BUART\:rx_state_3\\.main_5 (5.670:5.670:5.670))
    (INTERCONNECT \\UART1\:BUART\:rx_state_2\\.q \\UART1\:BUART\:rx_state_stop1_reg\\.main_3 (5.107:5.107:5.107))
    (INTERCONNECT \\UART1\:BUART\:rx_state_2\\.q \\UART1\:BUART\:rx_status_3\\.main_5 (3.297:3.297:3.297))
    (INTERCONNECT \\UART1\:BUART\:rx_state_3\\.q \\UART1\:BUART\:rx_counter_load\\.main_2 (3.620:3.620:3.620))
    (INTERCONNECT \\UART1\:BUART\:rx_state_3\\.q \\UART1\:BUART\:rx_load_fifo\\.main_4 (4.178:4.178:4.178))
    (INTERCONNECT \\UART1\:BUART\:rx_state_3\\.q \\UART1\:BUART\:rx_state_0\\.main_4 (3.620:3.620:3.620))
    (INTERCONNECT \\UART1\:BUART\:rx_state_3\\.q \\UART1\:BUART\:rx_state_2\\.main_4 (5.970:5.970:5.970))
    (INTERCONNECT \\UART1\:BUART\:rx_state_3\\.q \\UART1\:BUART\:rx_state_3\\.main_4 (4.178:4.178:4.178))
    (INTERCONNECT \\UART1\:BUART\:rx_state_3\\.q \\UART1\:BUART\:rx_state_stop1_reg\\.main_2 (3.620:3.620:3.620))
    (INTERCONNECT \\UART1\:BUART\:rx_state_3\\.q \\UART1\:BUART\:rx_status_3\\.main_4 (5.090:5.090:5.090))
    (INTERCONNECT \\UART1\:BUART\:rx_state_stop1_reg\\.q \\UART1\:BUART\:rx_status_5\\.main_1 (2.905:2.905:2.905))
    (INTERCONNECT \\UART1\:BUART\:rx_status_3\\.q \\UART1\:BUART\:sRX\:RxSts\\.status_3 (2.317:2.317:2.317))
    (INTERCONNECT \\UART1\:BUART\:rx_status_4\\.q \\UART1\:BUART\:sRX\:RxSts\\.status_4 (4.172:4.172:4.172))
    (INTERCONNECT \\UART1\:BUART\:rx_status_5\\.q \\UART1\:BUART\:sRX\:RxSts\\.status_5 (4.200:4.200:4.200))
    (INTERCONNECT \\UART1\:BUART\:tx_bitclk\\.q \\UART1\:BUART\:tx_state_0\\.main_6 (4.805:4.805:4.805))
    (INTERCONNECT \\UART1\:BUART\:tx_bitclk\\.q \\UART1\:BUART\:tx_state_1\\.main_6 (2.533:2.533:2.533))
    (INTERCONNECT \\UART1\:BUART\:tx_bitclk\\.q \\UART1\:BUART\:tx_state_2\\.main_6 (4.230:4.230:4.230))
    (INTERCONNECT \\UART1\:BUART\:tx_bitclk\\.q \\UART1\:BUART\:txn\\.main_7 (5.689:5.689:5.689))
    (INTERCONNECT \\UART1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART1\:BUART\:counter_load_not\\.main_2 (3.495:3.495:3.495))
    (INTERCONNECT \\UART1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.383:4.383:4.383))
    (INTERCONNECT \\UART1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART1\:BUART\:tx_bitclk\\.main_2 (5.054:5.054:5.054))
    (INTERCONNECT \\UART1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART1\:BUART\:tx_state_0\\.main_3 (3.495:3.495:3.495))
    (INTERCONNECT \\UART1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART1\:BUART\:tx_state_1\\.main_3 (5.054:5.054:5.054))
    (INTERCONNECT \\UART1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART1\:BUART\:tx_state_2\\.main_3 (3.486:3.486:3.486))
    (INTERCONNECT \\UART1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART1\:BUART\:tx_status_0\\.main_2 (3.495:3.495:3.495))
    (INTERCONNECT \\UART1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART1\:BUART\:tx_state_1\\.main_5 (3.181:3.181:3.181))
    (INTERCONNECT \\UART1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART1\:BUART\:tx_state_2\\.main_5 (2.298:2.298:2.298))
    (INTERCONNECT \\UART1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART1\:BUART\:txn\\.main_6 (4.756:4.756:4.756))
    (INTERCONNECT \\UART1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART1\:BUART\:sTX\:TxSts\\.status_1 (4.201:4.201:4.201))
    (INTERCONNECT \\UART1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART1\:BUART\:tx_state_0\\.main_4 (4.147:4.147:4.147))
    (INTERCONNECT \\UART1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART1\:BUART\:tx_status_0\\.main_3 (4.147:4.147:4.147))
    (INTERCONNECT \\UART1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART1\:BUART\:sTX\:TxSts\\.status_3 (5.907:5.907:5.907))
    (INTERCONNECT \\UART1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART1\:BUART\:tx_status_2\\.main_0 (4.480:4.480:4.480))
    (INTERCONNECT \\UART1\:BUART\:tx_mark\\.q \\UART1\:BUART\:tx_mark\\.main_1 (2.227:2.227:2.227))
    (INTERCONNECT \\UART1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART1\:BUART\:txn\\.main_4 (2.316:2.316:2.316))
    (INTERCONNECT \\UART1\:BUART\:tx_state_0\\.q \\UART1\:BUART\:counter_load_not\\.main_1 (2.582:2.582:2.582))
    (INTERCONNECT \\UART1\:BUART\:tx_state_0\\.q \\UART1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.193:4.193:4.193))
    (INTERCONNECT \\UART1\:BUART\:tx_state_0\\.q \\UART1\:BUART\:tx_bitclk\\.main_1 (3.458:3.458:3.458))
    (INTERCONNECT \\UART1\:BUART\:tx_state_0\\.q \\UART1\:BUART\:tx_state_0\\.main_2 (2.582:2.582:2.582))
    (INTERCONNECT \\UART1\:BUART\:tx_state_0\\.q \\UART1\:BUART\:tx_state_1\\.main_2 (3.458:3.458:3.458))
    (INTERCONNECT \\UART1\:BUART\:tx_state_0\\.q \\UART1\:BUART\:tx_state_2\\.main_2 (2.589:2.589:2.589))
    (INTERCONNECT \\UART1\:BUART\:tx_state_0\\.q \\UART1\:BUART\:tx_status_0\\.main_1 (2.582:2.582:2.582))
    (INTERCONNECT \\UART1\:BUART\:tx_state_0\\.q \\UART1\:BUART\:txn\\.main_3 (5.180:5.180:5.180))
    (INTERCONNECT \\UART1\:BUART\:tx_state_1\\.q \\UART1\:BUART\:counter_load_not\\.main_0 (3.973:3.973:3.973))
    (INTERCONNECT \\UART1\:BUART\:tx_state_1\\.q \\UART1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (6.265:6.265:6.265))
    (INTERCONNECT \\UART1\:BUART\:tx_state_1\\.q \\UART1\:BUART\:tx_bitclk\\.main_0 (6.204:6.204:6.204))
    (INTERCONNECT \\UART1\:BUART\:tx_state_1\\.q \\UART1\:BUART\:tx_state_0\\.main_1 (3.973:3.973:3.973))
    (INTERCONNECT \\UART1\:BUART\:tx_state_1\\.q \\UART1\:BUART\:tx_state_1\\.main_1 (6.204:6.204:6.204))
    (INTERCONNECT \\UART1\:BUART\:tx_state_1\\.q \\UART1\:BUART\:tx_state_2\\.main_1 (5.341:5.341:5.341))
    (INTERCONNECT \\UART1\:BUART\:tx_state_1\\.q \\UART1\:BUART\:tx_status_0\\.main_0 (3.973:3.973:3.973))
    (INTERCONNECT \\UART1\:BUART\:tx_state_1\\.q \\UART1\:BUART\:txn\\.main_2 (4.882:4.882:4.882))
    (INTERCONNECT \\UART1\:BUART\:tx_state_2\\.q \\UART1\:BUART\:counter_load_not\\.main_3 (2.768:2.768:2.768))
    (INTERCONNECT \\UART1\:BUART\:tx_state_2\\.q \\UART1\:BUART\:tx_bitclk\\.main_3 (3.662:3.662:3.662))
    (INTERCONNECT \\UART1\:BUART\:tx_state_2\\.q \\UART1\:BUART\:tx_state_0\\.main_5 (2.768:2.768:2.768))
    (INTERCONNECT \\UART1\:BUART\:tx_state_2\\.q \\UART1\:BUART\:tx_state_1\\.main_4 (3.662:3.662:3.662))
    (INTERCONNECT \\UART1\:BUART\:tx_state_2\\.q \\UART1\:BUART\:tx_state_2\\.main_4 (2.787:2.787:2.787))
    (INTERCONNECT \\UART1\:BUART\:tx_state_2\\.q \\UART1\:BUART\:tx_status_0\\.main_4 (2.768:2.768:2.768))
    (INTERCONNECT \\UART1\:BUART\:tx_state_2\\.q \\UART1\:BUART\:txn\\.main_5 (3.659:3.659:3.659))
    (INTERCONNECT \\UART1\:BUART\:tx_status_0\\.q \\UART1\:BUART\:sTX\:TxSts\\.status_0 (2.938:2.938:2.938))
    (INTERCONNECT \\UART1\:BUART\:tx_status_2\\.q \\UART1\:BUART\:sTX\:TxSts\\.status_2 (2.313:2.313:2.313))
    (INTERCONNECT \\UART1\:BUART\:txn\\.q Net_2.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\UART1\:BUART\:txn\\.q \\UART1\:BUART\:txn\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:reset_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:rx_address_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:rx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:tx_mark\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\ByteCounter\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Timer_1\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\Timer_1\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\).pad_out LED\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\)_PAD LED\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
