

================================================================
== Vivado HLS Report for 'imf3'
================================================================
* Date:           Sat Oct  5 07:11:45 2019

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        duc_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.71|     2.519|        0.34|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x) nounwind" [imf3.c:5]   --->   Operation 6 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_2_load = load i6* @i_2, align 1" [imf3.c:23]   --->   Operation 7 'load' 'i_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.71ns)   --->   "%icmp_ln23 = icmp eq i6 %i_2_load, 0" [imf3.c:23]   --->   Operation 8 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_1_load = load i18* @in_1, align 4" [imf3.c:30]   --->   Operation 9 'load' 'in_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.73ns)   --->   "br i1 %icmp_ln23, label %1, label %._crit_edge_ifconv" [imf3.c:23]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "store i18 %x_read, i18* @in_1, align 4" [imf3.c:24]   --->   Operation 11 'store' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.73ns)   --->   "br label %._crit_edge_ifconv" [imf3.c:25]   --->   Operation 12 'br' <Predicate = (icmp_ln23)> <Delay = 0.73>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i6 %i_2_load to i64" [imf3.c:30]   --->   Operation 13 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c_5_0_addr = getelementptr [6 x i18]* @c_5_0, i64 0, i64 %zext_ln30" [imf3.c:30]   --->   Operation 14 'getelementptr' 'c_5_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.29ns)   --->   "%c_5_0_load = load i18* %c_5_0_addr, align 8" [imf3.c:30]   --->   Operation 15 'load' 'c_5_0_load' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 6> <ROM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c_5_1_addr = getelementptr [6 x i1]* @c_5_1, i64 0, i64 %zext_ln30" [imf3.c:31]   --->   Operation 16 'getelementptr' 'c_5_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.29ns)   --->   "%c_5_1_load = load i1* %c_5_1_addr, align 1" [imf3.c:31]   --->   Operation 17 'load' 'c_5_1_load' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 6> <ROM>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%d_assign = phi i18 [ %x_read, %1 ], [ %in_1_load, %0 ]" [imf3.c:5]   --->   Operation 18 'phi' 'd_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (1.29ns)   --->   "%c_5_0_load = load i18* %c_5_0_addr, align 8" [imf3.c:30]   --->   Operation 19 'load' 'c_5_0_load' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 6> <ROM>
ST_2 : Operation 20 [1/2] (1.29ns)   --->   "%c_5_1_load = load i1* %c_5_1_addr, align 1" [imf3.c:31]   --->   Operation 20 'load' 'c_5_1_load' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 6> <ROM>

State 3 <SV = 2> <Delay = 2.51>
ST_3 : Operation 21 [1/1] (0.84ns)   --->   "%inc = add i6 1, %i_2_load" [imf3.c:26]   --->   Operation 21 'add' 'inc' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_s = load i6* @j, align 1" [imf3.c:28]   --->   Operation 22 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%ch_4 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %p_Val2_s, i32 3)" [imf3.c:28]   --->   Operation 23 'bitselect' 'ch_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %inc, i1 %ch_4)" [imf3.c:30]   --->   Operation 24 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i7 %tmp_3 to i64" [imf3.c:30]   --->   Operation 25 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_p0_addr = getelementptr [12 x i38]* @shift_reg_p0, i64 0, i64 %zext_ln30_1" [imf3.c:30]   --->   Operation 26 'getelementptr' 'shift_reg_p0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shift_reg_p1_addr = getelementptr [12 x i38]* @shift_reg_p1, i64 0, i64 %zext_ln30_1" [imf3.c:31]   --->   Operation 27 'getelementptr' 'shift_reg_p1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (0.73ns)   --->   "%shift_reg_p0_load = load i38* %shift_reg_p0_addr, align 8" [imf3.c:30]   --->   Operation 28 'load' 'shift_reg_p0_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 12> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i18 %c_5_0_load to i36" [mac.c:46->imf3.c:30]   --->   Operation 29 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i18 %d_assign to i36" [mac.c:46->imf3.c:30]   --->   Operation 30 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (2.51ns) (root node of the DSP)   --->   "%m = mul nsw i36 %sext_ln46, %sext_ln46_1" [mac.c:46->imf3.c:30]   --->   Operation 31 'mul' 'm' <Predicate = true> <Delay = 2.51> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.51> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [2/2] (0.73ns)   --->   "%shift_reg_p1_load = load i38* %shift_reg_p1_addr, align 8" [imf3.c:31]   --->   Operation 32 'load' 'shift_reg_p1_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 1.44>
ST_4 : Operation 33 [1/1] (0.71ns)   --->   "%icmp_ln30 = icmp eq i6 %i_2_load, 5" [imf3.c:30]   --->   Operation 33 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/2] (0.73ns)   --->   "%shift_reg_p0_load = load i38* %shift_reg_p0_addr, align 8" [imf3.c:30]   --->   Operation 34 'load' 'shift_reg_p0_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 12> <RAM>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln46_2 = sext i18 %d_assign to i35" [mac.c:46->imf3.c:30]   --->   Operation 35 'sext' 'sext_ln46_2' <Predicate = (c_5_1_load)> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (0.00ns) (root node of the DSP)   --->   "%m = mul nsw i36 %sext_ln46, %sext_ln46_1" [mac.c:46->imf3.c:30]   --->   Operation 36 'mul' 'm' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 1> <II = 1> <Delay = 2.51> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i36 %m to i35" [imf3.c:30]   --->   Operation 37 'trunc' 'trunc_ln30_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (0.73ns)   --->   "%shift_reg_p1_load = load i38* %shift_reg_p1_addr, align 8" [imf3.c:31]   --->   Operation 38 'load' 'shift_reg_p1_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 12> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %d_assign, i17 0)" [mac.c:46->imf3.c:31]   --->   Operation 39 'bitconcatenate' 'shl_ln' <Predicate = (c_5_1_load)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.15ns)   --->   "%sub_ln46 = sub i35 %shl_ln, %sext_ln46_2" [mac.c:46->imf3.c:31]   --->   Operation 40 'sub' 'sub_ln46' <Predicate = (c_5_1_load)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.29ns)   --->   "%m_1 = select i1 %c_5_1_load, i35 %sub_ln46, i35 0" [mac.c:46->imf3.c:31]   --->   Operation 41 'select' 'm_1' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%init_2_load = load i1* @init_2, align 1" [imf3.c:30]   --->   Operation 42 'load' 'init_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.14ns)   --->   "%or_ln30 = or i1 %init_2_load, %icmp_ln30" [imf3.c:30]   --->   Operation 43 'or' 'or_ln30' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_2_load, i1 %ch_4)" [imf3.c:33]   --->   Operation 44 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i7 %tmp to i64" [imf3.c:33]   --->   Operation 45 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%shift_reg_p0_addr_1 = getelementptr [12 x i38]* @shift_reg_p0, i64 0, i64 %zext_ln33" [imf3.c:33]   --->   Operation 46 'getelementptr' 'shift_reg_p0_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%shift_reg_p1_addr_1 = getelementptr [12 x i38]* @shift_reg_p1, i64 0, i64 %zext_ln33" [imf3.c:34]   --->   Operation 47 'getelementptr' 'shift_reg_p1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.29ns)   --->   "%select_ln30 = select i1 %or_ln30, i38 0, i38 %shift_reg_p0_load" [imf3.c:30]   --->   Operation 48 'select' 'select_ln30' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i36 %m to i38" [mac.c:47->imf3.c:30]   --->   Operation 49 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i38 %select_ln30 to i35" [imf3.c:30]   --->   Operation 50 'trunc' 'trunc_ln30' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.17ns)   --->   "%acc0 = add i38 %sext_ln47, %select_ln30" [imf3.c:30]   --->   Operation 51 'add' 'acc0' <Predicate = true> <Delay = 1.17> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.29ns)   --->   "%select_ln30_1 = select i1 %or_ln30, i38 0, i38 %shift_reg_p1_load" [imf3.c:30]   --->   Operation 52 'select' 'select_ln30_1' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i35 %m_1 to i38" [mac.c:47->imf3.c:31]   --->   Operation 53 'sext' 'sext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i38 %select_ln30_1 to i35" [imf3.c:31]   --->   Operation 54 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.17ns)   --->   "%acc1 = add i38 %sext_ln47_1, %select_ln30_1" [imf3.c:31]   --->   Operation 55 'add' 'acc1' <Predicate = true> <Delay = 1.17> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.73ns)   --->   "store i38 %acc0, i38* %shift_reg_p0_addr_1, align 8" [imf3.c:33]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 12> <RAM>
ST_5 : Operation 57 [1/1] (0.73ns)   --->   "store i38 %acc1, i38* %shift_reg_p1_addr_1, align 8" [imf3.c:34]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 12> <RAM>
ST_5 : Operation 58 [1/1] (1.15ns)   --->   "%add_ln36 = add i35 %trunc_ln30, %trunc_ln30_1" [imf3.c:36]   --->   Operation 58 'add' 'add_ln36' <Predicate = (icmp_ln23)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.15ns)   --->   "%add_ln36_1 = add i35 %trunc_ln31, %m_1" [imf3.c:36]   --->   Operation 59 'add' 'add_ln36_1' <Predicate = (!icmp_ln23)> <Delay = 1.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_4 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %add_ln36, i32 17, i32 34)" [imf3.c:36]   --->   Operation 60 'partselect' 'tmp_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_5 = call i18 @_ssdm_op_PartSelect.i18.i35.i32.i32(i35 %add_ln36_1, i32 17, i32 34)" [imf3.c:36]   --->   Operation 61 'partselect' 'tmp_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.35ns)   --->   "%select_ln36 = select i1 %icmp_ln23, i18 %tmp_4, i18 %tmp_5" [imf3.c:36]   --->   Operation 62 'select' 'select_ln36' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.71ns)   --->   "%icmp_ln37 = icmp eq i6 %p_Val2_s, 15" [imf3.c:37]   --->   Operation 63 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.14ns)   --->   "%and_ln37 = and i1 %icmp_ln30, %icmp_ln37" [imf3.c:37]   --->   Operation 64 'and' 'and_ln37' <Predicate = true> <Delay = 0.14> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %and_ln37, label %2, label %._crit_edge8" [imf3.c:37]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "store i1 false, i1* @init_2, align 1" [imf3.c:38]   --->   Operation 66 'store' <Predicate = (and_ln37)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br label %._crit_edge8" [imf3.c:38]   --->   Operation 67 'br' <Predicate = (and_ln37)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %._crit_edge10, label %._crit_edge9" [imf3.c:39]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.84ns)   --->   "%add_ln40 = add i6 %p_Val2_s, 1" [imf3.c:40]   --->   Operation 69 'add' 'add_ln40' <Predicate = (icmp_ln30)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.36ns)   --->   "%select_ln40 = select i1 %icmp_ln37, i6 0, i6 %add_ln40" [imf3.c:40]   --->   Operation 70 'select' 'select_ln40' <Predicate = (icmp_ln30)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "store i6 %select_ln40, i6* @j, align 1" [imf3.c:40]   --->   Operation 71 'store' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br label %._crit_edge9" [imf3.c:40]   --->   Operation 72 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.36ns)   --->   "%inc_2 = select i1 %icmp_ln30, i6 0, i6 %inc" [imf3.c:42]   --->   Operation 73 'select' 'inc_2' <Predicate = true> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "store i6 %inc_2, i6* @i_2, align 1" [imf3.c:42]   --->   Operation 74 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "ret i18 %select_ln36" [imf3.c:43]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ in_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ j]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ c_5_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ init_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_p0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ c_5_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ shift_reg_p1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read              (read          ) [ 011000]
i_2_load            (load          ) [ 001111]
icmp_ln23           (icmp          ) [ 011111]
in_1_load           (load          ) [ 011000]
br_ln23             (br            ) [ 011000]
store_ln24          (store         ) [ 000000]
br_ln25             (br            ) [ 011000]
zext_ln30           (zext          ) [ 000000]
c_5_0_addr          (getelementptr ) [ 001000]
c_5_1_addr          (getelementptr ) [ 001000]
d_assign            (phi           ) [ 001110]
c_5_0_load          (load          ) [ 000100]
c_5_1_load          (load          ) [ 000110]
inc                 (add           ) [ 000011]
p_Val2_s            (load          ) [ 000011]
ch_4                (bitselect     ) [ 000011]
tmp_3               (bitconcatenate) [ 000000]
zext_ln30_1         (zext          ) [ 000000]
shift_reg_p0_addr   (getelementptr ) [ 000010]
shift_reg_p1_addr   (getelementptr ) [ 000010]
sext_ln46           (sext          ) [ 000010]
sext_ln46_1         (sext          ) [ 000010]
icmp_ln30           (icmp          ) [ 000001]
shift_reg_p0_load   (load          ) [ 000001]
sext_ln46_2         (sext          ) [ 000000]
m                   (mul           ) [ 000001]
trunc_ln30_1        (trunc         ) [ 000001]
shift_reg_p1_load   (load          ) [ 000001]
shl_ln              (bitconcatenate) [ 000000]
sub_ln46            (sub           ) [ 000000]
m_1                 (select        ) [ 000001]
init_2_load         (load          ) [ 000000]
or_ln30             (or            ) [ 000000]
tmp                 (bitconcatenate) [ 000000]
zext_ln33           (zext          ) [ 000000]
shift_reg_p0_addr_1 (getelementptr ) [ 000000]
shift_reg_p1_addr_1 (getelementptr ) [ 000000]
select_ln30         (select        ) [ 000000]
sext_ln47           (sext          ) [ 000000]
trunc_ln30          (trunc         ) [ 000000]
acc0                (add           ) [ 000000]
select_ln30_1       (select        ) [ 000000]
sext_ln47_1         (sext          ) [ 000000]
trunc_ln31          (trunc         ) [ 000000]
acc1                (add           ) [ 000000]
store_ln33          (store         ) [ 000000]
store_ln34          (store         ) [ 000000]
add_ln36            (add           ) [ 000000]
add_ln36_1          (add           ) [ 000000]
tmp_4               (partselect    ) [ 000000]
tmp_5               (partselect    ) [ 000000]
select_ln36         (select        ) [ 000000]
icmp_ln37           (icmp          ) [ 000000]
and_ln37            (and           ) [ 000001]
br_ln37             (br            ) [ 000000]
store_ln38          (store         ) [ 000000]
br_ln38             (br            ) [ 000000]
br_ln39             (br            ) [ 000000]
add_ln40            (add           ) [ 000000]
select_ln40         (select        ) [ 000000]
store_ln40          (store         ) [ 000000]
br_ln40             (br            ) [ 000000]
inc_2               (select        ) [ 000000]
store_ln42          (store         ) [ 000000]
ret_ln43            (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="j">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c_5_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_5_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="init_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_p0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_p0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="c_5_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_5_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_reg_p1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_p1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i18.i17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i35.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="x_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="18" slack="0"/>
<pin id="54" dir="0" index="1" bw="18" slack="0"/>
<pin id="55" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="c_5_0_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="18" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="6" slack="0"/>
<pin id="62" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_5_0_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="3" slack="0"/>
<pin id="67" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_5_0_load/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="c_5_1_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="6" slack="0"/>
<pin id="75" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_5_1_addr/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_5_1_load/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="shift_reg_p0_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="38" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="7" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p0_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="shift_reg_p1_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="38" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="7" slack="0"/>
<pin id="95" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p1_addr/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="38" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_p0_load/3 store_ln33/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="38" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_p1_load/3 store_ln34/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="shift_reg_p0_addr_1_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="38" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="7" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p0_addr_1/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="shift_reg_p1_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="38" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="7" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_p1_addr_1/5 "/>
</bind>
</comp>

<comp id="126" class="1005" name="d_assign_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="18" slack="1"/>
<pin id="128" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="d_assign (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="d_assign_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="18" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="18" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_assign/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_2_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2_load/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln23_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="in_1_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="18" slack="0"/>
<pin id="148" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_1_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln24_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="18" slack="0"/>
<pin id="152" dir="0" index="1" bw="18" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln30_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="inc_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="2"/>
<pin id="165" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inc/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_Val2_s_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="ch_4_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="6" slack="0"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="ch_4/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="6" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln30_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sext_ln46_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="18" slack="1"/>
<pin id="195" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sext_ln46_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="18" slack="1"/>
<pin id="198" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_1/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln30_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="3"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln46_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="18" slack="2"/>
<pin id="207" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_2/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln30_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="36" slack="0"/>
<pin id="211" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30_1/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="shl_ln_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="35" slack="0"/>
<pin id="214" dir="0" index="1" bw="18" slack="2"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sub_ln46_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="35" slack="0"/>
<pin id="222" dir="0" index="1" bw="18" slack="0"/>
<pin id="223" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="m_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="2"/>
<pin id="228" dir="0" index="1" bw="35" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="init_2_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="init_2_load/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="or_ln30_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="1"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="6" slack="4"/>
<pin id="245" dir="0" index="2" bw="1" slack="2"/>
<pin id="246" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln33_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln30_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="38" slack="1"/>
<pin id="258" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sext_ln47_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="36" slack="1"/>
<pin id="263" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln30_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="38" slack="0"/>
<pin id="266" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="acc0_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="36" slack="0"/>
<pin id="270" dir="0" index="1" bw="38" slack="0"/>
<pin id="271" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc0/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln30_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="38" slack="1"/>
<pin id="279" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_1/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sext_ln47_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="35" slack="1"/>
<pin id="284" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_1/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln31_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="38" slack="0"/>
<pin id="287" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="acc1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="35" slack="0"/>
<pin id="291" dir="0" index="1" bw="38" slack="0"/>
<pin id="292" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc1/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln36_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="35" slack="0"/>
<pin id="298" dir="0" index="1" bw="35" slack="1"/>
<pin id="299" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln36_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="35" slack="0"/>
<pin id="303" dir="0" index="1" bw="35" slack="1"/>
<pin id="304" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_4_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="18" slack="0"/>
<pin id="308" dir="0" index="1" bw="35" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="0" index="3" bw="7" slack="0"/>
<pin id="311" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_5_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="18" slack="0"/>
<pin id="318" dir="0" index="1" bw="35" slack="0"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="0" index="3" bw="7" slack="0"/>
<pin id="321" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln36_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="4"/>
<pin id="328" dir="0" index="1" bw="18" slack="0"/>
<pin id="329" dir="0" index="2" bw="18" slack="0"/>
<pin id="330" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln37_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="2"/>
<pin id="335" dir="0" index="1" bw="5" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="and_ln37_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln37/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln38_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln40_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="2"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln40_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln40_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="6" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="inc_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="6" slack="2"/>
<pin id="372" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inc_2/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln42_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="0" index="1" bw="6" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/5 "/>
</bind>
</comp>

<comp id="380" class="1007" name="grp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="18" slack="0"/>
<pin id="382" dir="0" index="1" bw="18" slack="0"/>
<pin id="383" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="387" class="1005" name="x_read_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="18" slack="1"/>
<pin id="389" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="392" class="1005" name="i_2_load_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="2"/>
<pin id="394" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="i_2_load "/>
</bind>
</comp>

<comp id="399" class="1005" name="icmp_ln23_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="3"/>
<pin id="401" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="404" class="1005" name="in_1_load_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="18" slack="1"/>
<pin id="406" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="in_1_load "/>
</bind>
</comp>

<comp id="409" class="1005" name="c_5_0_addr_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="1"/>
<pin id="411" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_5_0_addr "/>
</bind>
</comp>

<comp id="414" class="1005" name="c_5_1_addr_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="1"/>
<pin id="416" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_5_1_addr "/>
</bind>
</comp>

<comp id="419" class="1005" name="c_5_0_load_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="18" slack="1"/>
<pin id="421" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="c_5_0_load "/>
</bind>
</comp>

<comp id="424" class="1005" name="c_5_1_load_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="2"/>
<pin id="426" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="c_5_1_load "/>
</bind>
</comp>

<comp id="429" class="1005" name="inc_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="2"/>
<pin id="431" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="inc "/>
</bind>
</comp>

<comp id="434" class="1005" name="p_Val2_s_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="2"/>
<pin id="436" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="440" class="1005" name="ch_4_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="2"/>
<pin id="442" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="ch_4 "/>
</bind>
</comp>

<comp id="445" class="1005" name="shift_reg_p0_addr_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="1"/>
<pin id="447" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_p0_addr "/>
</bind>
</comp>

<comp id="450" class="1005" name="shift_reg_p1_addr_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="1"/>
<pin id="452" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_p1_addr "/>
</bind>
</comp>

<comp id="455" class="1005" name="sext_ln46_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="36" slack="1"/>
<pin id="457" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46 "/>
</bind>
</comp>

<comp id="460" class="1005" name="sext_ln46_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="36" slack="1"/>
<pin id="462" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln46_1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="icmp_ln30_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="472" class="1005" name="shift_reg_p0_load_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="38" slack="1"/>
<pin id="474" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_p0_load "/>
</bind>
</comp>

<comp id="477" class="1005" name="m_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="36" slack="1"/>
<pin id="479" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="482" class="1005" name="trunc_ln30_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="35" slack="1"/>
<pin id="484" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln30_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="shift_reg_p1_load_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="38" slack="1"/>
<pin id="489" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_p1_load "/>
</bind>
</comp>

<comp id="492" class="1005" name="m_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="35" slack="1"/>
<pin id="494" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="22" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="84" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="91" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="110" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="125"><net_src comp="117" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="135"><net_src comp="129" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="52" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="136" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="162" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="171" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="199"><net_src comp="126" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="126" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="126" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="205" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="242" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="259"><net_src comp="237" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="267"><net_src comp="254" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="261" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="254" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="280"><net_src comp="237" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="288"><net_src comp="275" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="282" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="275" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="289" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="300"><net_src comp="264" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="285" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="42" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="296" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="301" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="44" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="46" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="331"><net_src comp="306" pin="4"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="316" pin="4"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="48" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="333" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="50" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="10" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="24" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="333" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="20" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="349" pin="2"/><net_sink comp="354" pin=2"/></net>

<net id="366"><net_src comp="354" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="6" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="20" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="2" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="193" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="196" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="380" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="390"><net_src comp="52" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="395"><net_src comp="136" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="402"><net_src comp="140" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="407"><net_src comp="146" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="412"><net_src comp="58" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="417"><net_src comp="71" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="422"><net_src comp="65" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="427"><net_src comp="78" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="432"><net_src comp="162" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="437"><net_src comp="167" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="443"><net_src comp="171" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="448"><net_src comp="84" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="453"><net_src comp="91" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="458"><net_src comp="193" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="463"><net_src comp="196" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="468"><net_src comp="200" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="475"><net_src comp="98" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="480"><net_src comp="380" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="485"><net_src comp="209" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="490"><net_src comp="104" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="495"><net_src comp="226" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="301" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i_2 | {5 }
	Port: in_1 | {1 }
	Port: j | {5 }
	Port: init_2 | {5 }
	Port: shift_reg_p0 | {5 }
	Port: shift_reg_p1 | {5 }
 - Input state : 
	Port: imf3 : x | {1 }
	Port: imf3 : i_2 | {1 }
	Port: imf3 : in_1 | {1 }
	Port: imf3 : j | {3 }
	Port: imf3 : c_5_0 | {1 2 }
	Port: imf3 : init_2 | {5 }
	Port: imf3 : shift_reg_p0 | {3 4 }
	Port: imf3 : c_5_1 | {1 2 }
	Port: imf3 : shift_reg_p1 | {3 4 }
  - Chain level:
	State 1
		icmp_ln23 : 1
		br_ln23 : 2
		zext_ln30 : 1
		c_5_0_addr : 2
		c_5_0_load : 3
		c_5_1_addr : 2
		c_5_1_load : 3
	State 2
	State 3
		ch_4 : 1
		tmp_3 : 2
		zext_ln30_1 : 3
		shift_reg_p0_addr : 4
		shift_reg_p1_addr : 4
		shift_reg_p0_load : 5
		m : 1
		shift_reg_p1_load : 5
	State 4
		trunc_ln30_1 : 1
		sub_ln46 : 1
		m_1 : 2
	State 5
		or_ln30 : 1
		zext_ln33 : 1
		shift_reg_p0_addr_1 : 2
		shift_reg_p1_addr_1 : 2
		select_ln30 : 1
		trunc_ln30 : 2
		acc0 : 2
		select_ln30_1 : 1
		trunc_ln31 : 2
		acc1 : 2
		store_ln33 : 3
		store_ln34 : 3
		add_ln36 : 3
		add_ln36_1 : 3
		tmp_4 : 4
		tmp_5 : 4
		select_ln36 : 5
		and_ln37 : 1
		br_ln37 : 1
		select_ln40 : 1
		store_ln40 : 2
		store_ln42 : 1
		ret_ln43 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      inc_fu_162      |    0    |    0    |    15   |
|          |      acc0_fu_268     |    0    |    0    |    45   |
|    add   |      acc1_fu_289     |    0    |    0    |    45   |
|          |    add_ln36_fu_296   |    0    |    0    |    42   |
|          |   add_ln36_1_fu_301  |    0    |    0    |    42   |
|          |    add_ln40_fu_349   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |      m_1_fu_226      |    0    |    0    |    35   |
|          |  select_ln30_fu_254  |    0    |    0    |    38   |
|  select  | select_ln30_1_fu_275 |    0    |    0    |    38   |
|          |  select_ln36_fu_326  |    0    |    0    |    18   |
|          |  select_ln40_fu_354  |    0    |    0    |    6    |
|          |     inc_2_fu_368     |    0    |    0    |    6    |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln46_fu_220   |    0    |    0    |    42   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln23_fu_140   |    0    |    0    |    11   |
|   icmp   |   icmp_ln30_fu_200   |    0    |    0    |    11   |
|          |   icmp_ln37_fu_333   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln30_fu_237    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln37_fu_338   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_380      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   read   |   x_read_read_fu_52  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln30_fu_156   |    0    |    0    |    0    |
|   zext   |  zext_ln30_1_fu_187  |    0    |    0    |    0    |
|          |   zext_ln33_fu_248   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      ch_4_fu_171     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_3_fu_179     |    0    |    0    |    0    |
|bitconcatenate|     shl_ln_fu_212    |    0    |    0    |    0    |
|          |      tmp_fu_242      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln46_fu_193   |    0    |    0    |    0    |
|          |  sext_ln46_1_fu_196  |    0    |    0    |    0    |
|   sext   |  sext_ln46_2_fu_205  |    0    |    0    |    0    |
|          |   sext_ln47_fu_261   |    0    |    0    |    0    |
|          |  sext_ln47_1_fu_282  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln30_1_fu_209 |    0    |    0    |    0    |
|   trunc  |   trunc_ln30_fu_264  |    0    |    0    |    0    |
|          |   trunc_ln31_fu_285  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_4_fu_306     |    0    |    0    |    0    |
|          |     tmp_5_fu_316     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   424   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    c_5_0_addr_reg_409   |    3   |
|    c_5_0_load_reg_419   |   18   |
|    c_5_1_addr_reg_414   |    3   |
|    c_5_1_load_reg_424   |    1   |
|       ch_4_reg_440      |    1   |
|     d_assign_reg_126    |   18   |
|     i_2_load_reg_392    |    6   |
|    icmp_ln23_reg_399    |    1   |
|    icmp_ln30_reg_465    |    1   |
|    in_1_load_reg_404    |   18   |
|       inc_reg_429       |    6   |
|       m_1_reg_492       |   35   |
|        m_reg_477        |   36   |
|     p_Val2_s_reg_434    |    6   |
|   sext_ln46_1_reg_460   |   36   |
|    sext_ln46_reg_455    |   36   |
|shift_reg_p0_addr_reg_445|    4   |
|shift_reg_p0_load_reg_472|   38   |
|shift_reg_p1_addr_reg_450|    4   |
|shift_reg_p1_load_reg_487|   38   |
|   trunc_ln30_1_reg_482  |   35   |
|      x_read_reg_387     |   18   |
+-------------------------+--------+
|          Total          |   362  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_65 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_78 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_98 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_104 |  p0  |   3  |   4  |   12   ||    15   |
|     grp_fu_380    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_380    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   108  ||  4.526  ||    66   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   424  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   66   |
|  Register |    -   |    -   |   362  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   362  |   490  |
+-----------+--------+--------+--------+--------+
