$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # a $end
  $var wire 1 $ b $end
  $var wire 1 % o_and $end
  $var wire 1 & o_or $end
  $scope module andor $end
   $var wire 1 ' a $end
   $var wire 1 ( b $end
   $var wire 1 ) o_and $end
   $var wire 1 * o_or $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
0(
0)
0*
#1
1$
1&
1(
1*
#2
1#
0$
1'
0(
#3
1$
1%
1(
1)
#4
#5
#6
#7
