// Seed: 136176496
module module_0 (
    input  wor   id_0,
    input  tri   id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  wand  id_4
);
  assign id_3 = id_0;
  assign module_1.id_2 = 0;
  id_6(
      1'h0, 1, -1, id_1, (1)
  );
endmodule
module module_1 (
    input  tri0  id_0,
    output uwire id_1,
    input  tri1  id_2,
    output logic id_3,
    input  tri0  id_4,
    input  uwire id_5,
    id_8,
    input  logic id_6
);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_1,
      id_0
  );
  assign id_1 = id_4;
  initial id_3 <= id_6;
  assign id_1 = 1;
endmodule
