Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: Inferring 13 clock-gating checks. (PTE-017)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Mon Jun  3 22:43:00 2019
****************************************

Warning: There are 1906 invalid end points for constrained paths. (UITE-416)

  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  fpu_in/fpu_in_ctl/U100/Y (IBUFFX2_RVT)                  1.28       2.02 r
  fpu_in/fpu_in_ctl/U5/Y (AND2X1_RVT)                     0.11       2.13 r
  fpu_in/fpu_in_ctl/U41/Y (AND2X1_RVT)                    0.12       2.25 r
  fpu_in/fpu_in_dp/U55/Y (INVX1_RVT)                      0.32       2.56 f
  fpu_in/fpu_in_dp/U100/Y (IBUFFX2_RVT)                   0.32       2.89 r
  fpu_in/fpu_in_dp/U309/Y (AO222X1_RVT)                   2.50       5.38 r
  fpu_rptr_groups/U81/Y (DELLN1X2_RVT)                    4.04       9.42 r
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/U25/Y (AO222X1_RVT)
                                                          0.57       9.99 r
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[3]/D (DFFX1_RVT)
                                                          0.01      10.00 r
  data arrival time                                                 10.00

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[3]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                -10.00
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  fpu_in/fpu_in_ctl/U100/Y (IBUFFX2_RVT)                  1.28       2.02 r
  fpu_in/fpu_in_ctl/U5/Y (AND2X1_RVT)                     0.11       2.13 r
  fpu_in/fpu_in_ctl/U41/Y (AND2X1_RVT)                    0.12       2.25 r
  fpu_in/fpu_in_dp/U55/Y (INVX1_RVT)                      0.32       2.56 f
  fpu_in/fpu_in_dp/U100/Y (IBUFFX2_RVT)                   0.32       2.89 r
  fpu_in/fpu_in_dp/U309/Y (AO222X1_RVT)                   2.50       5.38 r
  fpu_rptr_groups/U81/Y (DELLN1X2_RVT)                    4.04       9.42 r
  fpu_div/fpu_div_exp_dp/i_div_exp_in2/U22/Y (AO222X1_RVT)
                                                          0.57       9.99 r
  fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[3]/D (DFFX1_RVT)
                                                          0.01      10.00 r
  data arrival time                                                 10.00

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[3]/CLK (DFFX1_RVT)      9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                -10.00
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[4]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  fpu_in/fpu_in_ctl/U100/Y (IBUFFX2_RVT)                  1.28       2.02 r
  fpu_in/fpu_in_ctl/U5/Y (AND2X1_RVT)                     0.11       2.13 r
  fpu_in/fpu_in_ctl/U41/Y (AND2X1_RVT)                    0.12       2.25 r
  fpu_in/fpu_in_dp/U29/Y (INVX0_RVT)                      0.32       2.57 f
  fpu_in/fpu_in_dp/U104/Y (IBUFFX2_RVT)                   0.33       2.90 r
  fpu_in/fpu_in_dp/U310/Y (AO222X1_RVT)                   2.48       5.38 r
  fpu_rptr_groups/U80/Y (DELLN1X2_RVT)                    4.04       9.42 r
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/U18/Y (AO222X1_RVT)
                                                          0.57       9.98 r
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[4]/D (DFFX1_RVT)
                                                          0.01      10.00 r
  data arrival time                                                 10.00

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in2/q_reg[4]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                -10.00
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[4]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  fpu_in/fpu_in_ctl/U100/Y (IBUFFX2_RVT)                  1.28       2.02 r
  fpu_in/fpu_in_ctl/U5/Y (AND2X1_RVT)                     0.11       2.13 r
  fpu_in/fpu_in_ctl/U41/Y (AND2X1_RVT)                    0.12       2.25 r
  fpu_in/fpu_in_dp/U29/Y (INVX0_RVT)                      0.32       2.57 f
  fpu_in/fpu_in_dp/U104/Y (IBUFFX2_RVT)                   0.33       2.90 r
  fpu_in/fpu_in_dp/U310/Y (AO222X1_RVT)                   2.48       5.38 r
  fpu_rptr_groups/U80/Y (DELLN1X2_RVT)                    4.04       9.42 r
  fpu_div/fpu_div_exp_dp/i_div_exp_in2/U20/Y (AO222X1_RVT)
                                                          0.57       9.98 r
  fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[4]/D (DFFX1_RVT)
                                                          0.01      10.00 r
  data arrival time                                                 10.00

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_div/fpu_div_exp_dp/i_div_exp_in2/q_reg[4]/CLK (DFFX1_RVT)      9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                -10.00
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[5]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  fpu_in/fpu_in_ctl/U100/Y (IBUFFX2_RVT)                  1.28       2.02 r
  fpu_in/fpu_in_ctl/U5/Y (AND2X1_RVT)                     0.11       2.13 r
  fpu_in/fpu_in_ctl/U41/Y (AND2X1_RVT)                    0.12       2.25 r
  fpu_in/fpu_in_dp/U63/Y (INVX0_RVT)                      0.33       2.58 f
  fpu_in/fpu_in_dp/U72/Y (IBUFFX2_RVT)                    0.53       3.11 r
  fpu_in/fpu_in_dp/U184/Y (AO222X1_RVT)                   3.24       6.35 r
  fpu_rptr_groups/U96/Y (NBUFFX2_RVT)                     1.28       7.62 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/U24/Y (AO222X1_RVT)
                                                          2.35       9.97 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[5]/D (DFFX1_RVT)
                                                          0.01       9.99 r
  data arrival time                                                  9.99

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[5]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.99
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[5]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  fpu_in/fpu_in_ctl/U100/Y (IBUFFX2_RVT)                  1.28       2.02 r
  fpu_in/fpu_in_ctl/U5/Y (AND2X1_RVT)                     0.11       2.13 r
  fpu_in/fpu_in_ctl/U41/Y (AND2X1_RVT)                    0.12       2.25 r
  fpu_in/fpu_in_dp/U63/Y (INVX0_RVT)                      0.33       2.58 f
  fpu_in/fpu_in_dp/U72/Y (IBUFFX2_RVT)                    0.53       3.11 r
  fpu_in/fpu_in_dp/U184/Y (AO222X1_RVT)                   3.24       6.35 r
  fpu_rptr_groups/U96/Y (NBUFFX2_RVT)                     1.28       7.62 r
  fpu_add/fpu_add_exp_dp/i_a1stg_in1/U23/Y (AO222X1_RVT)
                                                          2.35       9.97 r
  fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[5]/D (DFFX1_RVT)
                                                          0.01       9.99 r
  data arrival time                                                  9.99

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[5]/CLK (DFFX1_RVT)        9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.99
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[5]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  fpu_in/fpu_in_ctl/U100/Y (IBUFFX2_RVT)                  1.28       2.02 r
  fpu_in/fpu_in_ctl/U5/Y (AND2X1_RVT)                     0.11       2.13 r
  fpu_in/fpu_in_ctl/U41/Y (AND2X1_RVT)                    0.12       2.25 r
  fpu_in/fpu_in_dp/U63/Y (INVX0_RVT)                      0.33       2.58 f
  fpu_in/fpu_in_dp/U72/Y (IBUFFX2_RVT)                    0.53       3.11 r
  fpu_in/fpu_in_dp/U184/Y (AO222X1_RVT)                   3.24       6.35 r
  fpu_rptr_groups/U96/Y (NBUFFX2_RVT)                     1.28       7.62 r
  fpu_add/fpu_add_exp_dp/i_a1stg_in1a/U23/Y (AO222X1_RVT)
                                                          2.35       9.97 r
  fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[5]/D (DFFX1_RVT)
                                                          0.01       9.99 r
  data arrival time                                                  9.99

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[5]/CLK (DFFX1_RVT)       9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.99
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[57]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  fpu_in/fpu_in_ctl/U100/Y (IBUFFX2_RVT)                  1.28       2.02 r
  fpu_in/fpu_in_ctl/U5/Y (AND2X1_RVT)                     0.11       2.13 r
  fpu_in/fpu_in_ctl/U41/Y (AND2X1_RVT)                    0.12       2.25 r
  fpu_in/fpu_in_dp/U63/Y (INVX0_RVT)                      0.33       2.58 f
  fpu_in/fpu_in_dp/U72/Y (IBUFFX2_RVT)                    0.53       3.11 r
  fpu_in/fpu_in_dp/U184/Y (AO222X1_RVT)                   3.24       6.35 r
  fpu_rptr_groups/U96/Y (NBUFFX2_RVT)                     1.28       7.62 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U81/Y (AO222X1_RVT)
                                                          2.35       9.97 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[57]/D (DFFX1_RVT)
                                                          0.01       9.98 r
  data arrival time                                                  9.98

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[57]/CLK (DFFX1_RVT)      9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.98
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[75]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U65/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U84/Y (AO22X2_RVT)                       5.17       9.96 r
  i_fpu_inq_sram/wrdata_d1_reg[75]/D (DFFX1_RVT)          0.01       9.98 r
  data arrival time                                                  9.98

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[75]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.98
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[74]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U64/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U83/Y (AO22X2_RVT)                       5.17       9.96 r
  i_fpu_inq_sram/wrdata_d1_reg[74]/D (DFFX1_RVT)          0.01       9.98 r
  data arrival time                                                  9.98

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[74]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.98
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_div/fpu_div_ctl/i_div_frac_in2_51/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 r
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 r
  fpu_in/fpu_in_ctl/U100/Y (IBUFFX2_RVT)                  1.31       2.04 f
  fpu_in/fpu_in_ctl/U5/Y (AND2X1_RVT)                     0.10       2.15 f
  fpu_in/fpu_in_ctl/U50/Y (NAND2X0_RVT)                   0.09       2.24 r
  fpu_in/fpu_in_dp/U17/Y (NBUFFX2_RVT)                    0.11       2.35 r
  fpu_in/fpu_in_dp/U93/Y (AND2X1_RVT)                     0.11       2.47 r
  fpu_in/fpu_in_dp/U61/Y (INVX0_RVT)                      0.09       2.56 f
  fpu_in/fpu_in_dp/U125/Y (IBUFFX2_RVT)                   0.33       2.88 r
  fpu_in/fpu_in_dp/U305/Y (AO222X1_RVT)                   3.87       6.76 r
  fpu_rptr_groups/U126/Y (DELLN1X2_RVT)                   0.71       7.47 r
  fpu_div/fpu_div_ctl/i_div_frac_in2_51/U3/Y (AO22X2_RVT)
                                                          2.40       9.87 r
  fpu_div/fpu_div_ctl/i_div_frac_in2_51/U6/Y (AO22X1_RVT)
                                                          0.08       9.95 r
  fpu_div/fpu_div_ctl/i_div_frac_in2_51/q_reg[0]/D (DFFX1_RVT)
                                                          0.01       9.97 r
  data arrival time                                                  9.97

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_div/fpu_div_ctl/i_div_frac_in2_51/q_reg[0]/CLK (DFFX1_RVT)     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.97
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 r
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 r
  fpu_in/fpu_in_ctl/U100/Y (IBUFFX2_RVT)                  1.31       2.04 f
  fpu_in/fpu_in_ctl/U5/Y (AND2X1_RVT)                     0.10       2.15 f
  fpu_in/fpu_in_ctl/U50/Y (NAND2X0_RVT)                   0.09       2.24 r
  fpu_in/fpu_in_dp/U17/Y (NBUFFX2_RVT)                    0.11       2.35 r
  fpu_in/fpu_in_dp/U93/Y (AND2X1_RVT)                     0.11       2.47 r
  fpu_in/fpu_in_dp/U61/Y (INVX0_RVT)                      0.09       2.56 f
  fpu_in/fpu_in_dp/U125/Y (IBUFFX2_RVT)                   0.33       2.88 r
  fpu_in/fpu_in_dp/U305/Y (AO222X1_RVT)                   3.87       6.76 r
  fpu_rptr_groups/U126/Y (DELLN1X2_RVT)                   0.71       7.47 r
  fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51/U3/Y (AO22X2_RVT)
                                                          2.40       9.87 r
  fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51/U5/Y (AO22X1_RVT)
                                                          0.08       9.95 r
  fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51/q_reg[0]/D (DFFX1_RVT)
                                                          0.01       9.97 r
  data arrival time                                                  9.97

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51/q_reg[0]/CLK (DFFX1_RVT)     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.97
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.12


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[40]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U64/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U17/Y (AO22X1_RVT)                       5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[40]/D (DFFX1_RVT)          0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[40]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[120]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U65/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1418/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[120]/D (DFFX1_RVT)         0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[120]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[121]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U65/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1419/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[121]/D (DFFX1_RVT)         0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[121]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[122]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U65/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U60/Y (AO22X1_RVT)                       5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[122]/D (DFFX1_RVT)         0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[122]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[123]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U65/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1348/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[123]/D (DFFX1_RVT)         0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[123]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[29]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U64/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1387/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[29]/D (DFFX1_RVT)          0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[29]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[30]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U64/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1388/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[30]/D (DFFX1_RVT)          0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[30]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[31]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U64/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1389/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[31]/D (DFFX1_RVT)          0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[31]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[32]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U64/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1390/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[32]/D (DFFX1_RVT)          0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[32]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[33]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U64/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1391/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[33]/D (DFFX1_RVT)          0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[33]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[34]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U64/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1392/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[34]/D (DFFX1_RVT)          0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[34]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[35]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U64/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1393/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[35]/D (DFFX1_RVT)          0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[35]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[36]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U64/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1394/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[36]/D (DFFX1_RVT)          0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[36]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[37]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U64/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1395/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[37]/D (DFFX1_RVT)          0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[37]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[38]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U64/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1396/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[38]/D (DFFX1_RVT)          0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[38]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[39]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U64/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1397/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[39]/D (DFFX1_RVT)          0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[39]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[112]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U65/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1410/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[112]/D (DFFX1_RVT)         0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[112]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[113]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U65/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1411/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[113]/D (DFFX1_RVT)         0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[113]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[114]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U65/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1412/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[114]/D (DFFX1_RVT)         0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[114]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[115]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U65/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1413/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[115]/D (DFFX1_RVT)         0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[115]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[116]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U65/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1414/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[116]/D (DFFX1_RVT)         0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[116]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[117]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U65/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1415/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[117]/D (DFFX1_RVT)         0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[117]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[118]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U65/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1416/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[118]/D (DFFX1_RVT)         0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[118]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[119]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U65/Y (INVX0_RVT)                        1.76       4.80 r
  i_fpu_inq_sram/U1417/Y (AO22X1_RVT)                     5.15       9.95 r
  i_fpu_inq_sram/wrdata_d1_reg[119]/D (DFFX1_RVT)         0.01       9.96 r
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[119]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[72]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U131/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U81/Y (AO22X2_RVT)                       5.15       9.93 r
  i_fpu_inq_sram/wrdata_d1_reg[72]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[72]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[69]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U135/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U78/Y (AO22X2_RVT)                       5.15       9.93 r
  i_fpu_inq_sram/wrdata_d1_reg[69]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[69]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.10


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[2]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  fpu_in/fpu_in_ctl/U100/Y (IBUFFX2_RVT)                  1.28       2.02 r
  fpu_in/fpu_in_ctl/U5/Y (AND2X1_RVT)                     0.11       2.13 r
  fpu_in/fpu_in_ctl/U50/Y (NAND2X0_RVT)                   0.09       2.22 f
  fpu_in/fpu_in_dp/U17/Y (NBUFFX2_RVT)                    0.11       2.33 f
  fpu_in/fpu_in_dp/U45/Y (AND2X1_RVT)                     0.11       2.44 f
  fpu_in/fpu_in_dp/U38/Y (IBUFFX2_RVT)                    0.14       2.57 r
  fpu_in/fpu_in_dp/U18/Y (OAI222X1_RVT)                   0.83       3.40 f
  fpu_rptr_groups/U122/Y (INVX0_RVT)                      0.14       3.55 r
  fpu_rptr_groups/U128/Y (INVX1_RVT)                      0.10       3.64 f
  fpu_add/fpu_add_exp_dp/U158/Y (NAND2X0_RVT)             6.16       9.81 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/U13/Y (AO222X1_RVT)
                                                          0.12       9.93 r
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[2]/D (DFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in2/q_reg[2]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[1]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 r
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 r
  fpu_in/fpu_in_ctl/U100/Y (IBUFFX2_RVT)                  1.31       2.04 f
  fpu_in/fpu_in_ctl/U5/Y (AND2X1_RVT)                     0.10       2.15 f
  fpu_in/fpu_in_ctl/U41/Y (AND2X1_RVT)                    0.12       2.26 f
  fpu_in/fpu_in_dp/U29/Y (INVX0_RVT)                      0.32       2.58 r
  fpu_in/fpu_in_dp/U105/Y (IBUFFX2_RVT)                   0.33       2.91 f
  fpu_in/fpu_in_dp/U161/Y (AO222X1_RVT)                   2.49       5.40 f
  fpu_rptr_groups/U132/Y (NBUFFX2_RVT)                    0.51       5.91 f
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/U16/Y (AO222X1_RVT)
                                                          4.04       9.95 f
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[1]/D (DFFX1_RVT)
                                                          0.01       9.97 f
  data arrival time                                                  9.97

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_exp_dp/i_a1stg_expadd3_in1/q_reg[1]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.03       9.87
  data required time                                                 9.87
  ------------------------------------------------------------------------------
  data required time                                                 9.87
  data arrival time                                                 -9.97
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[1]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 r
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 r
  fpu_in/fpu_in_ctl/U100/Y (IBUFFX2_RVT)                  1.31       2.04 f
  fpu_in/fpu_in_ctl/U5/Y (AND2X1_RVT)                     0.10       2.15 f
  fpu_in/fpu_in_ctl/U41/Y (AND2X1_RVT)                    0.12       2.26 f
  fpu_in/fpu_in_dp/U29/Y (INVX0_RVT)                      0.32       2.58 r
  fpu_in/fpu_in_dp/U105/Y (IBUFFX2_RVT)                   0.33       2.91 f
  fpu_in/fpu_in_dp/U161/Y (AO222X1_RVT)                   2.49       5.40 f
  fpu_rptr_groups/U132/Y (NBUFFX2_RVT)                    0.51       5.91 f
  fpu_add/fpu_add_exp_dp/i_a1stg_in1/U15/Y (AO222X1_RVT)
                                                          4.04       9.95 f
  fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[1]/D (DFFX1_RVT)
                                                          0.01       9.97 f
  data arrival time                                                  9.97

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[1]/CLK (DFFX1_RVT)        9.90 r
  library setup time                                     -0.03       9.87
  data required time                                                 9.87
  ------------------------------------------------------------------------------
  data required time                                                 9.87
  data arrival time                                                 -9.97
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[1]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 r
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 r
  fpu_in/fpu_in_ctl/U100/Y (IBUFFX2_RVT)                  1.31       2.04 f
  fpu_in/fpu_in_ctl/U5/Y (AND2X1_RVT)                     0.10       2.15 f
  fpu_in/fpu_in_ctl/U41/Y (AND2X1_RVT)                    0.12       2.26 f
  fpu_in/fpu_in_dp/U29/Y (INVX0_RVT)                      0.32       2.58 r
  fpu_in/fpu_in_dp/U105/Y (IBUFFX2_RVT)                   0.33       2.91 f
  fpu_in/fpu_in_dp/U161/Y (AO222X1_RVT)                   2.49       5.40 f
  fpu_rptr_groups/U132/Y (NBUFFX2_RVT)                    0.51       5.91 f
  fpu_add/fpu_add_exp_dp/i_a1stg_in1a/U15/Y (AO222X1_RVT)
                                                          4.04       9.95 f
  fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[1]/D (DFFX1_RVT)
                                                          0.01       9.97 f
  data arrival time                                                  9.97

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_exp_dp/i_a1stg_in1a/q_reg[1]/CLK (DFFX1_RVT)       9.90 r
  library setup time                                     -0.03       9.87
  data required time                                                 9.87
  ------------------------------------------------------------------------------
  data required time                                                 9.87
  data arrival time                                                 -9.97
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[53]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 r
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 r
  fpu_in/fpu_in_ctl/U100/Y (IBUFFX2_RVT)                  1.31       2.04 f
  fpu_in/fpu_in_ctl/U5/Y (AND2X1_RVT)                     0.10       2.15 f
  fpu_in/fpu_in_ctl/U41/Y (AND2X1_RVT)                    0.12       2.26 f
  fpu_in/fpu_in_dp/U29/Y (INVX0_RVT)                      0.32       2.58 r
  fpu_in/fpu_in_dp/U105/Y (IBUFFX2_RVT)                   0.33       2.91 f
  fpu_in/fpu_in_dp/U161/Y (AO222X1_RVT)                   2.49       5.40 f
  fpu_rptr_groups/U132/Y (NBUFFX2_RVT)                    0.51       5.91 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/U90/Y (AO222X1_RVT)
                                                          4.04       9.95 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[53]/D (DFFX1_RVT)
                                                          0.01       9.96 f
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[53]/CLK (DFFX1_RVT)     9.90 r
  library setup time                                     -0.02       9.88
  data required time                                                 9.88
  ------------------------------------------------------------------------------
  data required time                                                 9.88
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[53]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 f
  global_shift_enable (in)                                0.00       0.10 f
  test_stub/U13/Y (INVX0_RVT)                             0.13       0.23 r
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 r
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 r
  fpu_in/fpu_in_ctl/U100/Y (IBUFFX2_RVT)                  1.31       2.04 f
  fpu_in/fpu_in_ctl/U5/Y (AND2X1_RVT)                     0.10       2.15 f
  fpu_in/fpu_in_ctl/U41/Y (AND2X1_RVT)                    0.12       2.26 f
  fpu_in/fpu_in_dp/U29/Y (INVX0_RVT)                      0.32       2.58 r
  fpu_in/fpu_in_dp/U105/Y (IBUFFX2_RVT)                   0.33       2.91 f
  fpu_in/fpu_in_dp/U161/Y (AO222X1_RVT)                   2.49       5.40 f
  fpu_rptr_groups/U132/Y (NBUFFX2_RVT)                    0.51       5.91 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U77/Y (AO222X1_RVT)
                                                          4.04       9.95 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[53]/D (DFFX1_RVT)
                                                          0.01       9.96 f
  data arrival time                                                  9.96

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[53]/CLK (DFFX1_RVT)      9.90 r
  library setup time                                     -0.02       9.88
  data required time                                                 9.88
  ------------------------------------------------------------------------------
  data required time                                                 9.88
  data arrival time                                                 -9.96
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[71]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U136/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U80/Y (AO22X2_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[71]/D (DFFX1_RVT)          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[71]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/byte_wen_d1_reg[19]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U136/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U196/Y (AO22X2_RVT)                      5.15       9.92 r
  i_fpu_inq_sram/byte_wen_d1_reg[19]/D (DFFX1_RVT)        0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/byte_wen_d1_reg[19]/CLK (DFFX1_RVT)                 9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/rdptr_d1_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U10/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U15/Y (IBUFFX2_RVT)                      3.70       6.74 r
  i_fpu_inq_sram/U4/Y (AO22X2_RVT)                        3.18       9.92 r
  i_fpu_inq_sram/rdptr_d1_reg[0]/D (DFFX1_RVT)            0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/rdptr_d1_reg[0]/CLK (DFFX1_RVT)                     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[56]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U133/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U37/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[56]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[56]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[61]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U133/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U42/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[61]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[61]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[70]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U130/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U47/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[70]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[70]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[53]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U133/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U35/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[53]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[53]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[54]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U133/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U36/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[54]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[54]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[55]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U133/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U1409/Y (AO22X1_RVT)                     5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[55]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[55]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[57]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U133/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U38/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[57]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[57]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[58]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U133/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U39/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[58]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[58]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[60]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U133/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U41/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[60]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[60]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[62]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U133/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U43/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[62]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[62]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[63]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U133/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U44/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[63]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[63]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[64]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U133/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U45/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[64]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[64]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[65]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U133/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U46/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[65]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[65]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[10]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U130/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U25/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[10]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[10]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[11]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U130/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U26/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[11]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[11]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[12]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U130/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U27/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[12]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[12]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[13]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U130/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U28/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[13]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[13]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[14]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U130/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U29/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[14]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[14]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[15]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U130/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U30/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[15]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[15]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[16]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U130/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U1378/Y (AO22X1_RVT)                     5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[16]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[16]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[6]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U130/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U22/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[6]/D (DFFX1_RVT)           0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[6]/CLK (DFFX1_RVT)                    9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[7]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U130/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U23/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[7]/D (DFFX1_RVT)           0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[7]/CLK (DFFX1_RVT)                    9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[8]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U130/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U24/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[8]/D (DFFX1_RVT)           0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[8]/CLK (DFFX1_RVT)                    9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[9]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U130/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U1377/Y (AO22X1_RVT)                     5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[9]/D (DFFX1_RVT)           0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[9]/CLK (DFFX1_RVT)                    9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[59]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U133/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U40/Y (AO22X1_RVT)                       5.15       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[59]/D (DFFX1_RVT)          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[59]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[24]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U131/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U1386/Y (AO22X1_RVT)                     5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[24]/D (DFFX1_RVT)          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[24]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[17]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U131/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U1379/Y (AO22X1_RVT)                     5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[17]/D (DFFX1_RVT)          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[17]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[18]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U131/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U1380/Y (AO22X1_RVT)                     5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[18]/D (DFFX1_RVT)          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[18]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[19]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U131/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U1381/Y (AO22X1_RVT)                     5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[19]/D (DFFX1_RVT)          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[19]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[20]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U131/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U1382/Y (AO22X1_RVT)                     5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[20]/D (DFFX1_RVT)          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[20]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[21]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U131/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U1383/Y (AO22X1_RVT)                     5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[21]/D (DFFX1_RVT)          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[21]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[22]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U131/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U1384/Y (AO22X1_RVT)                     5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[22]/D (DFFX1_RVT)          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[22]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[23]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U131/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U1385/Y (AO22X1_RVT)                     5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[23]/D (DFFX1_RVT)          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[23]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[25]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U131/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U31/Y (AO22X1_RVT)                       5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[25]/D (DFFX1_RVT)          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[25]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[26]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U131/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U32/Y (AO22X1_RVT)                       5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[26]/D (DFFX1_RVT)          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[26]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[27]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U131/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U33/Y (AO22X1_RVT)                       5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[27]/D (DFFX1_RVT)          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[27]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[28]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U131/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U34/Y (AO22X1_RVT)                       5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[28]/D (DFFX1_RVT)          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[28]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[100]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U135/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U1342/Y (AO22X1_RVT)                     5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[100]/D (DFFX1_RVT)         0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[100]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[101]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U135/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U1343/Y (AO22X1_RVT)                     5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[101]/D (DFFX1_RVT)         0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[101]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[102]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U135/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U1344/Y (AO22X1_RVT)                     5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[102]/D (DFFX1_RVT)         0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[102]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[103]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U135/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U1345/Y (AO22X1_RVT)                     5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[103]/D (DFFX1_RVT)         0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[103]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[104]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U135/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U1346/Y (AO22X1_RVT)                     5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[104]/D (DFFX1_RVT)         0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[104]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[105]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U135/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U1347/Y (AO22X1_RVT)                     5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[105]/D (DFFX1_RVT)         0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[105]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[106]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U135/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U54/Y (AO22X1_RVT)                       5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[106]/D (DFFX1_RVT)         0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[106]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[107]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U135/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U55/Y (AO22X1_RVT)                       5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[107]/D (DFFX1_RVT)         0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[107]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[108]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U135/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U56/Y (AO22X1_RVT)                       5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[108]/D (DFFX1_RVT)         0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[108]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[109]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U135/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U57/Y (AO22X1_RVT)                       5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[109]/D (DFFX1_RVT)         0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[109]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[110]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U135/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U58/Y (AO22X1_RVT)                       5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[110]/D (DFFX1_RVT)         0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[110]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[111]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U135/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U59/Y (AO22X1_RVT)                       5.14       9.92 r
  i_fpu_inq_sram/wrdata_d1_reg[111]/D (DFFX1_RVT)         0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[111]/CLK (DFFX1_RVT)                  9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[77]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U134/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U86/Y (AO22X2_RVT)                       5.13       9.91 r
  i_fpu_inq_sram/wrdata_d1_reg[77]/D (DFFX1_RVT)          0.01       9.92 r
  data arrival time                                                  9.92

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[77]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[73]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U134/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U82/Y (AO22X2_RVT)                       5.13       9.91 r
  i_fpu_inq_sram/wrdata_d1_reg[73]/D (DFFX1_RVT)          0.01       9.92 r
  data arrival time                                                  9.92

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[73]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[79]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U134/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U88/Y (AO22X2_RVT)                       5.13       9.91 r
  i_fpu_inq_sram/wrdata_d1_reg[79]/D (DFFX1_RVT)          0.01       9.92 r
  data arrival time                                                  9.92

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[79]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: global_shift_enable
               (input port clocked by gclk)
  Endpoint: i_fpu_inq_sram/wrdata_d1_reg[78]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  global_shift_enable (in)                                0.00       0.10 r
  test_stub/U13/Y (INVX0_RVT)                             0.14       0.24 f
  test_stub/U1/Y (DELLN1X2_RVT)                           0.29       0.53 f
  test_stub/U15/Y (AND2X1_RVT)                            0.21       0.74 f
  i_fpu_inq_sram/U867/Y (IBUFFX2_RVT)                     1.29       2.03 r
  i_fpu_inq_sram/U12/Y (IBUFFX2_RVT)                      1.01       3.04 f
  i_fpu_inq_sram/U134/Y (INVX1_RVT)                       1.74       4.78 r
  i_fpu_inq_sram/U87/Y (AO22X2_RVT)                       5.13       9.91 r
  i_fpu_inq_sram/wrdata_d1_reg[78]/D (DFFX1_RVT)          0.01       9.92 r
  data arrival time                                                  9.92

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  i_fpu_inq_sram/wrdata_d1_reg[78]/CLK (DFFX1_RVT)                   9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.92
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Mon Jun  3 22:43:00 2019
****************************************

Warning: There are 1906 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[12]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U83/Y (NAND3X0_RVT)             0.11       9.16 f
  fpu_add/fpu_add_frac_dp/U202/Y (OR3X1_RVT)              0.24       9.40 f
  fpu_add/fpu_add_frac_dp/U63/Y (INVX0_RVT)               0.17       9.57 r
  fpu_add/fpu_add_frac_dp/U211/Y (NBUFFX2_RVT)            0.18       9.75 r
  fpu_add/fpu_add_frac_dp/U27/Y (AND2X1_RVT)              0.18       9.94 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[12]/D (SDFFX1_RVT)
                                                          0.01       9.95 r
  data arrival time                                                  9.95

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[12]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.95
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[7]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U83/Y (NAND3X0_RVT)             0.11       9.16 f
  fpu_add/fpu_add_frac_dp/U202/Y (OR3X1_RVT)              0.24       9.40 f
  fpu_add/fpu_add_frac_dp/U63/Y (INVX0_RVT)               0.17       9.57 r
  fpu_add/fpu_add_frac_dp/U212/Y (NBUFFX2_RVT)            0.18       9.75 r
  fpu_add/fpu_add_frac_dp/U23/Y (AND2X1_RVT)              0.18       9.94 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[7]/D (SDFFX1_RVT)
                                                          0.01       9.95 r
  data arrival time                                                  9.95

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[7]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.95
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[51]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U83/Y (NAND3X0_RVT)             0.11       9.16 f
  fpu_add/fpu_add_frac_dp/U202/Y (OR3X1_RVT)              0.24       9.40 f
  fpu_add/fpu_add_frac_dp/U61/Y (INVX0_RVT)               0.17       9.57 r
  fpu_add/fpu_add_frac_dp/U206/Y (NBUFFX2_RVT)            0.18       9.75 r
  fpu_add/fpu_add_frac_dp/U29/Y (AND2X1_RVT)              0.18       9.94 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[51]/D (SDFFX1_RVT)
                                                          0.01       9.95 r
  data arrival time                                                  9.95

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[51]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.95
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[30]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U83/Y (NAND3X0_RVT)             0.11       9.16 f
  fpu_add/fpu_add_frac_dp/U202/Y (OR3X1_RVT)              0.24       9.40 f
  fpu_add/fpu_add_frac_dp/U61/Y (INVX0_RVT)               0.17       9.57 r
  fpu_add/fpu_add_frac_dp/U206/Y (NBUFFX2_RVT)            0.18       9.75 r
  fpu_add/fpu_add_frac_dp/U32/Y (AND2X1_RVT)              0.18       9.94 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[30]/D (SDFFX1_RVT)
                                                          0.01       9.95 r
  data arrival time                                                  9.95

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[30]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.95
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[23]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U83/Y (NAND3X0_RVT)             0.11       9.16 f
  fpu_add/fpu_add_frac_dp/U202/Y (OR3X1_RVT)              0.24       9.40 f
  fpu_add/fpu_add_frac_dp/U63/Y (INVX0_RVT)               0.17       9.57 r
  fpu_add/fpu_add_frac_dp/U212/Y (NBUFFX2_RVT)            0.18       9.75 r
  fpu_add/fpu_add_frac_dp/U25/Y (AND2X1_RVT)              0.18       9.94 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[23]/D (SDFFX1_RVT)
                                                          0.01       9.95 r
  data arrival time                                                  9.95

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[23]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.95
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[40]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U83/Y (NAND3X0_RVT)             0.11       9.16 f
  fpu_add/fpu_add_frac_dp/U202/Y (OR3X1_RVT)              0.24       9.40 f
  fpu_add/fpu_add_frac_dp/U63/Y (INVX0_RVT)               0.17       9.57 r
  fpu_add/fpu_add_frac_dp/U211/Y (NBUFFX2_RVT)            0.18       9.75 r
  fpu_add/fpu_add_frac_dp/U28/Y (AND2X1_RVT)              0.18       9.94 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[40]/D (SDFFX1_RVT)
                                                          0.01       9.95 r
  data arrival time                                                  9.95

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[40]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.95
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[6]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U83/Y (NAND3X0_RVT)             0.11       9.16 f
  fpu_add/fpu_add_frac_dp/U202/Y (OR3X1_RVT)              0.24       9.40 f
  fpu_add/fpu_add_frac_dp/U63/Y (INVX0_RVT)               0.17       9.57 r
  fpu_add/fpu_add_frac_dp/U212/Y (NBUFFX2_RVT)            0.18       9.75 r
  fpu_add/fpu_add_frac_dp/U22/Y (AND2X1_RVT)              0.18       9.94 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[6]/D (SDFFX1_RVT)
                                                          0.01       9.95 r
  data arrival time                                                  9.95

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[6]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.95
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[21]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U83/Y (NAND3X0_RVT)             0.11       9.16 f
  fpu_add/fpu_add_frac_dp/U202/Y (OR3X1_RVT)              0.24       9.40 f
  fpu_add/fpu_add_frac_dp/U63/Y (INVX0_RVT)               0.17       9.57 r
  fpu_add/fpu_add_frac_dp/U211/Y (NBUFFX2_RVT)            0.18       9.75 r
  fpu_add/fpu_add_frac_dp/U26/Y (AND2X1_RVT)              0.18       9.94 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[21]/D (SDFFX1_RVT)
                                                          0.01       9.95 r
  data arrival time                                                  9.95

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[21]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.95
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[62]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U83/Y (NAND3X0_RVT)             0.11       9.16 f
  fpu_add/fpu_add_frac_dp/U202/Y (OR3X1_RVT)              0.24       9.40 f
  fpu_add/fpu_add_frac_dp/U61/Y (INVX0_RVT)               0.17       9.57 r
  fpu_add/fpu_add_frac_dp/U206/Y (NBUFFX2_RVT)            0.18       9.75 r
  fpu_add/fpu_add_frac_dp/U31/Y (AND2X1_RVT)              0.18       9.94 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[62]/D (SDFFX1_RVT)
                                                          0.01       9.95 r
  data arrival time                                                  9.95

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[62]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.95
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[27]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U149/Y (OA21X1_RVT)             0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U113/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U189/Y (NBUFFX2_RVT)            0.10       9.57 f
  fpu_add/fpu_add_frac_dp/U73/Y (INVX0_RVT)               0.08       9.65 r
  fpu_add/fpu_add_frac_dp/U72/Y (NBUFFX2_RVT)             0.10       9.75 r
  fpu_add/fpu_add_frac_dp/U899/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[27]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[27]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[51]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U149/Y (OA21X1_RVT)             0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U113/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U189/Y (NBUFFX2_RVT)            0.10       9.57 f
  fpu_add/fpu_add_frac_dp/U73/Y (INVX0_RVT)               0.08       9.65 r
  fpu_add/fpu_add_frac_dp/U137/Y (NBUFFX2_RVT)            0.10       9.75 r
  fpu_add/fpu_add_frac_dp/U969/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[51]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[51]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[47]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U149/Y (OA21X1_RVT)             0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U113/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U189/Y (NBUFFX2_RVT)            0.10       9.57 f
  fpu_add/fpu_add_frac_dp/U73/Y (INVX0_RVT)               0.08       9.65 r
  fpu_add/fpu_add_frac_dp/U72/Y (NBUFFX2_RVT)             0.10       9.75 r
  fpu_add/fpu_add_frac_dp/U965/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[47]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[47]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[35]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U149/Y (OA21X1_RVT)             0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U113/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U189/Y (NBUFFX2_RVT)            0.10       9.57 f
  fpu_add/fpu_add_frac_dp/U73/Y (INVX0_RVT)               0.08       9.65 r
  fpu_add/fpu_add_frac_dp/U137/Y (NBUFFX2_RVT)            0.10       9.75 r
  fpu_add/fpu_add_frac_dp/U935/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[35]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[35]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[48]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U149/Y (OA21X1_RVT)             0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U113/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U189/Y (NBUFFX2_RVT)            0.10       9.57 f
  fpu_add/fpu_add_frac_dp/U73/Y (INVX0_RVT)               0.08       9.65 r
  fpu_add/fpu_add_frac_dp/U137/Y (NBUFFX2_RVT)            0.10       9.75 r
  fpu_add/fpu_add_frac_dp/U966/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[48]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[48]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[22]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U149/Y (OA21X1_RVT)             0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U113/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U189/Y (NBUFFX2_RVT)            0.10       9.57 f
  fpu_add/fpu_add_frac_dp/U73/Y (INVX0_RVT)               0.08       9.65 r
  fpu_add/fpu_add_frac_dp/U72/Y (NBUFFX2_RVT)             0.10       9.75 r
  fpu_add/fpu_add_frac_dp/U894/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[22]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[22]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[12]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U1592/Y (OA21X1_RVT)            0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U427/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U188/Y (NBUFFX2_RVT)            0.10       9.57 f
  fpu_add/fpu_add_frac_dp/U4/Y (INVX0_RVT)                0.08       9.65 r
  fpu_add/fpu_add_frac_dp/U133/Y (NBUFFX2_RVT)            0.10       9.75 r
  fpu_add/fpu_add_frac_dp/U879/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[12]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[12]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[7]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U1592/Y (OA21X1_RVT)            0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U427/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U188/Y (NBUFFX2_RVT)            0.10       9.57 f
  fpu_add/fpu_add_frac_dp/U4/Y (INVX0_RVT)                0.08       9.65 r
  fpu_add/fpu_add_frac_dp/U134/Y (NBUFFX2_RVT)            0.10       9.75 r
  fpu_add/fpu_add_frac_dp/U980/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[7]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[7]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[15]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U1592/Y (OA21X1_RVT)            0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U427/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U188/Y (NBUFFX2_RVT)            0.10       9.57 f
  fpu_add/fpu_add_frac_dp/U4/Y (INVX0_RVT)                0.08       9.65 r
  fpu_add/fpu_add_frac_dp/U134/Y (NBUFFX2_RVT)            0.10       9.75 r
  fpu_add/fpu_add_frac_dp/U885/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[15]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[15]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[16]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U1592/Y (OA21X1_RVT)            0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U427/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U188/Y (NBUFFX2_RVT)            0.10       9.57 f
  fpu_add/fpu_add_frac_dp/U4/Y (INVX0_RVT)                0.08       9.65 r
  fpu_add/fpu_add_frac_dp/U133/Y (NBUFFX2_RVT)            0.10       9.75 r
  fpu_add/fpu_add_frac_dp/U887/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[16]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[16]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[9]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U1592/Y (OA21X1_RVT)            0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U427/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U188/Y (NBUFFX2_RVT)            0.10       9.57 f
  fpu_add/fpu_add_frac_dp/U4/Y (INVX0_RVT)                0.08       9.65 r
  fpu_add/fpu_add_frac_dp/U134/Y (NBUFFX2_RVT)            0.10       9.75 r
  fpu_add/fpu_add_frac_dp/U875/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[9]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[9]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[50]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U1592/Y (OA21X1_RVT)            0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U427/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U188/Y (NBUFFX2_RVT)            0.10       9.57 f
  fpu_add/fpu_add_frac_dp/U4/Y (INVX0_RVT)                0.08       9.65 r
  fpu_add/fpu_add_frac_dp/U133/Y (NBUFFX2_RVT)            0.10       9.75 r
  fpu_add/fpu_add_frac_dp/U968/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[50]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[50]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/psum_dff/q_reg[7]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U193/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U167/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U207/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[7]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[7]/CLK (SDFFX1_RVT)            9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/psum_dff/q_reg[19]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U193/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U167/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U219/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[19]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[19]/CLK (SDFFX1_RVT)           9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/psum_dff/q_reg[24]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U193/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U167/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U224/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[24]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[24]/CLK (SDFFX1_RVT)           9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/psum_dff/q_reg[17]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U193/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U166/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U217/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[17]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[17]/CLK (SDFFX1_RVT)           9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/psum_dff/q_reg[12]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U193/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U165/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U212/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[12]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[12]/CLK (SDFFX1_RVT)           9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/psum_dff/q_reg[22]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U193/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U166/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U222/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[22]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[22]/CLK (SDFFX1_RVT)           9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/psum_dff/q_reg[15]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U193/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U165/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U215/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[15]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[15]/CLK (SDFFX1_RVT)           9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/psum_dff/q_reg[18]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U193/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U165/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U218/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[18]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[18]/CLK (SDFFX1_RVT)           9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/psum_dff/q_reg[13]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U193/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U167/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U213/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[13]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[13]/CLK (SDFFX1_RVT)           9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/psum_dff/q_reg[23]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U193/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U165/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U223/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[23]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[23]/CLK (SDFFX1_RVT)           9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/psum_dff/q_reg[16]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U193/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U167/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U216/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[16]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[16]/CLK (SDFFX1_RVT)           9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/psum_dff/q_reg[11]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U193/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U166/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U211/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[11]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[11]/CLK (SDFFX1_RVT)           9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/psum_dff/q_reg[14]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U193/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U166/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U214/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[14]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[14]/CLK (SDFFX1_RVT)           9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/psum_dff/q_reg[9]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U193/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U165/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U209/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[9]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[9]/CLK (SDFFX1_RVT)            9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/psum_dff/q_reg[20]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U193/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U166/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U220/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[20]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[20]/CLK (SDFFX1_RVT)           9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/psum_dff/q_reg[8]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U193/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U166/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U208/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[8]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[8]/CLK (SDFFX1_RVT)            9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/psum_dff/q_reg[10]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U193/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U167/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U210/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[10]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[10]/CLK (SDFFX1_RVT)           9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/psum_dff/q_reg[21]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U193/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U165/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U221/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[21]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/psum_dff/q_reg[21]/CLK (SDFFX1_RVT)           9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/pcout_dff/q_reg[53]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U191/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U169/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U323/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[53]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[53]/CLK (SDFFX1_RVT)          9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/pcout_dff/q_reg[54]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U191/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U168/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U324/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[54]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[54]/CLK (SDFFX1_RVT)          9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/pcout_dff/q_reg[48]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U191/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U168/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U318/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[48]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[48]/CLK (SDFFX1_RVT)          9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/pcout_dff/q_reg[57]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U191/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U170/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U327/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[57]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[57]/CLK (SDFFX1_RVT)          9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/pcout_dff/q_reg[50]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U191/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U169/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U320/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[50]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[50]/CLK (SDFFX1_RVT)          9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/pcout_dff/q_reg[46]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U191/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U170/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U316/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[46]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[46]/CLK (SDFFX1_RVT)          9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/pcout_dff/q_reg[56]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U191/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U168/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U326/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[56]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[56]/CLK (SDFFX1_RVT)          9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/pcout_dff/q_reg[51]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U191/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U168/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U321/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[51]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[51]/CLK (SDFFX1_RVT)          9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/pcout_dff/q_reg[47]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U191/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U169/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U317/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[47]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[47]/CLK (SDFFX1_RVT)          9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/pcout_dff/q_reg[52]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U191/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U170/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U322/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[52]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[52]/CLK (SDFFX1_RVT)          9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/pcout_dff/q_reg[55]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U191/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U169/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U325/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[55]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[55]/CLK (SDFFX1_RVT)          9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/pcout_dff/q_reg[65]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U191/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U168/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U335/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[65]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[65]/CLK (SDFFX1_RVT)          9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/pcout_dff/q_reg[63]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U191/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U170/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U333/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[63]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[63]/CLK (SDFFX1_RVT)          9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/pcout_dff/q_reg[64]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U191/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U169/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U334/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[64]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[64]/CLK (SDFFX1_RVT)          9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/pcout_dff/q_reg[49]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U191/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U170/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U319/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[49]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[49]/CLK (SDFFX1_RVT)          9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/pcout_dff/q_reg[66]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U191/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U170/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U336/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[66]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[66]/CLK (SDFFX1_RVT)          9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/pcout_dff/q_reg[67]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U191/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U169/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U337/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[67]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[67]/CLK (SDFFX1_RVT)          9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/i_m4stg_frac/pcout_dff/q_reg[68]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/i_m4stg_frac/cyc2_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_mul/i_m4stg_frac/U5/Y (NBUFFX2_RVT)                 0.52       0.80 r
  fpu_mul/i_m4stg_frac/U191/Y (IBUFFX2_RVT)               0.52       1.32 f
  fpu_mul/i_m4stg_frac/U168/Y (IBUFFX2_RVT)               2.43       3.75 r
  fpu_mul/i_m4stg_frac/U338/Y (AND2X1_RVT)                6.10       9.85 r
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[68]/D (SDFFX1_RVT)
                                                          0.09       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/i_m4stg_frac/pcout_dff/q_reg[68]/CLK (SDFFX1_RVT)          9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[40]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/Q (DFFX1_RVT)
                                                          0.20       0.30 f
  fpu_add/fpu_add_ctl/U429/Y (INVX1_RVT)                  0.47       0.77 r
  fpu_add/fpu_add_ctl/U430/Y (AND2X1_RVT)                 0.14       0.91 r
  fpu_add/fpu_add_frac_dp/U426/Y (INVX0_RVT)              3.82       4.74 f
  fpu_add/fpu_add_frac_dp/U1218/Y (INVX1_RVT)             0.08       4.81 r
  fpu_add/fpu_add_frac_dp/U2042/Y (AO221X1_RVT)           4.87       9.69 r
  fpu_add/fpu_add_frac_dp/U1343/Y (AO22X2_RVT)            0.15       9.83 r
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2/U63/Y (AO222X1_RVT)
                                                          0.15       9.99 r
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[40]/D (DFFX1_RVT)
                                                          0.01      10.00 r
  data arrival time                                                 10.00

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[40]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                -10.00
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[40]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/Q (DFFX1_RVT)
                                                          0.20       0.30 f
  fpu_add/fpu_add_ctl/U429/Y (INVX1_RVT)                  0.47       0.77 r
  fpu_add/fpu_add_ctl/U430/Y (AND2X1_RVT)                 0.14       0.91 r
  fpu_add/fpu_add_frac_dp/U426/Y (INVX0_RVT)              3.82       4.74 f
  fpu_add/fpu_add_frac_dp/U1218/Y (INVX1_RVT)             0.08       4.81 r
  fpu_add/fpu_add_frac_dp/U2042/Y (AO221X1_RVT)           4.87       9.69 r
  fpu_add/fpu_add_frac_dp/U1343/Y (AO22X2_RVT)            0.15       9.83 r
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/U63/Y (AO222X1_RVT)
                                                          0.15       9.99 r
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[40]/D (DFFX1_RVT)
                                                          0.01      10.00 r
  data arrival time                                                 10.00

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[40]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                -10.00
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[48]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/Q (DFFX1_RVT)
                                                          0.20       0.30 f
  fpu_add/fpu_add_ctl/U429/Y (INVX1_RVT)                  0.47       0.77 r
  fpu_add/fpu_add_ctl/U430/Y (AND2X1_RVT)                 0.14       0.91 r
  fpu_add/fpu_add_frac_dp/U426/Y (INVX0_RVT)              3.82       4.74 f
  fpu_add/fpu_add_frac_dp/U1218/Y (INVX1_RVT)             0.08       4.81 r
  fpu_add/fpu_add_frac_dp/U2058/Y (AO221X1_RVT)           4.87       9.69 r
  fpu_add/fpu_add_frac_dp/U1335/Y (AO22X2_RVT)            0.15       9.83 r
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2/U71/Y (AO222X1_RVT)
                                                          0.15       9.99 r
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[48]/D (DFFX1_RVT)
                                                          0.01      10.00 r
  data arrival time                                                 10.00

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[48]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                -10.00
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[49]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/Q (DFFX1_RVT)
                                                          0.20       0.30 f
  fpu_add/fpu_add_ctl/U429/Y (INVX1_RVT)                  0.47       0.77 r
  fpu_add/fpu_add_ctl/U430/Y (AND2X1_RVT)                 0.14       0.91 r
  fpu_add/fpu_add_frac_dp/U426/Y (INVX0_RVT)              3.82       4.74 f
  fpu_add/fpu_add_frac_dp/U1218/Y (INVX1_RVT)             0.08       4.81 r
  fpu_add/fpu_add_frac_dp/U2153/Y (AO221X1_RVT)           4.87       9.69 r
  fpu_add/fpu_add_frac_dp/U1334/Y (AO22X2_RVT)            0.15       9.83 r
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2/U72/Y (AO222X1_RVT)
                                                          0.15       9.99 r
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[49]/D (DFFX1_RVT)
                                                          0.01      10.00 r
  data arrival time                                                 10.00

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[49]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                -10.00
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[50]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/Q (DFFX1_RVT)
                                                          0.20       0.30 f
  fpu_add/fpu_add_ctl/U429/Y (INVX1_RVT)                  0.47       0.77 r
  fpu_add/fpu_add_ctl/U430/Y (AND2X1_RVT)                 0.14       0.91 r
  fpu_add/fpu_add_frac_dp/U426/Y (INVX0_RVT)              3.82       4.74 f
  fpu_add/fpu_add_frac_dp/U1218/Y (INVX1_RVT)             0.08       4.81 r
  fpu_add/fpu_add_frac_dp/U2155/Y (AO221X1_RVT)           4.87       9.69 r
  fpu_add/fpu_add_frac_dp/U1333/Y (AO22X2_RVT)            0.15       9.83 r
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2/U73/Y (AO222X1_RVT)
                                                          0.15       9.99 r
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[50]/D (DFFX1_RVT)
                                                          0.01      10.00 r
  data arrival time                                                 10.00

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2/q_reg[50]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                -10.00
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[48]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/Q (DFFX1_RVT)
                                                          0.20       0.30 f
  fpu_add/fpu_add_ctl/U429/Y (INVX1_RVT)                  0.47       0.77 r
  fpu_add/fpu_add_ctl/U430/Y (AND2X1_RVT)                 0.14       0.91 r
  fpu_add/fpu_add_frac_dp/U426/Y (INVX0_RVT)              3.82       4.74 f
  fpu_add/fpu_add_frac_dp/U1218/Y (INVX1_RVT)             0.08       4.81 r
  fpu_add/fpu_add_frac_dp/U2058/Y (AO221X1_RVT)           4.87       9.69 r
  fpu_add/fpu_add_frac_dp/U1335/Y (AO22X2_RVT)            0.15       9.83 r
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/U71/Y (AO222X1_RVT)
                                                          0.15       9.99 r
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[48]/D (DFFX1_RVT)
                                                          0.01      10.00 r
  data arrival time                                                 10.00

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[48]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                -10.00
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[49]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/Q (DFFX1_RVT)
                                                          0.20       0.30 f
  fpu_add/fpu_add_ctl/U429/Y (INVX1_RVT)                  0.47       0.77 r
  fpu_add/fpu_add_ctl/U430/Y (AND2X1_RVT)                 0.14       0.91 r
  fpu_add/fpu_add_frac_dp/U426/Y (INVX0_RVT)              3.82       4.74 f
  fpu_add/fpu_add_frac_dp/U1218/Y (INVX1_RVT)             0.08       4.81 r
  fpu_add/fpu_add_frac_dp/U2153/Y (AO221X1_RVT)           4.87       9.69 r
  fpu_add/fpu_add_frac_dp/U1334/Y (AO22X2_RVT)            0.15       9.83 r
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/U72/Y (AO222X1_RVT)
                                                          0.15       9.99 r
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[49]/D (DFFX1_RVT)
                                                          0.01      10.00 r
  data arrival time                                                 10.00

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[49]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                -10.00
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[50]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_exp_eq_0/q_reg[0]/Q (DFFX1_RVT)
                                                          0.20       0.30 f
  fpu_add/fpu_add_ctl/U429/Y (INVX1_RVT)                  0.47       0.77 r
  fpu_add/fpu_add_ctl/U430/Y (AND2X1_RVT)                 0.14       0.91 r
  fpu_add/fpu_add_frac_dp/U426/Y (INVX0_RVT)              3.82       4.74 f
  fpu_add/fpu_add_frac_dp/U1218/Y (INVX1_RVT)             0.08       4.81 r
  fpu_add/fpu_add_frac_dp/U2155/Y (AO221X1_RVT)           4.87       9.69 r
  fpu_add/fpu_add_frac_dp/U1333/Y (AO22X2_RVT)            0.15       9.83 r
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/U73/Y (AO222X1_RVT)
                                                          0.15       9.99 r
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[50]/D (DFFX1_RVT)
                                                          0.01      10.00 r
  data arrival time                                                 10.00

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a2stg_frac2a/q_reg[50]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                -10.00
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[36]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U1592/Y (OA21X1_RVT)            0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U427/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U187/Y (NBUFFX2_RVT)            0.10       9.57 f
  fpu_add/fpu_add_frac_dp/U71/Y (INVX0_RVT)               0.08       9.65 r
  fpu_add/fpu_add_frac_dp/U139/Y (NBUFFX2_RVT)            0.10       9.75 r
  fpu_add/fpu_add_frac_dp/U939/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[36]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[36]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[23]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U1592/Y (OA21X1_RVT)            0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U427/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U187/Y (NBUFFX2_RVT)            0.10       9.57 f
  fpu_add/fpu_add_frac_dp/U71/Y (INVX0_RVT)               0.08       9.65 r
  fpu_add/fpu_add_frac_dp/U139/Y (NBUFFX2_RVT)            0.10       9.75 r
  fpu_add/fpu_add_frac_dp/U895/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[23]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[23]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[40]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U1592/Y (OA21X1_RVT)            0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U427/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U187/Y (NBUFFX2_RVT)            0.10       9.57 f
  fpu_add/fpu_add_frac_dp/U71/Y (INVX0_RVT)               0.08       9.65 r
  fpu_add/fpu_add_frac_dp/U138/Y (NBUFFX2_RVT)            0.10       9.75 r
  fpu_add/fpu_add_frac_dp/U949/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[40]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[40]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[19]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U1592/Y (OA21X1_RVT)            0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U427/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U187/Y (NBUFFX2_RVT)            0.10       9.57 f
  fpu_add/fpu_add_frac_dp/U71/Y (INVX0_RVT)               0.08       9.65 r
  fpu_add/fpu_add_frac_dp/U138/Y (NBUFFX2_RVT)            0.10       9.75 r
  fpu_add/fpu_add_frac_dp/U891/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[19]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[19]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[43]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U1592/Y (OA21X1_RVT)            0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U427/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U187/Y (NBUFFX2_RVT)            0.10       9.57 f
  fpu_add/fpu_add_frac_dp/U71/Y (INVX0_RVT)               0.08       9.65 r
  fpu_add/fpu_add_frac_dp/U139/Y (NBUFFX2_RVT)            0.10       9.75 r
  fpu_add/fpu_add_frac_dp/U961/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[43]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[43]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[20]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U1592/Y (OA21X1_RVT)            0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U427/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U187/Y (NBUFFX2_RVT)            0.10       9.57 f
  fpu_add/fpu_add_frac_dp/U71/Y (INVX0_RVT)               0.08       9.65 r
  fpu_add/fpu_add_frac_dp/U138/Y (NBUFFX2_RVT)            0.10       9.75 r
  fpu_add/fpu_add_frac_dp/U892/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[20]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[20]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[11]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/S (FADDX1_RVT)
                                                          0.19       8.81 f
  fpu_add/fpu_add_frac_dp/U502/Y (INVX0_RVT)              0.09       8.90 r
  fpu_add/fpu_add_frac_dp/U320/Y (AND3X1_RVT)             0.19       9.09 r
  fpu_add/fpu_add_frac_dp/U308/Y (NAND2X0_RVT)            0.08       9.17 f
  fpu_add/fpu_add_exp_dp/U134/Y (OR2X1_RVT)               0.08       9.25 f
  fpu_add/fpu_add_exp_dp/U112/Y (INVX1_RVT)               0.19       9.44 r
  fpu_add/fpu_add_exp_dp/U235/Y (AND2X1_RVT)              0.49       9.93 r
  fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[11]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[11]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[12]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/S (FADDX1_RVT)
                                                          0.19       8.81 f
  fpu_add/fpu_add_frac_dp/U502/Y (INVX0_RVT)              0.09       8.90 r
  fpu_add/fpu_add_frac_dp/U320/Y (AND3X1_RVT)             0.19       9.09 r
  fpu_add/fpu_add_frac_dp/U308/Y (NAND2X0_RVT)            0.08       9.17 f
  fpu_add/fpu_add_exp_dp/U134/Y (OR2X1_RVT)               0.08       9.25 f
  fpu_add/fpu_add_exp_dp/U112/Y (INVX1_RVT)               0.19       9.44 r
  fpu_add/fpu_add_exp_dp/U236/Y (AND2X1_RVT)              0.49       9.93 r
  fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[12]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[12]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[1]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/S (FADDX1_RVT)
                                                          0.19       8.81 f
  fpu_add/fpu_add_frac_dp/U502/Y (INVX0_RVT)              0.09       8.90 r
  fpu_add/fpu_add_frac_dp/U320/Y (AND3X1_RVT)             0.19       9.09 r
  fpu_add/fpu_add_frac_dp/U308/Y (NAND2X0_RVT)            0.08       9.17 f
  fpu_add/fpu_add_exp_dp/U134/Y (OR2X1_RVT)               0.08       9.25 f
  fpu_add/fpu_add_exp_dp/U112/Y (INVX1_RVT)               0.19       9.44 r
  fpu_add/fpu_add_exp_dp/U233/Y (AND2X1_RVT)              0.49       9.93 r
  fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[1]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[1]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[10]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/S (FADDX1_RVT)
                                                          0.19       8.81 f
  fpu_add/fpu_add_frac_dp/U502/Y (INVX0_RVT)              0.09       8.90 r
  fpu_add/fpu_add_frac_dp/U320/Y (AND3X1_RVT)             0.19       9.09 r
  fpu_add/fpu_add_frac_dp/U308/Y (NAND2X0_RVT)            0.08       9.17 f
  fpu_add/fpu_add_exp_dp/U134/Y (OR2X1_RVT)               0.08       9.25 f
  fpu_add/fpu_add_exp_dp/U112/Y (INVX1_RVT)               0.19       9.44 r
  fpu_add/fpu_add_exp_dp/U234/Y (AND2X1_RVT)              0.49       9.93 r
  fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[10]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[10]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/S (FADDX1_RVT)
                                                          0.19       8.81 f
  fpu_add/fpu_add_frac_dp/U502/Y (INVX0_RVT)              0.09       8.90 r
  fpu_add/fpu_add_frac_dp/U320/Y (AND3X1_RVT)             0.19       9.09 r
  fpu_add/fpu_add_frac_dp/U308/Y (NAND2X0_RVT)            0.08       9.17 f
  fpu_add/fpu_add_exp_dp/U134/Y (OR2X1_RVT)               0.08       9.25 f
  fpu_add/fpu_add_exp_dp/U112/Y (INVX1_RVT)               0.19       9.44 r
  fpu_add/fpu_add_exp_dp/U229/Y (AND2X1_RVT)              0.49       9.93 r
  fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[0]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_exp_dp/i_a4stg_exp_pre3/q_reg[0]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[17]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U1592/Y (OA21X1_RVT)            0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U140/Y (INVX0_RVT)              0.09       9.48 f
  fpu_add/fpu_add_frac_dp/U141/Y (INVX0_RVT)              0.17       9.65 r
  fpu_add/fpu_add_frac_dp/U13/Y (NBUFFX2_RVT)             0.18       9.83 r
  fpu_add/fpu_add_frac_dp/U888/Y (AND2X1_RVT)             0.10       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[17]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[17]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[60]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U1592/Y (OA21X1_RVT)            0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U140/Y (INVX0_RVT)              0.09       9.48 f
  fpu_add/fpu_add_frac_dp/U142/Y (INVX0_RVT)              0.17       9.65 r
  fpu_add/fpu_add_frac_dp/U14/Y (NBUFFX2_RVT)             0.18       9.83 r
  fpu_add/fpu_add_frac_dp/U978/Y (AND2X1_RVT)             0.10       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[60]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[60]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[37]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U1592/Y (OA21X1_RVT)            0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U140/Y (INVX0_RVT)              0.09       9.48 f
  fpu_add/fpu_add_frac_dp/U107/Y (INVX0_RVT)              0.17       9.65 r
  fpu_add/fpu_add_frac_dp/U12/Y (NBUFFX2_RVT)             0.18       9.83 r
  fpu_add/fpu_add_frac_dp/U940/Y (AND2X1_RVT)             0.10       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[37]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[37]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[28]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U1592/Y (OA21X1_RVT)            0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U140/Y (INVX0_RVT)              0.09       9.48 f
  fpu_add/fpu_add_frac_dp/U107/Y (INVX0_RVT)              0.17       9.65 r
  fpu_add/fpu_add_frac_dp/U12/Y (NBUFFX2_RVT)             0.18       9.83 r
  fpu_add/fpu_add_frac_dp/U902/Y (AND2X1_RVT)             0.10       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[28]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[28]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[21]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U1592/Y (OA21X1_RVT)            0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U140/Y (INVX0_RVT)              0.09       9.48 f
  fpu_add/fpu_add_frac_dp/U142/Y (INVX0_RVT)              0.17       9.65 r
  fpu_add/fpu_add_frac_dp/U14/Y (NBUFFX2_RVT)             0.18       9.83 r
  fpu_add/fpu_add_frac_dp/U893/Y (AND2X1_RVT)             0.10       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[21]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[21]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[25]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U1592/Y (OA21X1_RVT)            0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U140/Y (INVX0_RVT)              0.09       9.48 f
  fpu_add/fpu_add_frac_dp/U141/Y (INVX0_RVT)              0.17       9.65 r
  fpu_add/fpu_add_frac_dp/U13/Y (NBUFFX2_RVT)             0.18       9.83 r
  fpu_add/fpu_add_frac_dp/U897/Y (AND2X1_RVT)             0.10       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[25]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[25]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U83/Y (NAND3X0_RVT)             0.11       9.16 f
  fpu_add/fpu_add_frac_dp/U202/Y (OR3X1_RVT)              0.24       9.40 f
  fpu_add/fpu_add_frac_dp/U61/Y (INVX0_RVT)               0.17       9.57 r
  fpu_add/fpu_add_frac_dp/U204/Y (NBUFFX2_RVT)            0.18       9.75 r
  fpu_add/fpu_add_frac_dp/U110/Y (AND2X1_RVT)             0.17       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[3]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[3]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[26]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U83/Y (NAND3X0_RVT)             0.11       9.16 f
  fpu_add/fpu_add_frac_dp/U202/Y (OR3X1_RVT)              0.24       9.40 f
  fpu_add/fpu_add_frac_dp/U61/Y (INVX0_RVT)               0.17       9.57 r
  fpu_add/fpu_add_frac_dp/U204/Y (NBUFFX2_RVT)            0.18       9.75 r
  fpu_add/fpu_add_frac_dp/U21/Y (AND2X1_RVT)              0.17       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[26]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[26]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[14]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U149/Y (OA21X1_RVT)             0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U113/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U75/Y (INVX0_RVT)               0.09       9.56 r
  fpu_add/fpu_add_frac_dp/U136/Y (NBUFFX2_RVT)            0.18       9.74 r
  fpu_add/fpu_add_frac_dp/U883/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[14]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[14]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[11]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U149/Y (OA21X1_RVT)             0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U113/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U75/Y (INVX0_RVT)               0.09       9.56 r
  fpu_add/fpu_add_frac_dp/U136/Y (NBUFFX2_RVT)            0.18       9.74 r
  fpu_add/fpu_add_frac_dp/U878/Y (AND2X1_RVT)             0.18       9.93 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[11]/D (SDFFX1_RVT)
                                                          0.01       9.94 r
  data arrival time                                                  9.94

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[11]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.94
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[49]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_div/fpu_div_frac_dp/sll_312/U36/Y (INVX1_RVT)       0.05       0.34 f
  fpu_div/fpu_div_frac_dp/sll_312/U21/Y (INVX0_RVT)       0.90       1.23 r
  fpu_div/fpu_div_frac_dp/sll_312/M1_0_9/Y (MUX21X1_RVT)
                                                          7.75       8.99 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_1_9/Y (MUX21X1_RVT)
                                                          0.15       9.13 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_2_9/Y (MUX21X1_RVT)
                                                          0.14       9.28 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_3_17/Y (MUX21X1_RVT)
                                                          0.14       9.42 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_4_17/Y (MUX21X1_RVT)
                                                          0.15       9.57 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_5_49/Y (MUX21X2_RVT)
                                                          0.15       9.71 f
  fpu_div/fpu_div_frac_dp/U303/Y (NOR2X4_RVT)             0.15       9.87 r
  fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/U71/Y (AO222X1_RVT)
                                                          0.11       9.98 r
  fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[49]/D (DFFX1_RVT)
                                                          0.01       9.99 r
  data arrival time                                                  9.99

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[49]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.99
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[51]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_div/fpu_div_frac_dp/sll_312/U36/Y (INVX1_RVT)       0.05       0.34 f
  fpu_div/fpu_div_frac_dp/sll_312/U21/Y (INVX0_RVT)       0.90       1.23 r
  fpu_div/fpu_div_frac_dp/sll_312/M1_0_11/Y (MUX21X1_RVT)
                                                          7.75       8.99 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_1_11/Y (MUX21X1_RVT)
                                                          0.15       9.13 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_2_11/Y (MUX21X1_RVT)
                                                          0.14       9.28 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_3_19/Y (MUX21X1_RVT)
                                                          0.14       9.42 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_4_19/Y (MUX21X1_RVT)
                                                          0.15       9.57 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_5_51/Y (MUX21X2_RVT)
                                                          0.15       9.71 f
  fpu_div/fpu_div_frac_dp/U300/Y (NOR2X4_RVT)             0.15       9.87 r
  fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/U73/Y (AO222X1_RVT)
                                                          0.11       9.98 r
  fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[51]/D (DFFX1_RVT)
                                                          0.01       9.99 r
  data arrival time                                                  9.99

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[51]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.99
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[52]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_div/fpu_div_frac_dp/sll_312/U36/Y (INVX1_RVT)       0.05       0.34 f
  fpu_div/fpu_div_frac_dp/sll_312/U21/Y (INVX0_RVT)       0.90       1.23 r
  fpu_div/fpu_div_frac_dp/sll_312/M1_0_12/Y (MUX21X1_RVT)
                                                          7.75       8.99 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_1_12/Y (MUX21X1_RVT)
                                                          0.15       9.13 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_2_12/Y (MUX21X1_RVT)
                                                          0.14       9.28 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_3_20/Y (MUX21X1_RVT)
                                                          0.14       9.42 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_4_20/Y (MUX21X1_RVT)
                                                          0.15       9.57 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_5_52/Y (MUX21X2_RVT)
                                                          0.15       9.71 f
  fpu_div/fpu_div_frac_dp/U299/Y (NOR2X4_RVT)             0.15       9.87 r
  fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/U74/Y (AO222X1_RVT)
                                                          0.11       9.98 r
  fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[52]/D (DFFX1_RVT)
                                                          0.01       9.99 r
  data arrival time                                                  9.99

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[52]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.99
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[48]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_div/fpu_div_frac_dp/sll_312/U36/Y (INVX1_RVT)       0.05       0.34 f
  fpu_div/fpu_div_frac_dp/sll_312/U21/Y (INVX0_RVT)       0.90       1.23 r
  fpu_div/fpu_div_frac_dp/sll_312/M1_0_8/Y (MUX21X1_RVT)
                                                          7.75       8.99 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_1_8/Y (MUX21X1_RVT)
                                                          0.15       9.13 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_2_8/Y (MUX21X1_RVT)
                                                          0.14       9.28 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_3_16/Y (MUX21X1_RVT)
                                                          0.14       9.42 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_4_16/Y (MUX21X1_RVT)
                                                          0.15       9.57 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_5_48/Y (MUX21X2_RVT)
                                                          0.15       9.71 f
  fpu_div/fpu_div_frac_dp/U304/Y (NOR2X4_RVT)             0.15       9.87 r
  fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/U70/Y (AO222X1_RVT)
                                                          0.11       9.98 r
  fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[48]/D (DFFX1_RVT)
                                                          0.01       9.99 r
  data arrival time                                                  9.99

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[48]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.99
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[50]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_div/fpu_div_frac_dp/i_dstg_xtra_regs/q_reg[6]/Q (SDFFX1_RVT)
                                                          0.18       0.28 r
  fpu_div/fpu_div_frac_dp/sll_312/U36/Y (INVX1_RVT)       0.05       0.34 f
  fpu_div/fpu_div_frac_dp/sll_312/U21/Y (INVX0_RVT)       0.90       1.23 r
  fpu_div/fpu_div_frac_dp/sll_312/M1_0_10/Y (MUX21X1_RVT)
                                                          7.75       8.99 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_1_10/Y (MUX21X1_RVT)
                                                          0.15       9.13 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_2_10/Y (MUX21X1_RVT)
                                                          0.14       9.28 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_3_18/Y (MUX21X1_RVT)
                                                          0.14       9.42 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_4_18/Y (MUX21X1_RVT)
                                                          0.15       9.57 f
  fpu_div/fpu_div_frac_dp/sll_312/M1_5_50/Y (MUX21X2_RVT)
                                                          0.15       9.71 f
  fpu_div/fpu_div_frac_dp/U301/Y (NOR2X4_RVT)             0.15       9.87 r
  fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/U72/Y (AO222X1_RVT)
                                                          0.11       9.98 r
  fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[50]/D (DFFX1_RVT)
                                                          0.01       9.99 r
  data arrival time                                                  9.99

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_div/fpu_div_frac_dp/i_div_frac_add_in2/q_reg[50]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.05       9.85
  data required time                                                 9.85
  ------------------------------------------------------------------------------
  data required time                                                 9.85
  data arrival time                                                 -9.99
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[39]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U149/Y (OA21X1_RVT)             0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U113/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U75/Y (INVX0_RVT)               0.09       9.56 r
  fpu_add/fpu_add_frac_dp/U43/Y (NBUFFX2_RVT)             0.18       9.74 r
  fpu_add/fpu_add_frac_dp/U947/Y (AND2X1_RVT)             0.18       9.92 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[39]/D (SDFFX1_RVT)
                                                          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[39]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[3]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U149/Y (OA21X1_RVT)             0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U113/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U75/Y (INVX0_RVT)               0.09       9.56 r
  fpu_add/fpu_add_frac_dp/U43/Y (NBUFFX2_RVT)             0.18       9.74 r
  fpu_add/fpu_add_frac_dp/U869/Y (AND2X1_RVT)             0.18       9.92 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[3]/D (SDFFX1_RVT)
                                                          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[3]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[6]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U149/Y (OA21X1_RVT)             0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U113/Y (INVX0_RVT)              0.08       9.48 f
  fpu_add/fpu_add_frac_dp/U75/Y (INVX0_RVT)               0.09       9.56 r
  fpu_add/fpu_add_frac_dp/U43/Y (NBUFFX2_RVT)             0.18       9.74 r
  fpu_add/fpu_add_frac_dp/U873/Y (AND2X1_RVT)             0.18       9.92 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[6]/D (SDFFX1_RVT)
                                                          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[6]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[10]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U149/Y (OA21X1_RVT)             0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U108/Y (INVX0_RVT)              0.09       9.48 f
  fpu_add/fpu_add_frac_dp/U143/Y (INVX0_RVT)              0.16       9.64 r
  fpu_add/fpu_add_frac_dp/U11/Y (NBUFFX2_RVT)             0.18       9.82 r
  fpu_add/fpu_add_frac_dp/U877/Y (AND2X1_RVT)             0.10       9.92 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[10]/D (SDFFX1_RVT)
                                                          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[10]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[57]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U149/Y (OA21X1_RVT)             0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U108/Y (INVX0_RVT)              0.09       9.48 f
  fpu_add/fpu_add_frac_dp/U144/Y (INVX0_RVT)              0.16       9.64 r
  fpu_add/fpu_add_frac_dp/U10/Y (NBUFFX2_RVT)             0.18       9.82 r
  fpu_add/fpu_add_frac_dp/U975/Y (AND2X1_RVT)             0.10       9.92 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[57]/D (SDFFX1_RVT)
                                                          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[57]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[26]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U149/Y (OA21X1_RVT)             0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U108/Y (INVX0_RVT)              0.09       9.48 f
  fpu_add/fpu_add_frac_dp/U143/Y (INVX0_RVT)              0.16       9.64 r
  fpu_add/fpu_add_frac_dp/U11/Y (NBUFFX2_RVT)             0.18       9.82 r
  fpu_add/fpu_add_frac_dp/U898/Y (AND2X1_RVT)             0.10       9.92 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[26]/D (SDFFX1_RVT)
                                                          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[26]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[1]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U153/Y (NBUFFX2_RVT)            0.10       9.14 r
  fpu_add/fpu_add_frac_dp/U156/Y (AND3X1_RVT)             0.12       9.26 r
  fpu_add/fpu_add_frac_dp/U149/Y (OA21X1_RVT)             0.13       9.39 r
  fpu_add/fpu_add_frac_dp/U108/Y (INVX0_RVT)              0.09       9.48 f
  fpu_add/fpu_add_frac_dp/U144/Y (INVX0_RVT)              0.16       9.64 r
  fpu_add/fpu_add_frac_dp/U10/Y (NBUFFX2_RVT)             0.18       9.82 r
  fpu_add/fpu_add_frac_dp/U867/Y (AND2X1_RVT)             0.10       9.92 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[1]/D (SDFFX1_RVT)
                                                          0.01       9.93 r
  data arrival time                                                  9.93

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[1]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.93
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[1]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[44]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[1]/Q (DFFX1_RVT)
                                                          0.20       0.30 r
  fpu_mul/fpu_mul_ctl/U26/Y (OA21X2_RVT)                  7.37       7.68 r
  fpu_mul/fpu_mul_ctl/U158/Y (AO22X1_RVT)                 0.13       7.80 r
  fpu_mul/fpu_mul_ctl/U18/Y (AND3X1_RVT)                  0.08       7.89 r
  fpu_mul/fpu_mul_ctl/U16/Y (NOR2X0_RVT)                  0.09       7.98 f
  fpu_mul/fpu_mul_frac_dp/U50/Y (INVX0_RVT)               0.52       8.49 r
  fpu_mul/fpu_mul_frac_dp/U57/Y (IBUFFX2_RVT)             0.19       8.69 f
  fpu_mul/fpu_mul_frac_dp/U738/Y (AO221X1_RVT)            1.22       9.91 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/U33/Y (AO222X1_RVT)
                                                          0.10      10.01 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[44]/D (DFFX1_RVT)
                                                          0.01      10.02 f
  data arrival time                                                 10.02

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[44]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.02       9.88
  data required time                                                 9.88
  ------------------------------------------------------------------------------
  data required time                                                 9.88
  data arrival time                                                -10.02
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[1]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[45]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[1]/CLK (DFFX1_RVT)
                                                          0.00       0.10 r
  fpu_mul/fpu_mul_ctl/i_m5stg_opdec/q_reg[1]/Q (DFFX1_RVT)
                                                          0.20       0.30 r
  fpu_mul/fpu_mul_ctl/U26/Y (OA21X2_RVT)                  7.37       7.68 r
  fpu_mul/fpu_mul_ctl/U158/Y (AO22X1_RVT)                 0.13       7.80 r
  fpu_mul/fpu_mul_ctl/U18/Y (AND3X1_RVT)                  0.08       7.89 r
  fpu_mul/fpu_mul_ctl/U16/Y (NOR2X0_RVT)                  0.09       7.98 f
  fpu_mul/fpu_mul_frac_dp/U50/Y (INVX0_RVT)               0.52       8.49 r
  fpu_mul/fpu_mul_frac_dp/U59/Y (IBUFFX2_RVT)             0.19       8.69 f
  fpu_mul/fpu_mul_frac_dp/U732/Y (AO221X1_RVT)            1.22       9.91 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/U27/Y (AO222X1_RVT)
                                                          0.10      10.01 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[45]/D (DFFX1_RVT)
                                                          0.01      10.02 f
  data arrival time                                                 10.02

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_out/q_reg[45]/CLK (DFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.02       9.88
  data required time                                                 9.88
  ------------------------------------------------------------------------------
  data required time                                                 9.88
  data arrival time                                                -10.02
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Mon Jun  3 22:43:00 2019
****************************************

No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Mon Jun  3 22:43:00 2019
****************************************

No paths with slack less than 0.00.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Mon Jun  3 22:43:00 2019
****************************************

Warning: There are 1906 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[12]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.10 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac2/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.21       0.51 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.13       0.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.13       0.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.13       0.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.13       1.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.13       1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.13       1.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.13       1.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.13       1.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.13       1.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13       1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.13       1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.13       2.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.13       2.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.13       2.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.13       2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.13       2.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.13       2.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.13       2.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.13       3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.13       3.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.13       3.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.13       3.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.13       3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.13       3.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.13       3.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.13       3.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.13       4.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.13       4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.13       4.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.13       4.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.13       4.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.13       4.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.13       4.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.13       5.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.13       5.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.14       5.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.13       5.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.13       5.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.13       5.70 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.13       5.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.13       5.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.13       6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.13       6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.13       6.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.13       6.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.13       6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.13       6.76 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.13       6.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.13       7.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.13       7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.13       7.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.13       7.43 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.13       7.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.13       7.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.13       7.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.13       7.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.13       8.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.13       8.22 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.13       8.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.13       8.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.13       8.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.13       8.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.10       8.86 f
  fpu_add/fpu_add_frac_dp/U274/Y (INVX0_RVT)              0.09       8.95 r
  fpu_add/fpu_add_frac_dp/U82/Y (NBUFFX2_RVT)             0.10       9.04 r
  fpu_add/fpu_add_frac_dp/U83/Y (NAND3X0_RVT)             0.11       9.16 f
  fpu_add/fpu_add_frac_dp/U202/Y (OR3X1_RVT)              0.24       9.40 f
  fpu_add/fpu_add_frac_dp/U63/Y (INVX0_RVT)               0.17       9.57 r
  fpu_add/fpu_add_frac_dp/U211/Y (NBUFFX2_RVT)            0.18       9.75 r
  fpu_add/fpu_add_frac_dp/U27/Y (AND2X1_RVT)              0.18       9.94 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[12]/D (SDFFX1_RVT)
                                                          0.01       9.95 r
  data arrival time                                                  9.95

  clock gclk (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock reconvergence pessimism                           0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre1/q_reg[12]/CLK (SDFFX1_RVT)
                                                                     9.90 r
  library setup time                                     -0.11       9.79
  data required time                                                 9.79
  ------------------------------------------------------------------------------
  data required time                                                 9.79
  data arrival time                                                 -9.95
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Mon Jun  3 22:43:00 2019
****************************************

Warning: There are 1906 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[0]
               (rising edge-triggered flip-flop clocked by gclk)
  Path Group: gclk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.00 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.19 f
  fpu_add/fpu_add_frac_dp/i_a3stg_frac1/U26/Y (AO222X1_RVT)
                                                          0.07       0.25 f
  fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[0]/D (DFFX1_RVT)
                                                          0.01       0.26 f
  data arrival time                                                  0.26

  clock gclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  clock reconvergence pessimism                           0.00       0.10
  clock uncertainty                                       0.10       0.20
  fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[0]/CLK (DFFX1_RVT)     0.20 r
  library hold time                                       0.01       0.21
  data required time                                                 0.21
  ------------------------------------------------------------------------------
  data required time                                                 0.21
  data arrival time                                                 -0.26
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.06


1
