Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:09:49 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/generic_fifo_sc_a/post_route_timing.rpt
| Design       : generic_fifo_sc_a
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
rp_reg[1]/C                    gb_reg/D                       6.915         
wp_reg[3]/C                    empty_r_reg/D                  7.461         
cnt_reg[2]/C                   empty_n_r_reg/D                7.512         
rp_reg[0]/C                    full_r_reg/D                   7.563         
rp_reg[1]/C                    gb2_reg/D                      8.092         
rp_reg[1]/C                    ram1/ram_reg/ADDRARDADDR[6]    8.239         
rp_reg[0]/C                    ram1/ram_reg/ADDRARDADDR[5]    8.430         
wp_reg[0]/C                    ram1/ram_reg/ADDRBWRADDR[5]    8.488         
wp_reg[1]/C                    ram1/ram_reg/ADDRBWRADDR[6]    8.548         
wp_reg[2]/C                    wp_reg[3]/D                    8.645         
rp_reg[1]/C                    rp_reg[1]/D                    8.710         
cnt_reg[3]/C                   cnt_reg[4]/D                   8.719         
rp_reg[1]/C                    rp_reg[2]/D                    8.727         
cnt_reg[0]/C                   cnt_reg[1]/D                   8.751         
cnt_reg[0]/C                   cnt_reg[2]/D                   8.781         
cnt_reg[2]/C                   cnt_reg[3]/D                   8.789         
wp_reg[2]/C                    wp_reg[2]/D                    8.834         
rp_reg[1]/C                    rp_reg[3]/D                    8.942         
wp_reg[0]/C                    wp_reg[1]/D                    8.992         
cnt_reg[0]/C                   cnt_reg[0]/D                   9.005         
wp_reg[0]/C                    wp_reg[0]/D                    9.110         
rp_reg[0]/C                    rp_reg[0]/D                    9.123         



