# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do ARM_Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/constant.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:34 on Mar 28,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/constant.v 
# End time: 14:39:34 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:34 on Mar 28,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 14:39:34 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:34 on Mar 28,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/cpu.v 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 14:39:34 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/registers.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:34 on Mar 28,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 14:39:34 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:34 on Mar 28,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:39:34 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:34 on Mar 28,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 14:39:34 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:34 on Mar 28,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 14:39:34 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/pc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:34 on Mar 28,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 14:39:34 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/instMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:34 on Mar 28,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/instMem.v 
# -- Compiling module instMem
# 
# Top level modules:
# 	instMem
# End time: 14:39:34 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:34 on Mar 28,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 14:39:34 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:48 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:39:48 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/constant.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:52 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/constant.v 
# End time: 14:39:52 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:53 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 14:39:53 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:55 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cpu.v 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 14:39:55 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cpu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:57 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cpu_test.v 
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 14:39:57 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:58 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 14:39:58 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/instMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:59 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/instMem.v 
# -- Compiling module instMem
# 
# Top level modules:
# 	instMem
# End time: 14:39:59 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:00 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 14:40:00 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:01 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 14:40:01 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/pc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:02 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 14:40:02 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/registers.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:03 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 14:40:03 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.cpu_test
# vsim rtl_work.cpu_test 
# Start time: 14:40:12 on Mar 28,2017
# Loading rtl_work.cpu_test
# Loading rtl_work.cpu
# Loading rtl_work.pc
# Loading rtl_work.instMem
# Loading rtl_work.decoder
# Loading rtl_work.controller
# Loading rtl_work.mux
# Loading rtl_work.registers
# Loading rtl_work.alu
# Loading rtl_work.memory
# ** Warning: (vsim-3017) D:/Research Project_Spring 2017/cpu_test.v(49): [TFMPC] - Too few port connections. Expected 15, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1 File: D:/Research Project_Spring 2017/cpu.v
# ** Warning: (vsim-3722) D:/Research Project_Spring 2017/cpu_test.v(49): [TFMPC] - Missing connection for port 'mLED4'.
# ** Warning: (vsim-3722) D:/Research Project_Spring 2017/cpu_test.v(49): [TFMPC] - Missing connection for port 'aluOut'.
# ** Warning: (vsim-3722) D:/Research Project_Spring 2017/cpu_test.v(49): [TFMPC] - Missing connection for port 'opcode'.
# ** Warning: (vsim-3722) D:/Research Project_Spring 2017/cpu_test.v(49): [TFMPC] - Missing connection for port 'segA'.
# ** Warning: (vsim-3722) D:/Research Project_Spring 2017/cpu_test.v(49): [TFMPC] - Missing connection for port 'segB'.
# ** Warning: (vsim-3722) D:/Research Project_Spring 2017/cpu_test.v(49): [TFMPC] - Missing connection for port 'segC'.
# ** Warning: (vsim-3722) D:/Research Project_Spring 2017/cpu_test.v(49): [TFMPC] - Missing connection for port 'inst'.
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu.v(42): [PCDPC] - Port size (5) does not match connection size (8) for port 'segB'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu.v(42): [PCDPC] - Port size (26) does not match connection size (1) for port 'branchTarget'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu.v(50): [PCDPC] - Port size (5) does not match connection size (8) for port 'readRegister1'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu.v(50): [PCDPC] - Port size (5) does not match connection size (10) for port 'writeRegister'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1/reg1 File: D:/Research Project_Spring 2017/registers.v
add wave sim:/cpu_test/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nguyend25  Hostname: WITR90GMEWT  ProcessID: 9600
#           Attempting to use alternate WLF file "./wlftxnnqx9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxnnqx9
# Load canceled
run
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cpu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:37 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cpu_test.v 
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 14:41:37 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.cpu_test
# End time: 14:41:45 on Mar 28,2017, Elapsed time: 0:01:33
# Errors: 1, Warnings: 14
# vsim rtl_work.cpu_test 
# Start time: 14:41:45 on Mar 28,2017
# Loading rtl_work.cpu_test
# Loading rtl_work.pc
# Loading rtl_work.instMem
# Loading rtl_work.decoder
# Loading rtl_work.controller
# Loading rtl_work.mux
# Loading rtl_work.registers
# Loading rtl_work.alu
# Loading rtl_work.memory
# ** Warning: (vsim-3017) D:/Research Project_Spring 2017/cpu_test.v(28): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/pc1 File: D:/Research Project_Spring 2017/pc.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(28): [PCDPC] - Port size (1) does not match connection size (32) for port 'clock'. The port definition is at: D:/Research Project_Spring 2017/pc.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/pc1 File: D:/Research Project_Spring 2017/pc.v
# ** Warning: (vsim-3722) D:/Research Project_Spring 2017/cpu_test.v(28): [TFMPC] - Missing connection for port 'pcNext'.
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(30): [PCDPC] - Port size (10) does not match connection size (32) for port 'segA'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(30): [PCDPC] - Port size (5) does not match connection size (8) for port 'segB'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(30): [PCDPC] - Port size (10) does not match connection size (32) for port 'segC'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(30): [PCDPC] - Port size (26) does not match connection size (1) for port 'branchTarget'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(36): [PCDPC] - Port size (5) does not match connection size (8) for port 'readRegister1'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(36): [PCDPC] - Port size (5) does not match connection size (32) for port 'writeRegister'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/reg1 File: D:/Research Project_Spring 2017/registers.v
add wave sim:/cpu_test/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nguyend25  Hostname: WITR90GMEWT  ProcessID: 9600
#           Attempting to use alternate WLF file "./wlftfjdk3w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfjdk3w
run
run
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cpu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:51 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cpu_test.v 
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 14:43:51 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.cpu_test
# End time: 14:43:57 on Mar 28,2017, Elapsed time: 0:02:12
# Errors: 0, Warnings: 11
# vsim rtl_work.cpu_test 
# Start time: 14:43:57 on Mar 28,2017
# Loading rtl_work.cpu_test
# Loading rtl_work.pc
# Loading rtl_work.instMem
# Loading rtl_work.decoder
# Loading rtl_work.controller
# Loading rtl_work.mux
# Loading rtl_work.registers
# Loading rtl_work.alu
# Loading rtl_work.memory
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(30): [PCDPC] - Port size (10) does not match connection size (32) for port 'segA'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(30): [PCDPC] - Port size (5) does not match connection size (8) for port 'segB'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(30): [PCDPC] - Port size (10) does not match connection size (32) for port 'segC'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(30): [PCDPC] - Port size (26) does not match connection size (1) for port 'branchTarget'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(36): [PCDPC] - Port size (5) does not match connection size (8) for port 'readRegister1'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu_test.v(36): [PCDPC] - Port size (5) does not match connection size (32) for port 'writeRegister'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/reg1 File: D:/Research Project_Spring 2017/registers.v
add wave sim:/cpu_test/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nguyend25  Hostname: WITR90GMEWT  ProcessID: 9600
#           Attempting to use alternate WLF file "./wlftkkg3rh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkkg3rh
run
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cpu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:30 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cpu_test.v 
# -- Compiling module cpu_test
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(13): In, out, or inout does not appear in port list: opcode.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(14): In, out, or inout does not appear in port list: segA.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(15): In, out, or inout does not appear in port list: segB.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(16): In, out, or inout does not appear in port list: segC.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(28): In, out, or inout does not appear in port list: aluOut.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(35): In, out, or inout does not appear in port list: inst.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(3): In, out, or inout does not appear in port list: clock.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(4): In, out, or inout does not appear in port list: rLED1.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(5): In, out, or inout does not appear in port list: rLED2.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(6): In, out, or inout does not appear in port list: rLED3.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(7): In, out, or inout does not appear in port list: rLED4.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(8): In, out, or inout does not appear in port list: mLED1.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(9): In, out, or inout does not appear in port list: mLED2.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(10): In, out, or inout does not appear in port list: mLED3.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(11): In, out, or inout does not appear in port list: mLED4.
# End time: 14:54:30 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 15, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cpu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:56:32 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cpu_test.v 
# -- Compiling module cpu_test
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(13): In, out, or inout does not appear in port list: opcode.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(14): In, out, or inout does not appear in port list: segA.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(15): In, out, or inout does not appear in port list: segB.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(16): In, out, or inout does not appear in port list: segC.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(28): In, out, or inout does not appear in port list: aluOut.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(35): In, out, or inout does not appear in port list: inst.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(3): In, out, or inout does not appear in port list: clock.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(4): In, out, or inout does not appear in port list: rLED1.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(5): In, out, or inout does not appear in port list: rLED2.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(6): In, out, or inout does not appear in port list: rLED3.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(7): In, out, or inout does not appear in port list: rLED4.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(8): In, out, or inout does not appear in port list: mLED1.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(9): In, out, or inout does not appear in port list: mLED2.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(10): In, out, or inout does not appear in port list: mLED3.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(11): In, out, or inout does not appear in port list: mLED4.
# End time: 14:56:32 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 15, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cpu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:56:34 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cpu_test.v 
# -- Compiling module cpu_test
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(13): In, out, or inout does not appear in port list: opcode.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(14): In, out, or inout does not appear in port list: segA.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(15): In, out, or inout does not appear in port list: segB.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(16): In, out, or inout does not appear in port list: segC.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(28): In, out, or inout does not appear in port list: aluOut.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(35): In, out, or inout does not appear in port list: inst.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(3): In, out, or inout does not appear in port list: clock.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(4): In, out, or inout does not appear in port list: rLED1.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(5): In, out, or inout does not appear in port list: rLED2.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(6): In, out, or inout does not appear in port list: rLED3.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(7): In, out, or inout does not appear in port list: rLED4.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(8): In, out, or inout does not appear in port list: mLED1.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(9): In, out, or inout does not appear in port list: mLED2.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(10): In, out, or inout does not appear in port list: mLED3.
# ** Error: D:/Research Project_Spring 2017/cpu_test.v(11): In, out, or inout does not appear in port list: mLED4.
# End time: 14:56:34 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 15, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:57:42 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cpu.v 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 14:57:42 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.cpu
# End time: 14:57:48 on Mar 28,2017, Elapsed time: 0:13:51
# Errors: 45, Warnings: 8
# vsim rtl_work.cpu 
# Start time: 14:57:48 on Mar 28,2017
# Loading rtl_work.cpu
# Loading rtl_work.pc
# Loading rtl_work.instMem
# Loading rtl_work.decoder
# Loading rtl_work.controller
# Loading rtl_work.mux
# Loading rtl_work.registers
# Loading rtl_work.alu
# Loading rtl_work.memory
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu.v(42): [PCDPC] - Port size (5) does not match connection size (8) for port 'segB'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu.v(42): [PCDPC] - Port size (26) does not match connection size (1) for port 'branchTarget'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu.v(50): [PCDPC] - Port size (5) does not match connection size (8) for port 'readRegister1'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu.v(50): [PCDPC] - Port size (5) does not match connection size (10) for port 'writeRegister'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
add wave sim:/cpu/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nguyend25  Hostname: WITR90GMEWT  ProcessID: 9600
#           Attempting to use alternate WLF file "./wlftsbkwe7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsbkwe7
run
run
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:01:44 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cpu.v 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 15:01:44 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.cpu
# End time: 15:01:50 on Mar 28,2017, Elapsed time: 0:04:02
# Errors: 0, Warnings: 6
# vsim rtl_work.cpu 
# Start time: 15:01:51 on Mar 28,2017
# Loading rtl_work.cpu
# Loading rtl_work.pc
# Loading rtl_work.instMem
# Loading rtl_work.decoder
# Loading rtl_work.controller
# Loading rtl_work.mux
# Loading rtl_work.registers
# Loading rtl_work.alu
# Loading rtl_work.memory
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu.v(42): [PCDPC] - Port size (5) does not match connection size (8) for port 'segB'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu.v(42): [PCDPC] - Port size (26) does not match connection size (1) for port 'branchTarget'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu.v(50): [PCDPC] - Port size (5) does not match connection size (8) for port 'readRegister1'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu.v(50): [PCDPC] - Port size (5) does not match connection size (10) for port 'writeRegister'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu/reg1 File: D:/Research Project_Spring 2017/registers.v
add wave sim:/cpu/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nguyend25  Hostname: WITR90GMEWT  ProcessID: 9600
#           Attempting to use alternate WLF file "./wlfta7vf69".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta7vf69
run
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cpu_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:02 on Mar 28,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cpu_test.v 
# -- Compiling module cpu_test
# 
# Top level modules:
# 	cpu_test
# End time: 15:10:02 on Mar 28,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.cpu_test
# End time: 15:10:08 on Mar 28,2017, Elapsed time: 0:08:17
# Errors: 0, Warnings: 6
# vsim rtl_work.cpu_test 
# Start time: 15:10:08 on Mar 28,2017
# Loading rtl_work.cpu_test
# Loading rtl_work.cpu
# Loading rtl_work.pc
# Loading rtl_work.instMem
# Loading rtl_work.decoder
# Loading rtl_work.controller
# Loading rtl_work.mux
# Loading rtl_work.registers
# Loading rtl_work.alu
# Loading rtl_work.memory
# ** Warning: (vsim-3017) D:/Research Project_Spring 2017/cpu_test.v(63): [TFMPC] - Too few port connections. Expected 15, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1 File: D:/Research Project_Spring 2017/cpu.v
# ** Warning: (vsim-3722) D:/Research Project_Spring 2017/cpu_test.v(63): [TFMPC] - Missing connection for port 'mLED4'.
# ** Warning: (vsim-3722) D:/Research Project_Spring 2017/cpu_test.v(63): [TFMPC] - Missing connection for port 'aluOut'.
# ** Warning: (vsim-3722) D:/Research Project_Spring 2017/cpu_test.v(63): [TFMPC] - Missing connection for port 'opcode'.
# ** Warning: (vsim-3722) D:/Research Project_Spring 2017/cpu_test.v(63): [TFMPC] - Missing connection for port 'segA'.
# ** Warning: (vsim-3722) D:/Research Project_Spring 2017/cpu_test.v(63): [TFMPC] - Missing connection for port 'segB'.
# ** Warning: (vsim-3722) D:/Research Project_Spring 2017/cpu_test.v(63): [TFMPC] - Missing connection for port 'segC'.
# ** Warning: (vsim-3722) D:/Research Project_Spring 2017/cpu_test.v(63): [TFMPC] - Missing connection for port 'inst'.
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu.v(42): [PCDPC] - Port size (5) does not match connection size (8) for port 'segB'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu.v(42): [PCDPC] - Port size (26) does not match connection size (1) for port 'branchTarget'. The port definition is at: D:/Research Project_Spring 2017/decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1/decode1 File: D:/Research Project_Spring 2017/decoder.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu.v(50): [PCDPC] - Port size (5) does not match connection size (8) for port 'readRegister1'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1/reg1 File: D:/Research Project_Spring 2017/registers.v
# ** Warning: (vsim-3015) D:/Research Project_Spring 2017/cpu.v(50): [PCDPC] - Port size (5) does not match connection size (10) for port 'writeRegister'. The port definition is at: D:/Research Project_Spring 2017/registers.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_test/cpu1/reg1 File: D:/Research Project_Spring 2017/registers.v
add wave sim:/cpu_test/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nguyend25  Hostname: WITR90GMEWT  ProcessID: 9600
#           Attempting to use alternate WLF file "./wlfta1iece".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta1iece
run
# End time: 22:24:56 on Mar 28,2017, Elapsed time: 7:14:48
# Errors: 0, Warnings: 14
