module mid2_layer(
	// Outputs
	outputs, rcv_req, snd_ack,
	// Inputs
	clk, xrst, inputs, rcv_ack, snd_req
	);
	
	parameter INPUT_NUM = 128;
	
	input		clk;
	input		xrst;
	
	input		rcv_ack;
	input		snd_req;
	input [127:0]	inputs;
	
	output rcv_req;
	output snd_ack;
	output [31:0] outputs;
	
	reg [7:0] address;
	reg [127:0] inputs_mem;
	wire [127:0] w3;
	reg [31:0] outputs_mem;
	wire b3;
	
	// state machine
   reg [2:0]   st_reg;
   parameter   ST_WAIT    = 3'd0;
   parameter   ST_RCV     = 3'd1;
   parameter   ST_CALC 	  = 3'd2;
   parameter   ST_SND_WAIT     = 3'd3;
	parameter   ST_SND	  = 3'd4;
	
	always @(posedge clk or negedge xrst) begin
		if (xrst == 1'b0)
			st_reg <= ST_WAIT;
		else case (st_reg)
			ST_WAIT:
				if (rcv_ack == 1'b1)
					st_reg <= ST_RCV;
			ST_RCV:
				if (rcv_req == 1'b0)
					st_reg <= ST_CALC;
			ST_CALC:
				if (address == INPUT_NUM - 1)
					st_reg <= ST_SND_WAIT;
			ST_SND_WAIT:
				if (snd_req == 1'b1)
					st_reg <= ST_SND;
			ST_SND:
				if (snd_req == 1'b0)
					st_reg <= ST_WAIT;
		endcase
	end
	
	always @(posedge clk or negedge xrst) begin
		if (xrst == 1'b0)
			inputs_mem <= 0;
		else if (st_reg == ST_RCV)
			inputs_mem <= inputs;
	end
	
	assign rcv_req = (st_reg == ST_WAIT) ? 1'b1: 1'b0;
	assign snd_ack = (st_reg == ST_SND) ? 1'b1: 1'b0;
	
	always @(posedge clk or negedge xrst) begin
		if (xrst == 1'b0)
			address <= 8'b0;
		else if (st_reg == ST_CALC) begin
			if (address == INPUT_NUM - 1)
				address <= 8'b0;
			else
				address <= address + 8'b1;
		end
	end
	
	weight_rom_mid2 Weight_Rom_Mid2(.maddress(address), .mw3(w3), .mb3(b3));
	
	wire [127:0] m1;
	wire [63:0] m2;
	wire [31:0] m3;
	wire [15:0] m4;
	wire [7:0] m5;
	wire [3:0] m6;
	wire [1:0] m7;
	wire m8;
	wire m9;
	
	genvar i;
	assign m1 = inputs_mem ^ w3;
	generate
	for (i = 0; i < 64; i = i + 1) begin : G1
		assign m2[i] = m1[2 * i] ^ m1[2 * i + 1];
	end
	for (i = 0; i < 32; i = i + 1) begin : G2
		assign m3[i] = m2[2 * i] ^ m2[2 * i + 1];
	end
	for (i = 0; i < 16; i = i + 1) begin : G3
		assign m4[i] = m3[2 * i] ^ m3[2 * i + 1];
	end
	for (i = 0; i < 8; i = i + 1) begin : G4
		assign m5[i] = m4[2 * i] ^ m4[2 * i + 1];
	end
	for (i = 0; i < 4; i = i + 1) begin : G5
		assign m6[i] = m5[2 * i] ^ m5[2 * i + 1];
	end
	for (i = 0; i < 2; i = i + 1) begin : G6
		assign m7[i] = m6[2 * i] ^ m6[2 * i + 1];
	end
	endgenerate
	
	assign m8 = m7[0] ^ m7[1];
	assign m9 = m8 ^ b3;
	
	always @(posedge clk or negedge xrst) begin
		outputs_mem[address] <= m9;
	end
	
	assign outputs = outputs_mem;
	
endmodule

module weight_rom_mid2(maddress, mw3, mb3);
	input [7:0] maddress;
	output [127:0] mw3;
	output mb3;

	reg [127:0] memory_w3 [31:0];
	reg memory_b3 [31:0];
	
	assign mw3 = memory_w3[maddress];
	assign mb3 = memory_b3[maddress];

	initial begin
		$readmemb("./w3.txt", memory_w3);
		$readmemb("./b3.txt", memory_b3);
	end
endmodule