1. Practical guidelines for testability aims at
a) facilitating test generation
b) facilitating test application
c) avoiding timing problems
d) all of the mentioned
d
2. When a node is difficult to access
a) sub nodes are formed
b) internal pads are added
c) external pads are added
d) circuit is sub divided
b
3. The additional pads are accessed using
a) probers
b) selectors
c) multiplexers
d) buffers
a
4. Which provides links between blocks of a circuit?
a) combiners
b) wires
c) pads
d) nodes
d
5. To improve controllability and observability ______ is used.
a) three pads
b) eight transistors
c) three pads and eight transistors
d) four pads and eight transistors
c
Join Sanfoundry@YouTube
6. The addition of ______ improves the observability.
a) adders
b) multiplexers
c) multipliers
d) demultiplexers
d
7. How to reduce test time?
a) by reducing multiplexers
b) by reducing adders
c) by dividing circuit into subcircuits
d) by using the whole circuit as a single system
c
8. Test generation effort for n gate circuit is proportional to
a) n
b) n2
c) n3
d) n2 and n3
d
9. Patitioning should be made on a
a) logical basis
b) functional basis
c) time basis
d) structural basis
a
10. Isolation and control is achieved using
a) adders
b) buffers
c) multiplexers
d) multipliers
c
Sanfoundry Global Education & Learning Series – VLSI.
To practice all areas of VLSI, here is complete set of 1000+ Multiple Choice Questions and Answers.
Participate in the Sanfoundry Certification contest to get free Certificate of Merit. Join our social networks below and stay updated with latest contests, videos, internships and jobs!
Telegram | Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
Youtube | LinkedIn | Instagram | Facebook | Twitter | Pinterest
« Prev - VLSI Questions and Answers – Testing Sequential Logic» Next - VLSI Questions and Answers – Guidelines for Testability -2 
