
Loading design for application trce from file counter_impl1_map.ncd.
Design name: UART_Packets
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Mon May 02 15:39:05 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            1545 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 12.773ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[13]  (to ipClk_c +)
                   FF                        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[12]

   Delay:               7.001ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

      7.001ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_189 meets
     20.000ns delay constraint less
      0.226ns CE_SET requirement (totaling 19.774ns) by 12.773ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_77.CLK to *u/SLICE_77.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 (from ipClk_c)
ROUTE         5   e 0.908 *u/SLICE_77.Q0 to */SLICE_356.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238 */SLICE_356.A1 to */SLICE_356.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         1   e 0.908 */SLICE_356.F1 to */SLICE_252.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238 */SLICE_252.D0 to */SLICE_252.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6   e 0.908 */SLICE_252.F0 to */SLICE_261.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_261.D0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to   SLICE_415.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238   SLICE_415.C0 to   SLICE_415.F0 SLICE_415
ROUTE         8   e 0.908   SLICE_415.F0 to */SLICE_189.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    7.001   (22.2% logic, 77.8% route), 6 logic levels.

Report:  138.370MHz is the maximum frequency for this preference.


================================================================================
Preference: Unconstrained: CLOCK_DOMAIN
            1773 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    9.094ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_165 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (9.017ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_165.CLK to */SLICE_165.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_165 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_165.Q0 to */SLICE_273.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[0]
CTOF_DEL    ---     0.238 */SLICE_273.C1 to */SLICE_273.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273
ROUTE         1   e 0.232 */SLICE_273.F1 to */SLICE_273.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/N_31
CTOF_DEL    ---     0.238 */SLICE_273.A0 to */SLICE_273.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273
ROUTE         1   e 0.908 */SLICE_273.F0 to */SLICE_267.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.908 */SLICE_267.F1 to */SLICE_274.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_274.A0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_310.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_310.D0 to */SLICE_310.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_309.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_309.A1 to */SLICE_309.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F1 to */SLICE_241.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_241.A1 to *LICE_241.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_241
ROUTE         1   e 0.908 *LICE_241.OFX0 to *u/SLICE_78.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    9.017   (26.9% logic, 73.1% route), 9 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    9.094ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (9.017ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_273.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_273.A1 to */SLICE_273.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273
ROUTE         1   e 0.232 */SLICE_273.F1 to */SLICE_273.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/N_31
CTOF_DEL    ---     0.238 */SLICE_273.A0 to */SLICE_273.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273
ROUTE         1   e 0.908 */SLICE_273.F0 to */SLICE_267.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.908 */SLICE_267.F1 to */SLICE_274.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_274.A0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_310.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_310.D0 to */SLICE_310.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_309.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_309.A1 to */SLICE_309.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F1 to */SLICE_241.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_241.A1 to *LICE_241.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_241
ROUTE         1   e 0.908 *LICE_241.OFX0 to *u/SLICE_78.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    9.017   (26.9% logic, 73.1% route), 9 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    8.624ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (8.547ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_273.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_273.B0 to */SLICE_273.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273
ROUTE         1   e 0.908 */SLICE_273.F0 to */SLICE_267.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.908 */SLICE_267.F1 to */SLICE_274.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_274.A0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_310.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_310.D0 to */SLICE_310.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_309.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_309.A1 to */SLICE_309.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F1 to */SLICE_241.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_241.A1 to *LICE_241.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_241
ROUTE         1   e 0.908 *LICE_241.OFX0 to *u/SLICE_78.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    8.547   (25.6% logic, 74.4% route), 8 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    8.624ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_272 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (8.547ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_272.CLK to */SLICE_272.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_272 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_272.Q0 to */SLICE_273.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg2[0]
CTOF_DEL    ---     0.238 */SLICE_273.C0 to */SLICE_273.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273
ROUTE         1   e 0.908 */SLICE_273.F0 to */SLICE_267.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.908 */SLICE_267.F1 to */SLICE_274.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_274.A0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_310.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_310.D0 to */SLICE_310.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_309.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_309.A1 to */SLICE_309.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F1 to */SLICE_241.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_241.A1 to *LICE_241.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_241
ROUTE         1   e 0.908 *LICE_241.OFX0 to *u/SLICE_78.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    8.547   (25.6% logic, 74.4% route), 8 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    8.418ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (8.341ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_273.CLK to */SLICE_273.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273 (from ipClk_c)
ROUTE         2   e 0.232 */SLICE_273.Q0 to */SLICE_273.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg0[0]
CTOF_DEL    ---     0.238 */SLICE_273.B1 to */SLICE_273.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273
ROUTE         1   e 0.232 */SLICE_273.F1 to */SLICE_273.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/N_31
CTOF_DEL    ---     0.238 */SLICE_273.A0 to */SLICE_273.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273
ROUTE         1   e 0.908 */SLICE_273.F0 to */SLICE_267.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.908 */SLICE_267.F1 to */SLICE_274.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_274.A0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_310.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_310.D0 to */SLICE_310.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_309.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_309.A1 to */SLICE_309.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F1 to */SLICE_241.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_241.A1 to *LICE_241.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_241
ROUTE         1   e 0.908 *LICE_241.OFX0 to *u/SLICE_78.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    8.341   (29.1% logic, 70.9% route), 9 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.948ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.871ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_50.CLK to *u/SLICE_50.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 (from jtaghub16_jtck)
ROUTE        10   e 0.908 *u/SLICE_50.Q0 to */SLICE_267.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_267.A0 to */SLICE_267.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.232 */SLICE_267.F0 to */SLICE_267.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][0]
CTOF_DEL    ---     0.238 */SLICE_267.D1 to */SLICE_267.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.908 */SLICE_267.F1 to */SLICE_274.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_274.A0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_310.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_310.D0 to */SLICE_310.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_309.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_309.A1 to */SLICE_309.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F1 to */SLICE_241.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_241.A1 to *LICE_241.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_241
ROUTE         1   e 0.908 *LICE_241.OFX0 to *u/SLICE_78.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.871   (27.8% logic, 72.2% route), 8 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.948ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_201 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.871ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_201.CLK to */SLICE_201.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_201 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_201.Q0 to */SLICE_267.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[0]
CTOF_DEL    ---     0.238 */SLICE_267.C0 to */SLICE_267.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.232 */SLICE_267.F0 to */SLICE_267.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][0]
CTOF_DEL    ---     0.238 */SLICE_267.D1 to */SLICE_267.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.908 */SLICE_267.F1 to */SLICE_274.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_274.A0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_310.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_310.D0 to */SLICE_310.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_309.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_309.A1 to */SLICE_309.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F1 to */SLICE_241.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_241.A1 to *LICE_241.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_241
ROUTE         1   e 0.908 *LICE_241.OFX0 to *u/SLICE_78.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.871   (27.8% logic, 72.2% route), 8 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.787ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_165 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (7.710ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_165.CLK to */SLICE_165.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_165 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_165.Q0 to */SLICE_273.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[0]
CTOF_DEL    ---     0.238 */SLICE_273.C1 to */SLICE_273.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273
ROUTE         1   e 0.232 */SLICE_273.F1 to */SLICE_273.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/N_31
CTOF_DEL    ---     0.238 */SLICE_273.A0 to */SLICE_273.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273
ROUTE         1   e 0.908 */SLICE_273.F0 to */SLICE_267.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.908 */SLICE_267.F1 to */SLICE_274.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_274.A0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_276.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_276.D1 to */SLICE_276.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_276
ROUTE         2   e 0.908 */SLICE_276.F1 to */SLICE_303.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_303.A0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    7.710   (26.3% logic, 73.7% route), 8 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.787ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (7.710ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_273.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_273.A1 to */SLICE_273.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273
ROUTE         1   e 0.232 */SLICE_273.F1 to */SLICE_273.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/N_31
CTOF_DEL    ---     0.238 */SLICE_273.A0 to */SLICE_273.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273
ROUTE         1   e 0.908 */SLICE_273.F0 to */SLICE_267.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.908 */SLICE_267.F1 to */SLICE_274.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_274.A0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_276.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_276.D1 to */SLICE_276.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_276
ROUTE         2   e 0.908 */SLICE_276.F1 to */SLICE_303.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_303.A0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    7.710   (26.3% logic, 73.7% route), 8 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.697ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (7.471ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_93.Q0 to */SLICE_360.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_360.C1 to */SLICE_360.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         2   e 0.908 */SLICE_360.F1 to */SLICE_252.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_252.A0 to */SLICE_252.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6   e 0.908 */SLICE_252.F0 to */SLICE_261.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_261.D0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    7.471   (24.0% logic, 76.0% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.697ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (7.471ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_313.CLK to */SLICE_313.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_313.Q0 to */SLICE_360.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_360.A1 to */SLICE_360.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         2   e 0.908 */SLICE_360.F1 to */SLICE_252.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_252.A0 to */SLICE_252.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6   e 0.908 */SLICE_252.F0 to */SLICE_261.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_261.D0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    7.471   (24.0% logic, 76.0% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.697ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (7.471ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_77.CLK to *u/SLICE_77.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 (from ipClk_c)
ROUTE         5   e 0.908 *u/SLICE_77.Q0 to */SLICE_356.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238 */SLICE_356.A1 to */SLICE_356.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         1   e 0.908 */SLICE_356.F1 to */SLICE_252.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238 */SLICE_252.D0 to */SLICE_252.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6   e 0.908 */SLICE_252.F0 to */SLICE_261.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_261.D0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    7.471   (24.0% logic, 76.0% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.697ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (7.471ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_77.CLK to *u/SLICE_77.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 (from ipClk_c)
ROUTE         4   e 0.908 *u/SLICE_77.Q1 to */SLICE_356.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238 */SLICE_356.B1 to */SLICE_356.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         1   e 0.908 */SLICE_356.F1 to */SLICE_252.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238 */SLICE_252.D0 to */SLICE_252.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6   e 0.908 */SLICE_252.F0 to */SLICE_261.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_261.D0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    7.471   (24.0% logic, 76.0% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.697ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (7.471ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_360.CLK to */SLICE_360.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_360.Q0 to */SLICE_356.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_356.C1 to */SLICE_356.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_356
ROUTE         1   e 0.908 */SLICE_356.F1 to */SLICE_252.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238 */SLICE_252.D0 to */SLICE_252.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6   e 0.908 */SLICE_252.F0 to */SLICE_261.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_261.D0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    7.471   (24.0% logic, 76.0% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.697ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (7.471ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_67.CLK to *u/SLICE_67.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_67.Q0 to */SLICE_360.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_360.B1 to */SLICE_360.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         2   e 0.908 */SLICE_360.F1 to */SLICE_252.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_252.A0 to */SLICE_252.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6   e 0.908 */SLICE_252.F0 to */SLICE_261.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_261.D0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    7.471   (24.0% logic, 76.0% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.639ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_172 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.562ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_172.CLK to */SLICE_172.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_172 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_172.Q0 to */SLICE_240.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/num_then_reg[0]
CTOOFX_DEL  ---     0.399 */SLICE_240.C0 to *LICE_240.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_240
ROUTE         1   e 0.908 *LICE_240.OFX0 to */SLICE_274.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_274.B0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_310.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_310.D0 to */SLICE_310.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_309.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_309.A1 to */SLICE_309.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F1 to */SLICE_241.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_241.A1 to *LICE_241.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_241
ROUTE         1   e 0.908 *LICE_241.OFX0 to *u/SLICE_78.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.562   (27.9% logic, 72.1% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.639ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_171 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.562ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_171.CLK to */SLICE_171.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_171 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_171.Q0 to */SLICE_240.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/next_then_reg[0]
CTOOFX_DEL  ---     0.399 */SLICE_240.A0 to *LICE_240.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_240
ROUTE         1   e 0.908 *LICE_240.OFX0 to */SLICE_274.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_274.B0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_310.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_310.D0 to */SLICE_310.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_309.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_309.A1 to */SLICE_309.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F1 to */SLICE_241.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_241.A1 to *LICE_241.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_241
ROUTE         1   e 0.908 *LICE_241.OFX0 to *u/SLICE_78.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.562   (27.9% logic, 72.1% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.639ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.562ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_240.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOOFX_DEL  ---     0.399 */SLICE_240.B0 to *LICE_240.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_240
ROUTE         1   e 0.908 *LICE_240.OFX0 to */SLICE_274.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_274.B0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_310.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_310.D0 to */SLICE_310.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_309.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_309.A1 to */SLICE_309.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F1 to */SLICE_241.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_241.A1 to *LICE_241.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_241
ROUTE         1   e 0.908 *LICE_241.OFX0 to *u/SLICE_78.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.562   (27.9% logic, 72.1% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.639ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_174 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.562ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_174.CLK to */SLICE_174.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_174 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_174.Q0 to */SLICE_240.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]
CTOOFX_DEL  ---     0.399 */SLICE_240.D1 to *LICE_240.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_240
ROUTE         1   e 0.908 *LICE_240.OFX0 to */SLICE_274.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_274.B0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_310.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_310.D0 to */SLICE_310.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_309.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_309.A1 to */SLICE_309.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F1 to */SLICE_241.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_241.A1 to *LICE_241.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_241
ROUTE         1   e 0.908 *LICE_241.OFX0 to *u/SLICE_78.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.562   (27.9% logic, 72.1% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.478ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.401ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_264.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_264.B0 to */SLICE_264.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_264
ROUTE         4   e 0.908 */SLICE_264.F0 to */SLICE_274.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_274.C0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_310.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_310.D0 to */SLICE_310.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_309.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_309.A1 to */SLICE_309.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F1 to */SLICE_241.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_241.A1 to *LICE_241.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_241
ROUTE         1   e 0.908 *LICE_241.OFX0 to *u/SLICE_78.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.401   (26.4% logic, 73.6% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.478ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.401ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_264.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_264.A0 to */SLICE_264.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_264
ROUTE         4   e 0.908 */SLICE_264.F0 to */SLICE_274.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_274.C0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_310.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_310.D0 to */SLICE_310.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_309.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_309.A1 to */SLICE_309.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F1 to */SLICE_241.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_241.A1 to *LICE_241.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_241
ROUTE         1   e 0.908 *LICE_241.OFX0 to *u/SLICE_78.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.401   (26.4% logic, 73.6% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_51.Q1 to */SLICE_348.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         2   e 0.908 */SLICE_348.F0 to */SLICE_308.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_5
CTOF_DEL    ---     0.238 */SLICE_308.B1 to */SLICE_308.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         1   e 0.908 */SLICE_308.F1 to */SLICE_311.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_311.D0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_16.CLK to *u/SLICE_16.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_16.Q1 to */SLICE_302.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[4]
CTOF_DEL    ---     0.238 */SLICE_302.C0 to */SLICE_302.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_302
ROUTE         4   e 0.908 */SLICE_302.F0 to */SLICE_305.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_305.C1 to */SLICE_305.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         2   e 0.908 */SLICE_305.F1 to */SLICE_311.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_301.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_301.B1 to */SLICE_301.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301
ROUTE         2   e 0.908 */SLICE_301.F1 to */SLICE_311.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q0 to */SLICE_299.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_299.A1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_301.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_301.A1 to */SLICE_301.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301
ROUTE         2   e 0.908 */SLICE_301.F1 to */SLICE_311.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_18.Q1 to */SLICE_346.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_346.B0 to */SLICE_346.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_305.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_7_2
CTOF_DEL    ---     0.238 */SLICE_305.B1 to */SLICE_305.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         2   e 0.908 */SLICE_305.F1 to */SLICE_311.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_16.CLK to *u/SLICE_16.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_16.Q0 to */SLICE_302.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[3]
CTOF_DEL    ---     0.238 */SLICE_302.B0 to */SLICE_302.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_302
ROUTE         4   e 0.908 */SLICE_302.F0 to */SLICE_305.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_305.C1 to */SLICE_305.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         2   e 0.908 */SLICE_305.F1 to */SLICE_311.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_17.Q1 to */SLICE_346.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_346.C0 to */SLICE_346.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_305.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_7_2
CTOF_DEL    ---     0.238 */SLICE_305.B1 to */SLICE_305.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         2   e 0.908 */SLICE_305.F1 to */SLICE_311.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_15.CLK to *u/SLICE_15.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_15.Q0 to */SLICE_302.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[5]
CTOF_DEL    ---     0.238 */SLICE_302.D0 to */SLICE_302.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_302
ROUTE         4   e 0.908 */SLICE_302.F0 to */SLICE_305.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_305.C1 to */SLICE_305.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         2   e 0.908 */SLICE_305.F1 to */SLICE_311.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_17.Q0 to */SLICE_302.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_302
ROUTE         4   e 0.908 */SLICE_302.F0 to */SLICE_305.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_305.C1 to */SLICE_305.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         2   e 0.908 */SLICE_305.F1 to */SLICE_311.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_273.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_273.B0 to */SLICE_273.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273
ROUTE         1   e 0.908 */SLICE_273.F0 to */SLICE_267.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.908 */SLICE_267.F1 to */SLICE_274.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_274.A0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_276.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_276.D1 to */SLICE_276.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_276
ROUTE         2   e 0.908 */SLICE_276.F1 to */SLICE_303.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_303.A0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q1 to */SLICE_299.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_299.B1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_301.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_301.A1 to */SLICE_301.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301
ROUTE         2   e 0.908 */SLICE_301.F1 to */SLICE_311.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.317ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_272 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_272.CLK to */SLICE_272.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_272 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_272.Q0 to */SLICE_273.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg2[0]
CTOF_DEL    ---     0.238 */SLICE_273.C0 to */SLICE_273.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273
ROUTE         1   e 0.908 */SLICE_273.F0 to */SLICE_267.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.908 */SLICE_267.F1 to */SLICE_274.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_274.A0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_276.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_276.D1 to */SLICE_276.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_276
ROUTE         2   e 0.908 */SLICE_276.F1 to */SLICE_303.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_303.A0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    7.317ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.240ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_313.CLK to */SLICE_313.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_313.Q0 to */SLICE_346.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_346.A0 to */SLICE_346.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_305.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_7_2
CTOF_DEL    ---     0.238 */SLICE_305.B1 to */SLICE_305.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         2   e 0.908 */SLICE_305.F1 to */SLICE_311.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.240   (24.7% logic, 75.3% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.272ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (7.195ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_267.CLK to */SLICE_267.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267 (from ipClk_c)
ROUTE         5   e 0.232 */SLICE_267.Q0 to */SLICE_267.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/compare_reg[0]
CTOF_DEL    ---     0.238 */SLICE_267.B0 to */SLICE_267.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.232 */SLICE_267.F0 to */SLICE_267.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][0]
CTOF_DEL    ---     0.238 */SLICE_267.D1 to */SLICE_267.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.908 */SLICE_267.F1 to */SLICE_274.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_274.A0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_310.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_310.D0 to */SLICE_310.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310
ROUTE         1   e 0.908 */SLICE_310.F0 to */SLICE_309.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
CTOF_DEL    ---     0.238 */SLICE_309.A1 to */SLICE_309.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F1 to */SLICE_241.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_241.A1 to *LICE_241.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_241
ROUTE         1   e 0.908 *LICE_241.OFX0 to *u/SLICE_78.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    7.195   (30.4% logic, 69.6% route), 8 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    7.111ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (7.034ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_273.CLK to */SLICE_273.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273 (from ipClk_c)
ROUTE         2   e 0.232 */SLICE_273.Q0 to */SLICE_273.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg0[0]
CTOF_DEL    ---     0.238 */SLICE_273.B1 to */SLICE_273.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273
ROUTE         1   e 0.232 */SLICE_273.F1 to */SLICE_273.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/N_31
CTOF_DEL    ---     0.238 */SLICE_273.A0 to */SLICE_273.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_273
ROUTE         1   e 0.908 */SLICE_273.F0 to */SLICE_267.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
CTOF_DEL    ---     0.238 */SLICE_267.C1 to */SLICE_267.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.908 */SLICE_267.F1 to */SLICE_274.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_274.A0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_276.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_276.D1 to */SLICE_276.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_276
ROUTE         2   e 0.908 */SLICE_276.F1 to */SLICE_303.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_303.A0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    7.034   (28.8% logic, 71.2% route), 8 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_49.Q1 to */SLICE_308.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_308.A0 to */SLICE_308.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.232 */SLICE_308.F0 to */SLICE_308.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_308.A1 to */SLICE_308.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         1   e 0.908 */SLICE_308.F1 to */SLICE_311.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_311.D0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_310.CLK to */SLICE_310.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_310.Q0 to */SLICE_301.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_fast
CTOF_DEL    ---     0.238 */SLICE_301.A0 to */SLICE_301.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301
ROUTE         2   e 0.232 */SLICE_301.F0 to */SLICE_301.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_301.D1 to */SLICE_301.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301
ROUTE         2   e 0.908 */SLICE_301.F1 to */SLICE_311.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to */SLICE_308.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_308.C0 to */SLICE_308.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.232 */SLICE_308.F0 to */SLICE_308.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_308.A1 to */SLICE_308.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         1   e 0.908 */SLICE_308.F1 to */SLICE_311.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_311.D0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_50.CLK to *u/SLICE_50.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 (from jtaghub16_jtck)
ROUTE        10   e 0.908 *u/SLICE_50.Q0 to */SLICE_267.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_267.A0 to */SLICE_267.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.232 */SLICE_267.F0 to */SLICE_267.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][0]
CTOF_DEL    ---     0.238 */SLICE_267.D1 to */SLICE_267.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.908 */SLICE_267.F1 to */SLICE_274.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_274.A0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_276.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_276.D1 to */SLICE_276.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_276
ROUTE         2   e 0.908 */SLICE_276.F1 to */SLICE_303.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_303.A0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_105.Q0 to */SLICE_301.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[0]
CTOF_DEL    ---     0.238 */SLICE_301.D0 to */SLICE_301.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301
ROUTE         2   e 0.232 */SLICE_301.F0 to */SLICE_301.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_301.D1 to */SLICE_301.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301
ROUTE         2   e 0.908 */SLICE_301.F1 to */SLICE_311.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q1 to */SLICE_308.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_308.D0 to */SLICE_308.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.232 */SLICE_308.F0 to */SLICE_308.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_308.A1 to */SLICE_308.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         1   e 0.908 */SLICE_308.F1 to */SLICE_311.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_311.D0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.641ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to */SLICE_308.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_308.B0 to */SLICE_308.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.232 */SLICE_308.F0 to */SLICE_308.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_308.A1 to */SLICE_308.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         1   e 0.908 */SLICE_308.F1 to */SLICE_311.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_311.D0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    6.641ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_201 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (6.564ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_201.CLK to */SLICE_201.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_201 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_201.Q0 to */SLICE_267.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[0]
CTOF_DEL    ---     0.238 */SLICE_267.C0 to */SLICE_267.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.232 */SLICE_267.F0 to */SLICE_267.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][0]
CTOF_DEL    ---     0.238 */SLICE_267.D1 to */SLICE_267.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.908 */SLICE_267.F1 to */SLICE_274.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_274.A0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_276.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_276.D1 to */SLICE_276.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_276
ROUTE         2   e 0.908 */SLICE_276.F1 to */SLICE_303.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_303.A0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.564   (27.3% logic, 72.7% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_337.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_337.A0 to */SLICE_337.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_261.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/decode_u/_l0.wen_te11_2
CTOF_DEL    ---     0.238 */SLICE_261.B0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to */SLICE_362.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_362.A1 to */SLICE_362.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_362
ROUTE         2   e 0.908 */SLICE_362.F1 to */SLICE_261.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/decode_u/_l0.un1_addr_5
CTOF_DEL    ---     0.238 */SLICE_261.A0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_264.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_264.B0 to */SLICE_264.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_264
ROUTE         4   e 0.908 */SLICE_264.F0 to */SLICE_261.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_337.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_337.B0 to */SLICE_337.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_261.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/decode_u/_l0.wen_te11_2
CTOF_DEL    ---     0.238 */SLICE_261.B0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_51.Q1 to */SLICE_362.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_362.B1 to */SLICE_362.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_362
ROUTE         2   e 0.908 */SLICE_362.F1 to */SLICE_261.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/decode_u/_l0.un1_addr_5
CTOF_DEL    ---     0.238 */SLICE_261.A0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_264.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_264.A0 to */SLICE_264.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_264
ROUTE         4   e 0.908 */SLICE_264.F0 to */SLICE_261.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_261.C0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_337.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_337.C0 to */SLICE_337.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_261.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/decode_u/_l0.wen_te11_2
CTOF_DEL    ---     0.238 */SLICE_261.B0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to */SLICE_362.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_362.C1 to */SLICE_362.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_362
ROUTE         2   e 0.908 */SLICE_362.F1 to */SLICE_261.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/decode_u/_l0.un1_addr_5
CTOF_DEL    ---     0.238 */SLICE_261.A0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q1 to */SLICE_362.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_362.D1 to */SLICE_362.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_362
ROUTE         2   e 0.908 */SLICE_362.F1 to */SLICE_261.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/decode_u/_l0.un1_addr_5
CTOF_DEL    ---     0.238 */SLICE_261.A0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_115.CLK to */SLICE_115.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_115.Q0 to */SLICE_252.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/parity_err
CTOF_DEL    ---     0.238 */SLICE_252.B0 to */SLICE_252.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6   e 0.908 */SLICE_252.F0 to */SLICE_261.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_261.D0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.551ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (6.325ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_49.Q1 to */SLICE_337.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_337.D0 to */SLICE_337.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_337
ROUTE         1   e 0.908 */SLICE_337.F0 to */SLICE_261.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/decode_u/_l0.wen_te11_2
CTOF_DEL    ---     0.238 */SLICE_261.B0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    6.325   (24.6% logic, 75.4% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    6.332ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_171 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (6.255ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_171.CLK to */SLICE_171.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_171 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_171.Q0 to */SLICE_240.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/next_then_reg[0]
CTOOFX_DEL  ---     0.399 */SLICE_240.A0 to *LICE_240.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_240
ROUTE         1   e 0.908 *LICE_240.OFX0 to */SLICE_274.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_274.B0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_276.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_276.D1 to */SLICE_276.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_276
ROUTE         2   e 0.908 */SLICE_276.F1 to */SLICE_303.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_303.A0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.255   (27.4% logic, 72.6% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    6.332ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_174 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (6.255ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_174.CLK to */SLICE_174.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_174 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_174.Q0 to */SLICE_240.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]
CTOOFX_DEL  ---     0.399 */SLICE_240.D1 to *LICE_240.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_240
ROUTE         1   e 0.908 *LICE_240.OFX0 to */SLICE_274.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_274.B0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_276.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_276.D1 to */SLICE_276.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_276
ROUTE         2   e 0.908 */SLICE_276.F1 to */SLICE_303.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_303.A0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.255   (27.4% logic, 72.6% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.332ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (6.255ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_240.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOOFX_DEL  ---     0.399 */SLICE_240.B0 to *LICE_240.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_240
ROUTE         1   e 0.908 *LICE_240.OFX0 to */SLICE_274.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_274.B0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_276.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_276.D1 to */SLICE_276.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_276
ROUTE         2   e 0.908 */SLICE_276.F1 to */SLICE_303.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_303.A0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.255   (27.4% logic, 72.6% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    6.332ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_172 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (6.255ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_172.CLK to */SLICE_172.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_172 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_172.Q0 to */SLICE_240.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/num_then_reg[0]
CTOOFX_DEL  ---     0.399 */SLICE_240.C0 to *LICE_240.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/addr_RNI98S93[1]/SLICE_240
ROUTE         1   e 0.908 *LICE_240.OFX0 to */SLICE_274.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
CTOF_DEL    ---     0.238 */SLICE_274.B0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_276.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_276.D1 to */SLICE_276.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_276
ROUTE         2   e 0.908 */SLICE_276.F1 to */SLICE_303.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_303.A0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.255   (27.4% logic, 72.6% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_78.CLK to *u/SLICE_78.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *u/SLICE_78.Q0 to */SLICE_305.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc
CTOF_DEL    ---     0.238 */SLICE_305.D1 to */SLICE_305.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         2   e 0.908 */SLICE_305.F1 to */SLICE_311.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_311.C0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_264.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_264.A0 to */SLICE_264.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_264
ROUTE         4   e 0.908 */SLICE_264.F0 to */SLICE_274.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_274.C0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_276.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_276.D1 to */SLICE_276.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_276
ROUTE         2   e 0.908 */SLICE_276.F1 to */SLICE_303.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_303.A0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_295.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_295.B0 to */SLICE_295.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_295
ROUTE         3   e 0.908 */SLICE_295.F0 to */SLICE_305.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_a2_7
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_303.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_264.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_264.B0 to */SLICE_264.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_264
ROUTE         4   e 0.908 */SLICE_264.F0 to */SLICE_274.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_274.C0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_276.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_276.D1 to */SLICE_276.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_276
ROUTE         2   e 0.908 */SLICE_276.F1 to */SLICE_303.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_303.A0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    6.171ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_116 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_116.CLK to */SLICE_116.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_116 (from ipClk_c)
ROUTE         4   e 0.908 */SLICE_116.Q0 to */SLICE_308.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
CTOF_DEL    ---     0.238 */SLICE_308.C1 to */SLICE_308.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         1   e 0.908 */SLICE_308.F1 to */SLICE_311.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_311.D0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q0 to */SLICE_299.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_299.A1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_301.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_301.A1 to */SLICE_301.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301
ROUTE         2   e 0.908 */SLICE_301.F1 to */SLICE_305.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_305.B0 to */SLICE_305.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_303.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q1 to */SLICE_299.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_299.B1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_301.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_301.A1 to */SLICE_301.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301
ROUTE         2   e 0.908 */SLICE_301.F1 to */SLICE_305.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_305.B0 to */SLICE_305.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_303.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    6.171ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (6.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_94.CLK to *u/SLICE_94.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_94.Q0 to */SLICE_308.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[0]
CTOF_DEL    ---     0.238 */SLICE_308.D1 to */SLICE_308.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         1   e 0.908 */SLICE_308.F1 to */SLICE_311.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_1
CTOF_DEL    ---     0.238 */SLICE_311.D0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    6.094   (25.5% logic, 74.5% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    5.965ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (5.888ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_267.CLK to */SLICE_267.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267 (from ipClk_c)
ROUTE         5   e 0.232 */SLICE_267.Q0 to */SLICE_267.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/compare_reg[0]
CTOF_DEL    ---     0.238 */SLICE_267.B0 to */SLICE_267.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.232 */SLICE_267.F0 to */SLICE_267.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][0]
CTOF_DEL    ---     0.238 */SLICE_267.D1 to */SLICE_267.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_267
ROUTE         1   e 0.908 */SLICE_267.F1 to */SLICE_274.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
CTOF_DEL    ---     0.238 */SLICE_274.A0 to */SLICE_274.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_274
ROUTE         4   e 0.908 */SLICE_274.F0 to */SLICE_276.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
CTOF_DEL    ---     0.238 */SLICE_276.D1 to */SLICE_276.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_276
ROUTE         2   e 0.908 */SLICE_276.F1 to */SLICE_303.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_303.A0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.888   (30.4% logic, 69.6% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.965ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (5.888ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_301.Q0 to */SLICE_301.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_fast
CTOF_DEL    ---     0.238 */SLICE_301.B0 to */SLICE_301.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301
ROUTE         2   e 0.232 */SLICE_301.F0 to */SLICE_301.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_301.D1 to */SLICE_301.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301
ROUTE         2   e 0.908 */SLICE_301.F1 to */SLICE_311.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_311.A0 to */SLICE_311.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311
ROUTE         1   e 0.908 */SLICE_311.F0 to */SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
CTOF_DEL    ---     0.238 */SLICE_312.D0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    5.888   (30.4% logic, 69.6% route), 7 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.875ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (5.649ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_252.CLK to */SLICE_252.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 (from jtaghub16_jtck)
ROUTE         8   e 0.232 */SLICE_252.Q0 to */SLICE_252.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34]
CTOF_DEL    ---     0.238 */SLICE_252.C0 to */SLICE_252.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252
ROUTE         6   e 0.908 */SLICE_252.F0 to */SLICE_261.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238 */SLICE_261.D0 to */SLICE_261.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_261
ROUTE         2   e 0.908 */SLICE_261.F0 to */SLICE_271.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238 */SLICE_271.D1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.649   (27.5% logic, 72.5% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_310.CLK to */SLICE_310.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_310.Q0 to */SLICE_301.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_fast
CTOF_DEL    ---     0.238 */SLICE_301.A0 to */SLICE_301.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301
ROUTE         2   e 0.232 */SLICE_301.F0 to */SLICE_301.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_301.D1 to */SLICE_301.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301
ROUTE         2   e 0.908 */SLICE_301.F1 to */SLICE_305.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_305.B0 to */SLICE_305.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_303.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_264.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_264.B0 to */SLICE_264.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_264
ROUTE         4   e 0.908 */SLICE_264.F0 to */SLICE_265.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_265.C1 to */SLICE_265.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_265
ROUTE         1   e 0.908 */SLICE_265.F1 to */SLICE_279.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_279.B1 to */SLICE_279.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.232 */SLICE_279.F1 to */SLICE_279.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_279.A0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_50.CLK to *u/SLICE_50.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 (from jtaghub16_jtck)
ROUTE        10   e 0.908 *u/SLICE_50.Q0 to */SLICE_367.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_367.A0 to */SLICE_367.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_367
ROUTE         1   e 0.908 */SLICE_367.F0 to */SLICE_264.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][1]
CTOF_DEL    ---     0.238 */SLICE_264.B1 to */SLICE_264.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_264
ROUTE         1   e 0.908 */SLICE_264.F1 to */SLICE_278.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_278.B1 to */SLICE_278.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.232 */SLICE_278.F1 to */SLICE_278.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_278.A0 to */SLICE_278.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to */SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_377.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_377.A0 to */SLICE_377.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F0 to */SLICE_264.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[1]
CTOF_DEL    ---     0.238 */SLICE_264.A1 to */SLICE_264.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_264
ROUTE         1   e 0.908 */SLICE_264.F1 to */SLICE_278.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_278.B1 to */SLICE_278.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.232 */SLICE_278.F1 to */SLICE_278.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_278.A0 to */SLICE_278.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to */SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_313.CLK to */SLICE_313.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_313.Q0 to */SLICE_346.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_346.A0 to */SLICE_346.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_305.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_7_2
CTOF_DEL    ---     0.238 */SLICE_305.B1 to */SLICE_305.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         2   e 0.232 */SLICE_305.F1 to */SLICE_305.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_305.C0 to */SLICE_305.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_303.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_201 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_201.CLK to */SLICE_201.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_201 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_201.Q1 to */SLICE_367.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[1]
CTOF_DEL    ---     0.238 */SLICE_367.B0 to */SLICE_367.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_367
ROUTE         1   e 0.908 */SLICE_367.F0 to */SLICE_264.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][1]
CTOF_DEL    ---     0.238 */SLICE_264.B1 to */SLICE_264.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_264
ROUTE         1   e 0.908 */SLICE_264.F1 to */SLICE_278.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_278.B1 to */SLICE_278.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.232 */SLICE_278.F1 to */SLICE_278.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_278.A0 to */SLICE_278.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to */SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_264.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_264.A0 to */SLICE_264.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_264
ROUTE         4   e 0.908 */SLICE_264.F0 to */SLICE_265.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_te
CTOF_DEL    ---     0.238 */SLICE_265.C1 to */SLICE_265.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_265
ROUTE         1   e 0.908 */SLICE_265.F1 to */SLICE_279.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_279.B1 to */SLICE_279.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.232 */SLICE_279.F1 to */SLICE_279.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_279.A0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_17.Q1 to */SLICE_346.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_346.C0 to */SLICE_346.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_305.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_7_2
CTOF_DEL    ---     0.238 */SLICE_305.B1 to */SLICE_305.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         2   e 0.232 */SLICE_305.F1 to */SLICE_305.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_305.C0 to */SLICE_305.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_303.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_376.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_376.B0 to */SLICE_376.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F0 to */SLICE_265.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[2]
CTOF_DEL    ---     0.238 */SLICE_265.A1 to */SLICE_265.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_265
ROUTE         1   e 0.908 */SLICE_265.F1 to */SLICE_279.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_279.B1 to */SLICE_279.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.232 */SLICE_279.F1 to */SLICE_279.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_279.A0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_51.Q1 to */SLICE_348.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_348.D0 to */SLICE_348.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_348
ROUTE         2   e 0.908 */SLICE_348.F0 to */SLICE_306.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_5
CTOF_DEL    ---     0.238 */SLICE_306.B0 to */SLICE_306.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_306
ROUTE         2   e 0.908 */SLICE_306.F1 to */SLICE_303.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_303.D0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_312.CLK to */SLICE_312.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_312.Q0 to */SLICE_376.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/even_parity
CTOF_DEL    ---     0.238 */SLICE_376.C0 to */SLICE_376.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F0 to */SLICE_265.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[2]
CTOF_DEL    ---     0.238 */SLICE_265.A1 to */SLICE_265.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_265
ROUTE         1   e 0.908 */SLICE_265.F1 to */SLICE_279.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_279.B1 to */SLICE_279.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.232 */SLICE_279.F1 to */SLICE_279.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_279.A0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_15.CLK to *u/SLICE_15.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_15.Q0 to */SLICE_302.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[5]
CTOF_DEL    ---     0.238 */SLICE_302.D0 to */SLICE_302.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_302
ROUTE         4   e 0.908 */SLICE_302.F0 to */SLICE_305.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_305.C1 to */SLICE_305.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         2   e 0.232 */SLICE_305.F1 to */SLICE_305.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_305.C0 to */SLICE_305.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_303.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_17.Q0 to */SLICE_302.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_302.A0 to */SLICE_302.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_302
ROUTE         4   e 0.908 */SLICE_302.F0 to */SLICE_305.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_305.C1 to */SLICE_305.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         2   e 0.232 */SLICE_305.F1 to */SLICE_305.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_305.C0 to */SLICE_305.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_303.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to */SLICE_308.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_308.C0 to */SLICE_308.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F0 to */SLICE_306.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_306
ROUTE         2   e 0.908 */SLICE_306.F1 to */SLICE_303.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_303.D0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_105.Q0 to */SLICE_301.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[0]
CTOF_DEL    ---     0.238 */SLICE_301.D0 to */SLICE_301.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301
ROUTE         2   e 0.232 */SLICE_301.F0 to */SLICE_301.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_301.D1 to */SLICE_301.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301
ROUTE         2   e 0.908 */SLICE_301.F1 to */SLICE_305.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_305.B0 to */SLICE_305.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_303.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_377.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_377.B0 to */SLICE_377.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F0 to */SLICE_264.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[1]
CTOF_DEL    ---     0.238 */SLICE_264.A1 to */SLICE_264.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_264
ROUTE         1   e 0.908 */SLICE_264.F1 to */SLICE_278.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_278.B1 to */SLICE_278.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.232 */SLICE_278.F1 to */SLICE_278.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_278.A0 to */SLICE_278.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to */SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_376.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_376.A0 to */SLICE_376.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F0 to */SLICE_265.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[2]
CTOF_DEL    ---     0.238 */SLICE_265.A1 to */SLICE_265.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_265
ROUTE         1   e 0.908 */SLICE_265.F1 to */SLICE_279.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_279.B1 to */SLICE_279.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.232 */SLICE_279.F1 to */SLICE_279.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_279.A0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to */SLICE_308.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_308.B0 to */SLICE_308.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F0 to */SLICE_306.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_306
ROUTE         2   e 0.908 */SLICE_306.F1 to */SLICE_303.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_303.D0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_16.CLK to *u/SLICE_16.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_16.Q0 to */SLICE_302.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[3]
CTOF_DEL    ---     0.238 */SLICE_302.B0 to */SLICE_302.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_302
ROUTE         4   e 0.908 */SLICE_302.F0 to */SLICE_305.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_305.C1 to */SLICE_305.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         2   e 0.232 */SLICE_305.F1 to */SLICE_305.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_305.C0 to */SLICE_305.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_303.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_49.Q1 to */SLICE_308.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_308.A0 to */SLICE_308.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F0 to */SLICE_306.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_306
ROUTE         2   e 0.908 */SLICE_306.F1 to */SLICE_303.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_303.D0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_16.CLK to *u/SLICE_16.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_16.Q1 to */SLICE_302.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[4]
CTOF_DEL    ---     0.238 */SLICE_302.C0 to */SLICE_302.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_302
ROUTE         4   e 0.908 */SLICE_302.F0 to */SLICE_305.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_3
CTOF_DEL    ---     0.238 */SLICE_305.C1 to */SLICE_305.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         2   e 0.232 */SLICE_305.F1 to */SLICE_305.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_305.C0 to */SLICE_305.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_303.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q1 to */SLICE_308.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_308.D0 to */SLICE_308.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_308
ROUTE         2   e 0.908 */SLICE_308.F0 to */SLICE_306.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_4_4
CTOF_DEL    ---     0.238 */SLICE_306.A0 to */SLICE_306.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_306
ROUTE         2   e 0.908 */SLICE_306.F1 to */SLICE_303.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_303.D0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_265.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_265.A0 to */SLICE_265.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_265
ROUTE         4   e 0.908 */SLICE_265.F0 to */SLICE_264.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_tu
CTOF_DEL    ---     0.238 */SLICE_264.D1 to */SLICE_264.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_264
ROUTE         1   e 0.908 */SLICE_264.F1 to */SLICE_278.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_278.B1 to */SLICE_278.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.232 */SLICE_278.F1 to */SLICE_278.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_278.A0 to */SLICE_278.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to */SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_265.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_265.B0 to */SLICE_265.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_265
ROUTE         4   e 0.908 */SLICE_265.F0 to */SLICE_264.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_tu
CTOF_DEL    ---     0.238 */SLICE_264.D1 to */SLICE_264.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_264
ROUTE         1   e 0.908 */SLICE_264.F1 to */SLICE_278.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_278.B1 to */SLICE_278.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.232 */SLICE_278.F1 to */SLICE_278.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_278.A0 to */SLICE_278.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to */SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_50.CLK to *u/SLICE_50.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 (from jtaghub16_jtck)
ROUTE        10   e 0.908 *u/SLICE_50.Q0 to */SLICE_368.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_368.A0 to */SLICE_368.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_368
ROUTE         1   e 0.908 */SLICE_368.F0 to */SLICE_265.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][2]
CTOF_DEL    ---     0.238 */SLICE_265.B1 to */SLICE_265.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_265
ROUTE         1   e 0.908 */SLICE_265.F1 to */SLICE_279.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_279.B1 to */SLICE_279.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.232 */SLICE_279.F1 to */SLICE_279.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_279.A0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_311.CLK to */SLICE_311.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_311.Q0 to */SLICE_313.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_313.A1 to */SLICE_313.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         2   e 0.232 */SLICE_313.F1 to */SLICE_313.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_9_1
CTOF_DEL    ---     0.238 */SLICE_313.B0 to */SLICE_313.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         1   e 0.908 */SLICE_313.F0 to */SLICE_312.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_17
CTOF_DEL    ---     0.238 */SLICE_312.B0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_18.Q1 to */SLICE_346.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_346.B0 to */SLICE_346.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_346
ROUTE         1   e 0.908 */SLICE_346.F0 to */SLICE_305.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_7_2
CTOF_DEL    ---     0.238 */SLICE_305.B1 to */SLICE_305.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         2   e 0.232 */SLICE_305.F1 to */SLICE_305.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_305.C0 to */SLICE_305.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_303.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    5.495ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_165 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (5.418ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_165.CLK to */SLICE_165.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_165 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_165.Q1 to */SLICE_377.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[1]
CTOF_DEL    ---     0.238 */SLICE_377.C0 to */SLICE_377.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_377
ROUTE         1   e 0.908 */SLICE_377.F0 to */SLICE_264.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[1]
CTOF_DEL    ---     0.238 */SLICE_264.A1 to */SLICE_264.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_264
ROUTE         1   e 0.908 */SLICE_264.F1 to */SLICE_278.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[1]
CTOF_DEL    ---     0.238 */SLICE_278.B1 to */SLICE_278.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.232 */SLICE_278.F1 to */SLICE_278.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_278.A0 to */SLICE_278.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to */SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    5.418   (28.7% logic, 71.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to */SLICE_355.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_355.B0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to */SLICE_296.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_296.D0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_95.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to */SLICE_355.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_355.B0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to */SLICE_296.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_296.D0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to */SLICE_101.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to *u/SLICE_73.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_73.B0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to */SLICE_142.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_142.B1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_144.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to *u/SLICE_73.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.A0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to */SLICE_142.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_142.B1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_145.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to *u/SLICE_73.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_73.B0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to */SLICE_142.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_142.B1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_146.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to */SLICE_355.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_355.B0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to */SLICE_296.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_296.D0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_99.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_67.CLK to *u/SLICE_67.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_67.Q0 to */SLICE_360.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_360.B1 to */SLICE_360.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         2   e 0.908 */SLICE_360.F1 to */SLICE_142.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_142.A1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_145.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to */SLICE_355.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_355.B0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to */SLICE_296.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_296.D0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_96.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to */SLICE_355.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_355.B0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to */SLICE_296.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_296.D0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_97.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_67.CLK to *u/SLICE_67.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_67.Q0 to */SLICE_360.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_360.B1 to */SLICE_360.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         2   e 0.908 */SLICE_360.F1 to */SLICE_142.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_142.A1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F1 to */SLICE_269.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_269.D1 to */SLICE_269.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.232 */SLICE_269.F1 to */SLICE_269.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_269.A0 to */SLICE_269.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.908 */SLICE_269.F0 to */SLICE_205.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to */SLICE_355.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_355.B0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to */SLICE_296.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_296.D0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_94.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_313.CLK to */SLICE_313.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_313.Q0 to */SLICE_360.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_360.A1 to */SLICE_360.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         2   e 0.908 */SLICE_360.F1 to */SLICE_142.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_142.A1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_144.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to */SLICE_355.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_355.B0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to */SLICE_296.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_296.D0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_98.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to */SLICE_355.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_355.B0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to */SLICE_296.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_296.D0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to */SLICE_100.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_115.CLK to */SLICE_115.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_115.Q0 to */SLICE_360.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/parity_err
CTOF_DEL    ---     0.238 */SLICE_360.A0 to */SLICE_360.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         1   e 0.908 */SLICE_360.F0 to */SLICE_142.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_142.D1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_144.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_93.Q0 to */SLICE_360.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_360.C1 to */SLICE_360.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         2   e 0.908 */SLICE_360.F1 to */SLICE_142.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_142.A1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_144.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_115.CLK to */SLICE_115.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_115.Q0 to */SLICE_360.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/parity_err
CTOF_DEL    ---     0.238 */SLICE_360.A0 to */SLICE_360.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         1   e 0.908 */SLICE_360.F0 to */SLICE_142.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_142.D1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_146.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_313.CLK to */SLICE_313.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_313.Q0 to */SLICE_360.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_360.A1 to */SLICE_360.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         2   e 0.908 */SLICE_360.F1 to */SLICE_142.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_142.A1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_146.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to *u/SLICE_73.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.C0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to */SLICE_142.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_142.B1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_145.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_93.Q0 to */SLICE_360.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_360.C1 to */SLICE_360.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         2   e 0.908 */SLICE_360.F1 to */SLICE_142.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_142.A1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_146.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to *u/SLICE_73.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.C0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to */SLICE_142.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_142.B1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F1 to */SLICE_269.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_269.D1 to */SLICE_269.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.232 */SLICE_269.F1 to */SLICE_269.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_269.A0 to */SLICE_269.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.908 */SLICE_269.F0 to */SLICE_205.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to *u/SLICE_73.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.A0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to */SLICE_142.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_142.B1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F1 to */SLICE_269.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_269.D1 to */SLICE_269.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.232 */SLICE_269.F1 to */SLICE_269.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_269.A0 to */SLICE_269.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.908 */SLICE_269.F0 to */SLICE_205.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_93.Q0 to */SLICE_360.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_360.C1 to */SLICE_360.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         2   e 0.908 */SLICE_360.F1 to */SLICE_142.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_142.A1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F1 to */SLICE_269.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_269.D1 to */SLICE_269.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.232 */SLICE_269.F1 to */SLICE_269.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_269.A0 to */SLICE_269.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.908 */SLICE_269.F0 to */SLICE_205.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to *u/SLICE_73.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_73.B0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to */SLICE_142.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_142.B1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F1 to */SLICE_269.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_269.D1 to */SLICE_269.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.232 */SLICE_269.F1 to */SLICE_269.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_269.A0 to */SLICE_269.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.908 */SLICE_269.F0 to */SLICE_205.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_313.CLK to */SLICE_313.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_313.Q0 to */SLICE_360.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_360.A1 to */SLICE_360.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         2   e 0.908 */SLICE_360.F1 to */SLICE_142.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_142.A1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F1 to */SLICE_269.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_269.D1 to */SLICE_269.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.232 */SLICE_269.F1 to */SLICE_269.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_269.A0 to */SLICE_269.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.908 */SLICE_269.F0 to */SLICE_205.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to */SLICE_355.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_355.A0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to */SLICE_296.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_296.D0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_94.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to */SLICE_355.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_355.A0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to */SLICE_296.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_296.D0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_95.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to */SLICE_355.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_355.A0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to */SLICE_296.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_296.D0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_96.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to */SLICE_355.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_355.A0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to */SLICE_296.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_296.D0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_97.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to */SLICE_355.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_355.A0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to */SLICE_296.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_296.D0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_98.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to *u/SLICE_73.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.A0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to */SLICE_142.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_142.B1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_146.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to */SLICE_355.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_355.A0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to */SLICE_296.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_296.D0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_99.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to */SLICE_355.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_355.A0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to */SLICE_296.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_296.D0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to */SLICE_101.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to *u/SLICE_73.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.C0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to */SLICE_142.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_142.B1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_144.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_67.CLK to *u/SLICE_67.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_67.Q0 to */SLICE_360.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_360.B1 to */SLICE_360.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         2   e 0.908 */SLICE_360.F1 to */SLICE_142.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_142.A1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_144.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_115.CLK to */SLICE_115.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_115.Q0 to */SLICE_360.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/parity_err
CTOF_DEL    ---     0.238 */SLICE_360.A0 to */SLICE_360.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         1   e 0.908 */SLICE_360.F0 to */SLICE_142.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_142.D1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_145.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_115.CLK to */SLICE_115.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_115.Q0 to */SLICE_360.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/parity_err
CTOF_DEL    ---     0.238 */SLICE_360.A0 to */SLICE_360.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         1   e 0.908 */SLICE_360.F0 to */SLICE_142.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_142.D1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F1 to */SLICE_269.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_269.D1 to */SLICE_269.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.232 */SLICE_269.F1 to */SLICE_269.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_269.A0 to */SLICE_269.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.908 */SLICE_269.F0 to */SLICE_205.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_313.CLK to */SLICE_313.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_313.Q0 to */SLICE_360.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_360.A1 to */SLICE_360.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         2   e 0.908 */SLICE_360.F1 to */SLICE_142.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_142.A1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_145.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to *u/SLICE_73.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.C0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to */SLICE_142.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_142.B1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_146.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_67.CLK to *u/SLICE_67.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_67.Q0 to */SLICE_360.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_360.B1 to */SLICE_360.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         2   e 0.908 */SLICE_360.F1 to */SLICE_142.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_142.A1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_146.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to */SLICE_355.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_355.A0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to */SLICE_296.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 */SLICE_296.D0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to */SLICE_100.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to *u/SLICE_73.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.A0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to */SLICE_142.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_142.B1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_144.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_93.Q0 to */SLICE_360.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_360.C1 to */SLICE_360.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         2   e 0.908 */SLICE_360.F1 to */SLICE_142.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_142.A1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_145.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to *u/SLICE_73.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_73.B0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to */SLICE_142.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_142.B1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_145.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.405ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (5.179ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    5.179   (25.4% logic, 74.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.186ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (5.109ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_206.CLK to */SLICE_206.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_206.Q0 to */SLICE_304.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[0]
CTOF_DEL    ---     0.238 */SLICE_304.D0 to */SLICE_304.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_304
ROUTE         3   e 0.908 */SLICE_304.F0 to */SLICE_309.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_a2_2_1
CTOF_DEL    ---     0.238 */SLICE_309.D1 to */SLICE_309.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_309
ROUTE         1   e 0.908 */SLICE_309.F1 to */SLICE_241.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
CTOOFX_DEL  ---     0.399 */SLICE_241.A1 to *LICE_241.OFX0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2/SLICE_241
ROUTE         1   e 0.908 *LICE_241.OFX0 to *u/SLICE_78.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
CTOF_DEL    ---     0.238 *u/SLICE_78.C0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    5.109   (28.9% logic, 71.1% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_313.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_313.C0 to */SLICE_313.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         1   e 0.908 */SLICE_313.F0 to */SLICE_312.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_17
CTOF_DEL    ---     0.238 */SLICE_312.B0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q1 to */SLICE_307.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_278.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_278.C0 to */SLICE_278.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to */SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to */SLICE_361.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_361.B0 to */SLICE_361.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361
ROUTE         2   e 0.908 */SLICE_361.F0 to */SLICE_103.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_103.B1 to */SLICE_103.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F1 to *SLICE_103.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_49.Q1 to */SLICE_307.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_293.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_293.C0 to */SLICE_293.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.908 */SLICE_293.F0 to */SLICE_213.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q1 to */SLICE_307.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_283.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.908 */SLICE_283.F0 to */SLICE_208.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_208.C0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q1 to */SLICE_307.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_287.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_287.C0 to */SLICE_287.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.908 */SLICE_287.F0 to */SLICE_210.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_210.C0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_49.Q1 to */SLICE_307.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_278.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_278.C0 to */SLICE_278.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to */SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_49.Q1 to */SLICE_307.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_290.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_290.C0 to */SLICE_290.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.908 */SLICE_290.F0 to */SLICE_211.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to */SLICE_361.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_361.B0 to */SLICE_361.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361
ROUTE         2   e 0.908 */SLICE_361.F0 to */SLICE_104.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_104.B0 to */SLICE_104.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F0 to *SLICE_104.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q1 to */SLICE_307.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_280.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_280.C0 to */SLICE_280.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.908 */SLICE_280.F0 to */SLICE_207.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_311.CLK to */SLICE_311.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_311.Q0 to */SLICE_313.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 */SLICE_313.A1 to */SLICE_313.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313
ROUTE         2   e 0.908 */SLICE_313.F1 to */SLICE_276.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_9_1
CTOF_DEL    ---     0.238 */SLICE_276.B1 to */SLICE_276.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_276
ROUTE         2   e 0.908 */SLICE_276.F1 to */SLICE_303.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
CTOF_DEL    ---     0.238 */SLICE_303.A0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q1 to */SLICE_307.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_285.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_285.C0 to */SLICE_285.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F0 to */SLICE_209.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_209.C0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_49.Q1 to */SLICE_307.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_280.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_280.C0 to */SLICE_280.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.908 */SLICE_280.F0 to */SLICE_207.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q1 to */SLICE_307.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_289.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_289.C0 to */SLICE_289.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.908 */SLICE_289.F0 to */SLICE_211.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_49.Q1 to */SLICE_307.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_282.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_282.C0 to */SLICE_282.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.908 */SLICE_282.F0 to */SLICE_207.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_207.C1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q1 to */SLICE_307.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_293.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_293.C0 to */SLICE_293.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.908 */SLICE_293.F0 to */SLICE_213.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_49.Q1 to */SLICE_307.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_279.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_279.C0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_49.Q1 to */SLICE_307.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_285.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_285.C0 to */SLICE_285.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F0 to */SLICE_209.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_209.C0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_49.Q1 to */SLICE_307.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_283.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.908 */SLICE_283.F0 to */SLICE_208.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_208.C0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_158.Q0 to */SLICE_295.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trace_dout[0]
CTOF_DEL    ---     0.238 */SLICE_295.D0 to */SLICE_295.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_295
ROUTE         3   e 0.908 */SLICE_295.F0 to */SLICE_305.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_a2_7
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_303.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_49.Q1 to */SLICE_307.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_284.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_284.C0 to */SLICE_284.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F0 to */SLICE_208.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_208.C1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q1 to */SLICE_307.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_279.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_279.C0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_49.Q1 to */SLICE_307.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_286.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_286.D0 to */SLICE_286.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_286
ROUTE         1   e 0.908 */SLICE_286.F0 to */SLICE_209.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_209.C1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q1 to */SLICE_307.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_282.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_282.C0 to */SLICE_282.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.908 */SLICE_282.F0 to */SLICE_207.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_207.C1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_49.Q1 to */SLICE_307.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_287.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_287.C0 to */SLICE_287.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.908 */SLICE_287.F0 to */SLICE_210.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_210.C0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q1 to */SLICE_307.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_284.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_284.C0 to */SLICE_284.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F0 to */SLICE_208.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_208.C1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_49.Q1 to */SLICE_307.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_288.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_288.C0 to */SLICE_288.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.908 */SLICE_288.F0 to */SLICE_210.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_210.C1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q1 to */SLICE_307.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_286.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_286.D0 to */SLICE_286.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_286
ROUTE         1   e 0.908 */SLICE_286.F0 to */SLICE_209.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_209.C1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_49.Q1 to */SLICE_307.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_289.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_289.C0 to */SLICE_289.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.908 */SLICE_289.F0 to */SLICE_211.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q1 to */SLICE_307.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_288.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_288.C0 to */SLICE_288.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.908 */SLICE_288.F0 to */SLICE_210.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_210.C1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_49.Q1 to */SLICE_307.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_291.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_291.C0 to */SLICE_291.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.908 */SLICE_291.F0 to */SLICE_212.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q1 to */SLICE_307.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_290.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_290.C0 to */SLICE_290.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.908 */SLICE_290.F0 to */SLICE_211.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q1 to */SLICE_307.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_292.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_292.C0 to */SLICE_292.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.908 */SLICE_292.F0 to */SLICE_212.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.908 *u/SLICE_49.Q1 to */SLICE_307.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]
CTOF_DEL    ---     0.238 */SLICE_307.A0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_292.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_292.C0 to */SLICE_292.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.908 */SLICE_292.F0 to */SLICE_212.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q1 to */SLICE_307.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]
CTOF_DEL    ---     0.238 */SLICE_307.D0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_291.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_291.C0 to */SLICE_291.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.908 */SLICE_291.F0 to */SLICE_212.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_320.Q0 to */SLICE_397.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_397.A0 to */SLICE_397.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_397
ROUTE         1   e 0.908 */SLICE_397.F0 to */SLICE_312.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_18
CTOF_DEL    ---     0.238 */SLICE_312.C0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to */SLICE_307.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_284.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_284.C0 to */SLICE_284.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F0 to */SLICE_208.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_208.C1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_89.CLK to *u/SLICE_89.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_89.Q0 to */SLICE_295.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]
CTOF_DEL    ---     0.238 */SLICE_295.C0 to */SLICE_295.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_295
ROUTE         3   e 0.908 */SLICE_295.F0 to */SLICE_305.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_a2_7
CTOF_DEL    ---     0.238 */SLICE_305.A0 to */SLICE_305.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_303.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to */SLICE_307.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_291.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_291.C0 to */SLICE_291.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.908 */SLICE_291.F0 to */SLICE_212.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to */SLICE_361.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_361.B0 to */SLICE_361.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361
ROUTE         2   e 0.908 */SLICE_361.F0 to */SLICE_104.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_104.B0 to */SLICE_104.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F0 to *SLICE_104.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to */SLICE_307.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_283.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.908 */SLICE_283.F0 to */SLICE_208.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_208.C0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to */SLICE_307.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_292.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_292.C0 to */SLICE_292.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.908 */SLICE_292.F0 to */SLICE_212.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to */SLICE_307.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_292.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_292.C0 to */SLICE_292.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.908 */SLICE_292.F0 to */SLICE_212.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to */SLICE_307.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_280.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_280.C0 to */SLICE_280.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.908 */SLICE_280.F0 to */SLICE_207.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_158.Q0 to */SLICE_397.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trace_dout[0]
CTOF_DEL    ---     0.238 */SLICE_397.D0 to */SLICE_397.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_397
ROUTE         1   e 0.908 */SLICE_397.F0 to */SLICE_312.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_18
CTOF_DEL    ---     0.238 */SLICE_312.C0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to */SLICE_307.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_285.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_285.C0 to */SLICE_285.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F0 to */SLICE_209.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_209.C0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to */SLICE_307.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_278.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_278.C0 to */SLICE_278.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to */SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to */SLICE_307.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_282.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_282.C0 to */SLICE_282.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.908 */SLICE_282.F0 to */SLICE_207.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_207.C1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to */SLICE_307.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_286.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_286.D0 to */SLICE_286.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_286
ROUTE         1   e 0.908 */SLICE_286.F0 to */SLICE_209.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_209.C1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to */SLICE_307.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_279.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_279.C0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to */SLICE_307.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_287.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_287.C0 to */SLICE_287.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.908 */SLICE_287.F0 to */SLICE_210.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_210.C0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to */SLICE_307.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_291.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_291.C0 to */SLICE_291.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.908 */SLICE_291.F0 to */SLICE_212.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to */SLICE_307.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_288.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_288.C0 to */SLICE_288.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.908 */SLICE_288.F0 to */SLICE_210.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_210.C1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to */SLICE_307.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_293.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_293.C0 to */SLICE_293.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.908 */SLICE_293.F0 to */SLICE_213.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to */SLICE_307.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_289.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_289.C0 to */SLICE_289.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.908 */SLICE_289.F0 to */SLICE_211.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to */SLICE_307.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_282.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_282.C0 to */SLICE_282.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.908 */SLICE_282.F0 to */SLICE_207.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_207.C1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to */SLICE_307.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_290.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_290.C0 to */SLICE_290.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.908 */SLICE_290.F0 to */SLICE_211.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to */SLICE_307.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_284.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_284.C0 to */SLICE_284.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F0 to */SLICE_208.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_208.C1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to */SLICE_307.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_279.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_279.C0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to */SLICE_307.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_285.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_285.C0 to */SLICE_285.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F0 to */SLICE_209.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_209.C0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to */SLICE_307.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_286.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_286.D0 to */SLICE_286.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_286
ROUTE         1   e 0.908 */SLICE_286.F0 to */SLICE_209.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_209.C1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to */SLICE_307.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_293.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_293.C0 to */SLICE_293.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.908 */SLICE_293.F0 to */SLICE_213.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to */SLICE_307.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_287.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_287.C0 to */SLICE_287.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.908 */SLICE_287.F0 to */SLICE_210.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_210.C0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to */SLICE_307.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_283.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.908 */SLICE_283.F0 to */SLICE_208.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_208.C0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to */SLICE_307.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_288.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_288.C0 to */SLICE_288.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.908 */SLICE_288.F0 to */SLICE_210.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_210.C1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to */SLICE_307.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_278.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_278.C0 to */SLICE_278.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to */SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to */SLICE_307.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_289.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_289.C0 to */SLICE_289.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.908 */SLICE_289.F0 to */SLICE_211.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to */SLICE_307.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]
CTOF_DEL    ---     0.238 */SLICE_307.C0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_280.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_280.C0 to */SLICE_280.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.908 */SLICE_280.F0 to */SLICE_207.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to */SLICE_307.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]
CTOF_DEL    ---     0.238 */SLICE_307.B0 to */SLICE_307.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_307
ROUTE         3   e 0.908 */SLICE_307.F0 to */SLICE_275.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_4
CTOF_DEL    ---     0.238 */SLICE_275.B0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_290.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_290.C0 to */SLICE_290.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.908 */SLICE_290.F0 to */SLICE_211.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    5.025ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (4.948ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to */SLICE_361.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_361.B0 to */SLICE_361.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361
ROUTE         2   e 0.908 */SLICE_361.F0 to */SLICE_103.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_103.B1 to */SLICE_103.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F1 to *SLICE_103.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    4.948   (26.6% logic, 73.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_195.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_195.A0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_268.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_268.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_268.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_268.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_268.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_268.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_268.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_400.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_400.C0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_158.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_159 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_400.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_400.C0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_159.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_400.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_400.C0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_160.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_400.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_400.C0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_161.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_400.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_400.C0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_158.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_400.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_400.C0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_160.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_268.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_159 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_400.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_400.C0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_159.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_159 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_400.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_400.C0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_159.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_400.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_400.C0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_160.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_268.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_400.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_400.C0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_161.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_400.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_400.C0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_161.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_400.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_400.C0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_158.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_268.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_268.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_268.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_268.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_268.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_195.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_195.A0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_268.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_268.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.935ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (4.709ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_351.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_351.A1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    4.709   (22.9% logic, 77.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_298.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_298.A1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_293.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_293.B1 to */SLICE_293.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.232 */SLICE_293.F1 to */SLICE_293.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_293.A0 to */SLICE_293.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.908 */SLICE_293.F0 to */SLICE_213.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_298.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_298.B1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_280.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_280.A1 to */SLICE_280.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.232 */SLICE_280.F1 to */SLICE_280.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_280.A0 to */SLICE_280.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.908 */SLICE_280.F0 to */SLICE_207.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_298.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_298.B1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_282.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_282.B1 to */SLICE_282.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_282.A0 to */SLICE_282.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.908 */SLICE_282.F0 to */SLICE_207.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_207.C1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_298.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_298.B1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_278.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_278.A1 to */SLICE_278.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.232 */SLICE_278.F1 to */SLICE_278.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_278.A0 to */SLICE_278.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to */SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_298.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_298.B1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_285.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_285.B1 to */SLICE_285.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.232 */SLICE_285.F1 to */SLICE_285.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_285.A0 to */SLICE_285.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F0 to */SLICE_209.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_209.C0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_298.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_298.B1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_287.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_287.B1 to */SLICE_287.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.232 */SLICE_287.F1 to */SLICE_287.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_287.A0 to */SLICE_287.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.908 */SLICE_287.F0 to */SLICE_210.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_210.C0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_298.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_298.B1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_288.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_288.B1 to */SLICE_288.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.232 */SLICE_288.F1 to */SLICE_288.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_288.A0 to */SLICE_288.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.908 */SLICE_288.F0 to */SLICE_210.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_210.C1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_298.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_298.B1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_289.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_289.B1 to */SLICE_289.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.232 */SLICE_289.F1 to */SLICE_289.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_289.A0 to */SLICE_289.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.908 */SLICE_289.F0 to */SLICE_211.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_298.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_298.B1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_290.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_290.B1 to */SLICE_290.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.232 */SLICE_290.F1 to */SLICE_290.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_290.A0 to */SLICE_290.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.908 */SLICE_290.F0 to */SLICE_211.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_314.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_314.B0 to */SLICE_314.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.232 */SLICE_314.F0 to */SLICE_314.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_0_a6_0_0_N_2L1_1
CTOF_DEL    ---     0.238 */SLICE_314.A1 to */SLICE_314.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F1 to */SLICE_304.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_10
CTOF_DEL    ---     0.238 */SLICE_304.B1 to */SLICE_304.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F1 to *u/SLICE_78.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_3
CTOF_DEL    ---     0.238 *u/SLICE_78.B1 to *u/SLICE_78.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.232 *u/SLICE_78.F1 to *u/SLICE_78.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_10_1
CTOF_DEL    ---     0.238 *u/SLICE_78.A0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_298.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_298.B1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_291.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_291.B1 to */SLICE_291.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.232 */SLICE_291.F1 to */SLICE_291.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_291.A0 to */SLICE_291.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.908 */SLICE_291.F0 to */SLICE_212.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_298.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_298.B1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_292.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_292.B1 to */SLICE_292.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.232 */SLICE_292.F1 to */SLICE_292.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_292.A0 to */SLICE_292.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.908 */SLICE_292.F0 to */SLICE_212.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_298.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_298.B1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_284.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_284.B1 to */SLICE_284.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.232 */SLICE_284.F1 to */SLICE_284.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_284.A0 to */SLICE_284.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F0 to */SLICE_208.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_208.C1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_368 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_368.CLK to */SLICE_368.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_368 (from ipClk_c)
ROUTE         5   e 0.232 */SLICE_368.Q0 to */SLICE_368.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[2]
CTOF_DEL    ---     0.238 */SLICE_368.B0 to */SLICE_368.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/SLICE_368
ROUTE         1   e 0.908 */SLICE_368.F0 to */SLICE_265.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][2]
CTOF_DEL    ---     0.238 */SLICE_265.B1 to */SLICE_265.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_265
ROUTE         1   e 0.908 */SLICE_265.F1 to */SLICE_279.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_279.B1 to */SLICE_279.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.232 */SLICE_279.F1 to */SLICE_279.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_279.A0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_298.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_298.A1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_280.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_280.A1 to */SLICE_280.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.232 */SLICE_280.F1 to */SLICE_280.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_280.A0 to */SLICE_280.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.908 */SLICE_280.F0 to */SLICE_207.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_298.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_298.A1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_285.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_285.B1 to */SLICE_285.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.232 */SLICE_285.F1 to */SLICE_285.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_285.A0 to */SLICE_285.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F0 to */SLICE_209.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_209.C0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_298.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_298.A1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_284.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_284.B1 to */SLICE_284.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.232 */SLICE_284.F1 to */SLICE_284.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_284.A0 to */SLICE_284.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F0 to */SLICE_208.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_208.C1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_298.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_298.A1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_291.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_291.B1 to */SLICE_291.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.232 */SLICE_291.F1 to */SLICE_291.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_291.A0 to */SLICE_291.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.908 */SLICE_291.F0 to */SLICE_212.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_298.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_298.B1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_293.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_293.B1 to */SLICE_293.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.232 */SLICE_293.F1 to */SLICE_293.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_293.A0 to */SLICE_293.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.908 */SLICE_293.F0 to */SLICE_213.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_376 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_376.CLK to */SLICE_376.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_376 (from ipClk_c)
ROUTE         2   e 0.232 */SLICE_376.Q0 to */SLICE_376.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[2]
CTOF_DEL    ---     0.238 */SLICE_376.D0 to */SLICE_376.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_376
ROUTE         1   e 0.908 */SLICE_376.F0 to */SLICE_265.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[2]
CTOF_DEL    ---     0.238 */SLICE_265.A1 to */SLICE_265.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_265
ROUTE         1   e 0.908 */SLICE_265.F1 to */SLICE_279.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
CTOF_DEL    ---     0.238 */SLICE_279.B1 to */SLICE_279.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.232 */SLICE_279.F1 to */SLICE_279.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_279.A0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_298.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_298.A1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_287.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_287.B1 to */SLICE_287.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.232 */SLICE_287.F1 to */SLICE_287.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_287.A0 to */SLICE_287.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.908 */SLICE_287.F0 to */SLICE_210.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_210.C0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_301.CLK to */SLICE_301.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_301.Q0 to */SLICE_301.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_fast
CTOF_DEL    ---     0.238 */SLICE_301.B0 to */SLICE_301.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301
ROUTE         2   e 0.232 */SLICE_301.F0 to */SLICE_301.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_301.D1 to */SLICE_301.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301
ROUTE         2   e 0.908 */SLICE_301.F1 to */SLICE_305.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_4_0
CTOF_DEL    ---     0.238 */SLICE_305.B0 to */SLICE_305.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_303.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_298.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_298.A1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_288.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_288.B1 to */SLICE_288.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.232 */SLICE_288.F1 to */SLICE_288.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_288.A0 to */SLICE_288.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.908 */SLICE_288.F0 to */SLICE_210.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_210.C1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_298.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_298.B1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_279.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_279.A1 to */SLICE_279.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.232 */SLICE_279.F1 to */SLICE_279.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_279.A0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_298.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_298.A1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_289.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_289.B1 to */SLICE_289.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.232 */SLICE_289.F1 to */SLICE_289.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_289.A0 to */SLICE_289.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.908 */SLICE_289.F0 to */SLICE_211.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_298.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_298.A1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_282.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_282.B1 to */SLICE_282.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_282.A0 to */SLICE_282.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.908 */SLICE_282.F0 to */SLICE_207.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_207.C1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_298.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_298.A1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_290.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_290.B1 to */SLICE_290.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.232 */SLICE_290.F1 to */SLICE_290.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_290.A0 to */SLICE_290.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.908 */SLICE_290.F0 to */SLICE_211.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.819ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.742ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_298.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_298.A1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_292.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_292.B1 to */SLICE_292.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.232 */SLICE_292.F1 to */SLICE_292.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_292.A0 to */SLICE_292.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.908 */SLICE_292.F0 to */SLICE_212.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.742   (32.7% logic, 67.3% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.232 */SLICE_296.F1 to */SLICE_296.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_95.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.232 */SLICE_296.F1 to */SLICE_296.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_96.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.232 */SLICE_296.F1 to */SLICE_296.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_97.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.232 */SLICE_296.F1 to */SLICE_296.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_98.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.232 */SLICE_296.F1 to */SLICE_296.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_99.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.232 */SLICE_296.F1 to */SLICE_296.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to */SLICE_100.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.232 */SLICE_296.F1 to */SLICE_296.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to */SLICE_101.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_360.CLK to */SLICE_360.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_360.Q0 to */SLICE_360.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_360.B0 to */SLICE_360.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         1   e 0.908 */SLICE_360.F0 to */SLICE_142.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_142.D1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_144.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_360.CLK to */SLICE_360.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_360.Q0 to */SLICE_360.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_360.B0 to */SLICE_360.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         1   e 0.908 */SLICE_360.F0 to */SLICE_142.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_142.D1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_146.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.232 */SLICE_296.F1 to */SLICE_296.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_94.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_360.CLK to */SLICE_360.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_360.Q0 to */SLICE_360.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_360.B0 to */SLICE_360.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         1   e 0.908 */SLICE_360.F0 to */SLICE_142.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_142.D1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_145.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.232 */SLICE_296.F1 to */SLICE_296.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_95.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.232 */SLICE_296.F1 to */SLICE_296.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_96.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.232 */SLICE_296.F1 to */SLICE_296.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_97.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.232 */SLICE_296.F1 to */SLICE_296.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_94.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.232 */SLICE_296.F1 to */SLICE_296.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_99.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.232 */SLICE_296.F1 to */SLICE_296.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to */SLICE_100.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.232 */SLICE_296.F1 to */SLICE_296.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to */SLICE_101.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.232 */SLICE_296.F1 to */SLICE_296.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_296.A0 to */SLICE_296.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         1   e 0.908 */SLICE_296.F0 to */SLICE_251.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa_1
CTOF_DEL    ---     0.238 */SLICE_251.C1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_98.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.729ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (4.503ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_360.CLK to */SLICE_360.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_360.Q0 to */SLICE_360.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_360.B0 to */SLICE_360.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         1   e 0.908 */SLICE_360.F0 to */SLICE_142.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_142.D1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F1 to */SLICE_269.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_269.D1 to */SLICE_269.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.232 */SLICE_269.F1 to */SLICE_269.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_269.A0 to */SLICE_269.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.908 */SLICE_269.F0 to */SLICE_205.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    4.503   (29.2% logic, 70.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_360.CLK to */SLICE_360.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_360.Q0 to */SLICE_312.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_312.B1 to */SLICE_312.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.232 */SLICE_312.F1 to */SLICE_312.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_16
CTOF_DEL    ---     0.238 */SLICE_312.A0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_298.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_298.B1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.908 */SLICE_298.F1 to */SLICE_299.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_299.D0 to */SLICE_299.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F0 to */SLICE_113.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5_f0_0_a2_1
CTOF_DEL    ---     0.238 */SLICE_113.C1 to */SLICE_113.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.232 */SLICE_113.F1 to */SLICE_113.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_419
CTOF_DEL    ---     0.238 */SLICE_113.A0 to */SLICE_113.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.001 */SLICE_113.F0 to *SLICE_113.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.232 */SLICE_294.F1 to */SLICE_294.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_294.B0 to */SLICE_294.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE         1   e 0.908 */SLICE_294.F0 to */SLICE_103.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_32
CTOF_DEL    ---     0.238 */SLICE_103.A0 to */SLICE_103.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F0 to *SLICE_103.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_78.CLK to *u/SLICE_78.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *u/SLICE_78.Q0 to */SLICE_305.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc
CTOF_DEL    ---     0.238 */SLICE_305.D1 to */SLICE_305.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         2   e 0.232 */SLICE_305.F1 to */SLICE_305.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_0
CTOF_DEL    ---     0.238 */SLICE_305.C0 to */SLICE_305.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_303.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_320.Q0 to */SLICE_394.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_394.A0 to */SLICE_394.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_394
ROUTE         1   e 0.908 */SLICE_394.F0 to */SLICE_303.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_6_0
CTOF_DEL    ---     0.238 */SLICE_303.B1 to */SLICE_303.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.232 */SLICE_303.F1 to */SLICE_303.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1
CTOF_DEL    ---     0.238 */SLICE_303.C0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_105.Q1 to */SLICE_385.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[1]
CTOF_DEL    ---     0.238 */SLICE_385.D0 to */SLICE_385.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_278.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[0]
CTOF_DEL    ---     0.238 */SLICE_278.C1 to */SLICE_278.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.232 */SLICE_278.F1 to */SLICE_278.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_278.A0 to */SLICE_278.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to */SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_51.Q1 to */SLICE_275.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_275.D1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_279.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_279.C0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.232 *u/SLICE_62.F0 to *u/SLICE_62.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_62.B1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_343.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_343.A1 to */SLICE_343.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F1 to */SLICE_206.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[1]
CTOF_DEL    ---     0.238 */SLICE_206.D1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_275.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_275.B1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_280.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_280.C0 to */SLICE_280.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.908 */SLICE_280.F0 to */SLICE_207.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_106.Q1 to */SLICE_387.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[3]
CTOF_DEL    ---     0.238 */SLICE_387.D0 to */SLICE_387.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_387
ROUTE         1   e 0.908 */SLICE_387.F0 to */SLICE_280.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[2]
CTOF_DEL    ---     0.238 */SLICE_280.C1 to */SLICE_280.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.232 */SLICE_280.F1 to */SLICE_280.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_280.A0 to */SLICE_280.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.908 */SLICE_280.F0 to */SLICE_207.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.232 *u/SLICE_62.F0 to *u/SLICE_62.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_62.B1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_343.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_207.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[2]
CTOF_DEL    ---     0.238 */SLICE_207.D0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q0 to */SLICE_299.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_299.A1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_282.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_282.A1 to */SLICE_282.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_282.A0 to */SLICE_282.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.908 */SLICE_282.F0 to */SLICE_207.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_207.C1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_51.Q1 to */SLICE_275.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_275.D1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_282.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_282.C0 to */SLICE_282.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.908 */SLICE_282.F0 to */SLICE_207.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_207.C1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q1 to */SLICE_299.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_299.B1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_282.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_282.A1 to */SLICE_282.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_282.A0 to */SLICE_282.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.908 */SLICE_282.F0 to */SLICE_207.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_207.C1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_298.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_298.A1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_283.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_283.A0 to */SLICE_283.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.908 */SLICE_283.F0 to */SLICE_208.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_208.C0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_298.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_298.B1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_283.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_283.A0 to */SLICE_283.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.908 */SLICE_283.F0 to */SLICE_208.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_208.C0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_275.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_275.B1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_283.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.908 */SLICE_283.F0 to */SLICE_208.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_208.C0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q0 to */SLICE_299.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_299.A1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_284.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_284.A1 to */SLICE_284.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.232 */SLICE_284.F1 to */SLICE_284.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_284.A0 to */SLICE_284.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F0 to */SLICE_208.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_208.C1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_51.Q1 to */SLICE_275.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_275.D1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_284.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_284.C0 to */SLICE_284.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F0 to */SLICE_208.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_208.C1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q1 to */SLICE_299.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_299.B1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_284.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_284.A1 to */SLICE_284.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.232 */SLICE_284.F1 to */SLICE_284.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_284.A0 to */SLICE_284.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F0 to */SLICE_208.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_208.C1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_298.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_298.B0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_285.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_285.B1 to */SLICE_285.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.232 */SLICE_285.F1 to */SLICE_285.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_285.A0 to */SLICE_285.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F0 to */SLICE_209.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_209.C0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_275.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_275.B1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_285.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_285.C0 to */SLICE_285.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F0 to */SLICE_209.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_209.C0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_298.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_298.C0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_285.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_285.B1 to */SLICE_285.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.232 */SLICE_285.F1 to */SLICE_285.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_285.A0 to */SLICE_285.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F0 to */SLICE_209.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_209.C0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.232 *u/SLICE_62.F0 to *u/SLICE_62.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_62.B1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_342.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_342.A1 to */SLICE_342.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F1 to */SLICE_209.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[6]
CTOF_DEL    ---     0.238 */SLICE_209.D0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_51.Q1 to */SLICE_275.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_275.D1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_286.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_286.D0 to */SLICE_286.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_286
ROUTE         1   e 0.908 */SLICE_286.F0 to */SLICE_209.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_209.C1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.232 *u/SLICE_62.F0 to *u/SLICE_62.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_62.B1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_342.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_342.A0 to */SLICE_342.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_209.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[7]
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_298.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_298.B0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_287.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_287.B1 to */SLICE_287.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.232 */SLICE_287.F1 to */SLICE_287.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_287.A0 to */SLICE_287.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.908 */SLICE_287.F0 to */SLICE_210.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_210.C0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_275.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_275.B1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_287.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_287.C0 to */SLICE_287.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.908 */SLICE_287.F0 to */SLICE_210.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_210.C0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_298.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_298.C0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_287.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_287.B1 to */SLICE_287.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.232 */SLICE_287.F1 to */SLICE_287.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_287.A0 to */SLICE_287.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.908 */SLICE_287.F0 to */SLICE_210.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_210.C0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.232 *u/SLICE_62.F0 to *u/SLICE_62.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_62.B1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_339.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to */SLICE_210.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[8]
CTOF_DEL    ---     0.238 */SLICE_210.D0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_51.Q1 to */SLICE_275.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_275.D1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_288.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_288.C0 to */SLICE_288.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.908 */SLICE_288.F0 to */SLICE_210.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_210.C1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q1 to */SLICE_299.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_299.B1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_288.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_288.A1 to */SLICE_288.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.232 */SLICE_288.F1 to */SLICE_288.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_288.A0 to */SLICE_288.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.908 */SLICE_288.F0 to */SLICE_210.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_210.C1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_298.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_298.B0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_289.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_289.B1 to */SLICE_289.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.232 */SLICE_289.F1 to */SLICE_289.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_289.A0 to */SLICE_289.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.908 */SLICE_289.F0 to */SLICE_211.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_275.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_275.B1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_289.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_289.C0 to */SLICE_289.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.908 */SLICE_289.F0 to */SLICE_211.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_298.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_298.C0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_289.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_289.B1 to */SLICE_289.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.232 */SLICE_289.F1 to */SLICE_289.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_289.A0 to */SLICE_289.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.908 */SLICE_289.F0 to */SLICE_211.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.232 *u/SLICE_62.F0 to *u/SLICE_62.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_62.B1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_357.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_357.A0 to */SLICE_357.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_357
ROUTE         1   e 0.908 */SLICE_357.F0 to */SLICE_211.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[10]
CTOF_DEL    ---     0.238 */SLICE_211.D0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q0 to */SLICE_299.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_299.A1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_290.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_290.A1 to */SLICE_290.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.232 */SLICE_290.F1 to */SLICE_290.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_290.A0 to */SLICE_290.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.908 */SLICE_290.F0 to */SLICE_211.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_51.Q1 to */SLICE_275.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_275.D1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_290.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_290.C0 to */SLICE_290.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.908 */SLICE_290.F0 to */SLICE_211.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_298.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_298.B0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_291.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_291.B1 to */SLICE_291.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.232 */SLICE_291.F1 to */SLICE_291.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_291.A0 to */SLICE_291.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.908 */SLICE_291.F0 to */SLICE_212.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_275.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_275.B1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_291.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_291.C0 to */SLICE_291.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.908 */SLICE_291.F0 to */SLICE_212.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_298.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_298.C0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_291.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_291.B1 to */SLICE_291.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.232 */SLICE_291.F1 to */SLICE_291.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_291.A0 to */SLICE_291.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.908 */SLICE_291.F0 to */SLICE_212.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.232 *u/SLICE_62.F0 to *u/SLICE_62.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_62.B1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_341.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_341.A0 to */SLICE_341.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_212.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[12]
CTOF_DEL    ---     0.238 */SLICE_212.D0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_51.Q1 to */SLICE_275.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_275.D1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_292.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_292.C0 to */SLICE_292.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.908 */SLICE_292.F0 to */SLICE_212.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q1 to */SLICE_299.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_299.B1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_290.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_290.A1 to */SLICE_290.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.232 */SLICE_290.F1 to */SLICE_290.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_290.A0 to */SLICE_290.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.908 */SLICE_290.F0 to */SLICE_211.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q0 to */SLICE_299.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_299.A1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_292.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_292.A1 to */SLICE_292.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.232 */SLICE_292.F1 to */SLICE_292.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_292.A0 to */SLICE_292.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.908 */SLICE_292.F0 to */SLICE_212.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q1 to */SLICE_299.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_299.B1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_292.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_292.A1 to */SLICE_292.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.232 */SLICE_292.F1 to */SLICE_292.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_292.A0 to */SLICE_292.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.908 */SLICE_292.F0 to */SLICE_212.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_298.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_298.B0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_293.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_293.B1 to */SLICE_293.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.232 */SLICE_293.F1 to */SLICE_293.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_293.A0 to */SLICE_293.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.908 */SLICE_293.F0 to */SLICE_213.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_275.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_275.B1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_293.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_293.C0 to */SLICE_293.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.908 */SLICE_293.F0 to */SLICE_213.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_298.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_298.C0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_293.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_293.B1 to */SLICE_293.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.232 */SLICE_293.F1 to */SLICE_293.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_293.A0 to */SLICE_293.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.908 */SLICE_293.F0 to */SLICE_213.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_89.CLK to *u/SLICE_89.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_89.Q0 to */SLICE_398.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_tr_dout[0]
CTOF_DEL    ---     0.238 */SLICE_398.C0 to */SLICE_398.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_398
ROUTE         1   e 0.908 */SLICE_398.F0 to */SLICE_304.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_11
CTOF_DEL    ---     0.238 */SLICE_304.C1 to */SLICE_304.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F1 to *u/SLICE_78.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_3
CTOF_DEL    ---     0.238 *u/SLICE_78.B1 to *u/SLICE_78.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.232 *u/SLICE_78.F1 to *u/SLICE_78.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_10_1
CTOF_DEL    ---     0.238 *u/SLICE_78.A0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q0 to */SLICE_299.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_299.A1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_288.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_288.A1 to */SLICE_288.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.232 */SLICE_288.F1 to */SLICE_288.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_288.A0 to */SLICE_288.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.908 */SLICE_288.F0 to */SLICE_210.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_210.C1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_117 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_117.CLK to */SLICE_117.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_117 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_117.Q1 to */SLICE_387.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[3]
CTOF_DEL    ---     0.238 */SLICE_387.A0 to */SLICE_387.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_387
ROUTE         1   e 0.908 */SLICE_387.F0 to */SLICE_280.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[2]
CTOF_DEL    ---     0.238 */SLICE_280.C1 to */SLICE_280.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.232 */SLICE_280.F1 to */SLICE_280.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_280.A0 to */SLICE_280.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.908 */SLICE_280.F0 to */SLICE_207.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_116 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_116.CLK to */SLICE_116.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_116 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_116.Q1 to */SLICE_385.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[1]
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_385
ROUTE         1   e 0.908 */SLICE_385.F0 to */SLICE_278.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[0]
CTOF_DEL    ---     0.238 */SLICE_278.C1 to */SLICE_278.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.232 */SLICE_278.F1 to */SLICE_278.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
CTOF_DEL    ---     0.238 */SLICE_278.A0 to */SLICE_278.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to */SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.232 *u/SLICE_62.F0 to *u/SLICE_62.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_62.B1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_281.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_281.A0 to */SLICE_281.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE         1   e 0.908 */SLICE_281.F0 to */SLICE_207.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[3]
CTOF_DEL    ---     0.238 */SLICE_207.D1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_275.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_275.B1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_284.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_284.C0 to */SLICE_284.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F0 to */SLICE_208.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_208.C1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_298.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_298.C0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_284.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_284.B1 to */SLICE_284.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.232 */SLICE_284.F1 to */SLICE_284.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_284.A0 to */SLICE_284.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F0 to */SLICE_208.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_208.C1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.232 *u/SLICE_62.F0 to *u/SLICE_62.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_62.B1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_340.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_340.A1 to */SLICE_340.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F1 to */SLICE_208.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[5]
CTOF_DEL    ---     0.238 */SLICE_208.D1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_51.Q1 to */SLICE_275.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_275.D1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_285.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_285.C0 to */SLICE_285.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F0 to */SLICE_209.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_209.C0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_298.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_298.A1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_286.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_286.A0 to */SLICE_286.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_286
ROUTE         1   e 0.908 */SLICE_286.F0 to */SLICE_209.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_209.C1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_275.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_275.B1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_286.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_286.D0 to */SLICE_286.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_286
ROUTE         1   e 0.908 */SLICE_286.F0 to */SLICE_209.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_209.C1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_51.Q1 to */SLICE_275.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_275.D1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_287.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_287.C0 to */SLICE_287.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.908 */SLICE_287.F0 to */SLICE_210.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_210.C0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_298.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_298.B0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_288.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_288.B1 to */SLICE_288.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.232 */SLICE_288.F1 to */SLICE_288.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_288.A0 to */SLICE_288.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.908 */SLICE_288.F0 to */SLICE_210.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_210.C1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_275.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_275.B1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_288.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_288.C0 to */SLICE_288.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.908 */SLICE_288.F0 to */SLICE_210.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_210.C1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_298.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_298.C0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_288.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_288.B1 to */SLICE_288.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.232 */SLICE_288.F1 to */SLICE_288.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_288.A0 to */SLICE_288.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.908 */SLICE_288.F0 to */SLICE_210.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_210.C1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.232 *u/SLICE_62.F0 to *u/SLICE_62.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_62.B1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_339.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_339.A1 to */SLICE_339.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F1 to */SLICE_210.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[9]
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_51.Q1 to */SLICE_275.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_275.D1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_289.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_289.C0 to */SLICE_289.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.908 */SLICE_289.F0 to */SLICE_211.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.232 *u/SLICE_62.F0 to *u/SLICE_62.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_62.B1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_341.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_341.A1 to */SLICE_341.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_211.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[11]
CTOF_DEL    ---     0.238 */SLICE_211.D1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_314.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_314.C1 to */SLICE_314.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_314
ROUTE         1   e 0.908 */SLICE_314.F1 to */SLICE_304.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_10
CTOF_DEL    ---     0.238 */SLICE_304.B1 to */SLICE_304.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_304
ROUTE         1   e 0.908 */SLICE_304.F1 to *u/SLICE_78.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_3
CTOF_DEL    ---     0.238 *u/SLICE_78.B1 to *u/SLICE_78.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.232 *u/SLICE_78.F1 to *u/SLICE_78.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_10_1
CTOF_DEL    ---     0.238 *u/SLICE_78.A0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_298.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_298.B0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_284.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_284.B1 to */SLICE_284.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.232 */SLICE_284.F1 to */SLICE_284.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_284.A0 to */SLICE_284.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F0 to */SLICE_208.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_208.C1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.232 */SLICE_294.F1 to */SLICE_294.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_294.B0 to */SLICE_294.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE         1   e 0.908 */SLICE_294.F0 to */SLICE_103.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_32
CTOF_DEL    ---     0.238 */SLICE_103.A0 to */SLICE_103.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F0 to *SLICE_103.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_298.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_298.A1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.908 */SLICE_298.F1 to */SLICE_299.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_299.D0 to */SLICE_299.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F0 to */SLICE_113.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5_f0_0_a2_1
CTOF_DEL    ---     0.238 */SLICE_113.C1 to */SLICE_113.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.232 */SLICE_113.F1 to */SLICE_113.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_419
CTOF_DEL    ---     0.238 */SLICE_113.A0 to */SLICE_113.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.001 */SLICE_113.F0 to *SLICE_113.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_51.Q1 to */SLICE_275.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_275.D1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_278.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_278.C0 to */SLICE_278.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to */SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_51.Q1 to */SLICE_275.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_275.D1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_280.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_280.C0 to */SLICE_280.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.908 */SLICE_280.F0 to */SLICE_207.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_51.Q1 to */SLICE_275.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_275.D1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_283.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.908 */SLICE_283.F0 to */SLICE_208.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_208.C0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q1 to */SLICE_299.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_299.B1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_285.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_285.A1 to */SLICE_285.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.232 */SLICE_285.F1 to */SLICE_285.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_285.A0 to */SLICE_285.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F0 to */SLICE_209.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_209.C0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q0 to */SLICE_299.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_299.A1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_287.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_287.A1 to */SLICE_287.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.232 */SLICE_287.F1 to */SLICE_287.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_287.A0 to */SLICE_287.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.908 */SLICE_287.F0 to */SLICE_210.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_210.C0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q0 to */SLICE_299.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_299.A1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_289.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_289.A1 to */SLICE_289.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.232 */SLICE_289.F1 to */SLICE_289.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_289.A0 to */SLICE_289.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.908 */SLICE_289.F0 to */SLICE_211.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_298.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_298.C0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_290.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_290.B1 to */SLICE_290.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.232 */SLICE_290.F1 to */SLICE_290.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_290.A0 to */SLICE_290.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.908 */SLICE_290.F0 to */SLICE_211.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.232 *u/SLICE_62.F0 to *u/SLICE_62.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_62.B1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_340.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_340.A0 to */SLICE_340.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F0 to */SLICE_208.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_208.D0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_106.Q0 to */SLICE_386.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[2]
CTOF_DEL    ---     0.238 */SLICE_386.D0 to */SLICE_386.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_279.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[1]
CTOF_DEL    ---     0.238 */SLICE_279.C1 to */SLICE_279.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.232 */SLICE_279.F1 to */SLICE_279.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_279.A0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_298.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_298.B0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_282.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_282.B1 to */SLICE_282.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_282.A0 to */SLICE_282.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.908 */SLICE_282.F0 to */SLICE_207.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_207.C1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_275.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_275.B1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_282.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_282.C0 to */SLICE_282.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.908 */SLICE_282.F0 to */SLICE_207.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_207.C1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_298.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_298.C0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_282.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_282.B1 to */SLICE_282.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_282.A0 to */SLICE_282.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.908 */SLICE_282.F0 to */SLICE_207.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_207.C1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_116 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_116.CLK to */SLICE_116.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_116 (from ipClk_c)
ROUTE         4   e 0.908 */SLICE_116.Q0 to */SLICE_306.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
CTOF_DEL    ---     0.238 */SLICE_306.C0 to */SLICE_306.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_306
ROUTE         2   e 0.908 */SLICE_306.F1 to */SLICE_303.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_303.D0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q0 to */SLICE_299.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_299.A1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_291.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_291.A1 to */SLICE_291.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.232 */SLICE_291.F1 to */SLICE_291.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_291.A0 to */SLICE_291.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.908 */SLICE_291.F0 to */SLICE_212.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_117 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_117.CLK to */SLICE_117.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_117 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_117.Q0 to */SLICE_386.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[2]
CTOF_DEL    ---     0.238 */SLICE_386.A0 to */SLICE_386.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_386
ROUTE         1   e 0.908 */SLICE_386.F0 to */SLICE_279.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[1]
CTOF_DEL    ---     0.238 */SLICE_279.C1 to */SLICE_279.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.232 */SLICE_279.F1 to */SLICE_279.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
CTOF_DEL    ---     0.238 */SLICE_279.A0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_51.Q1 to */SLICE_275.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_275.D1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_291.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_291.C0 to */SLICE_291.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.908 */SLICE_291.F0 to */SLICE_212.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_94.CLK to *u/SLICE_94.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_94.Q0 to */SLICE_306.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[0]
CTOF_DEL    ---     0.238 */SLICE_306.D0 to */SLICE_306.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_306
ROUTE         1   e 0.232 */SLICE_306.F0 to */SLICE_306.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1
CTOF_DEL    ---     0.238 */SLICE_306.C1 to */SLICE_306.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_306
ROUTE         2   e 0.908 */SLICE_306.F1 to */SLICE_303.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
CTOF_DEL    ---     0.238 */SLICE_303.D0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q1 to */SLICE_299.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_299.B1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_291.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_291.A1 to */SLICE_291.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.232 */SLICE_291.F1 to */SLICE_291.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_291.A0 to */SLICE_291.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.908 */SLICE_291.F0 to */SLICE_212.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_206.CLK to */SLICE_206.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_206.Q0 to */SLICE_394.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[0]
CTOF_DEL    ---     0.238 */SLICE_394.B0 to */SLICE_394.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_394
ROUTE         1   e 0.908 */SLICE_394.F0 to */SLICE_303.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_6_0
CTOF_DEL    ---     0.238 */SLICE_303.B1 to */SLICE_303.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.232 */SLICE_303.F1 to */SLICE_303.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1
CTOF_DEL    ---     0.238 */SLICE_303.C0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_298.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_298.B0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_292.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_292.B1 to */SLICE_292.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.232 */SLICE_292.F1 to */SLICE_292.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_292.A0 to */SLICE_292.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.908 */SLICE_292.F0 to */SLICE_212.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_350.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_350.D1 to */SLICE_350.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_350
ROUTE         1   e 0.908 */SLICE_350.F1 to */SLICE_280.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[3]
CTOF_DEL    ---     0.238 */SLICE_280.B1 to */SLICE_280.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.232 */SLICE_280.F1 to */SLICE_280.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_280.A0 to */SLICE_280.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.908 */SLICE_280.F0 to */SLICE_207.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_275.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_275.B1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_292.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_292.C0 to */SLICE_292.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.908 */SLICE_292.F0 to */SLICE_212.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_387.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_387.B0 to */SLICE_387.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_387
ROUTE         1   e 0.908 */SLICE_387.F0 to */SLICE_280.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[2]
CTOF_DEL    ---     0.238 */SLICE_280.C1 to */SLICE_280.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.232 */SLICE_280.F1 to */SLICE_280.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_280.A0 to */SLICE_280.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.908 */SLICE_280.F0 to */SLICE_207.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_298.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_298.C0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_292.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_292.B1 to */SLICE_292.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.232 */SLICE_292.F1 to */SLICE_292.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_292.A0 to */SLICE_292.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.908 */SLICE_292.F0 to */SLICE_212.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q0 to */SLICE_299.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_299.A1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_285.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_285.A1 to */SLICE_285.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.232 */SLICE_285.F1 to */SLICE_285.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_285.A0 to */SLICE_285.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F0 to */SLICE_209.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_209.C0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.232 *u/SLICE_62.F0 to *u/SLICE_62.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_62.B1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_146.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_146.A1 to */SLICE_146.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146
ROUTE         1   e 0.908 */SLICE_146.F1 to */SLICE_212.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[13]
CTOF_DEL    ---     0.238 */SLICE_212.D1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_298.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_298.B1 to */SLICE_298.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE         2   e 0.232 */SLICE_298.F1 to */SLICE_298.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un27_jtdo_first_bit_0_o4_0
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_286.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_286.A0 to */SLICE_286.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_286
ROUTE         1   e 0.908 */SLICE_286.F0 to */SLICE_209.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_209.C1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.908 *u/SLICE_51.Q1 to */SLICE_275.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]
CTOF_DEL    ---     0.238 */SLICE_275.D1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_293.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_293.C0 to */SLICE_293.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.908 */SLICE_293.F0 to */SLICE_213.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q1 to */SLICE_299.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_299.B1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_287.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_287.A1 to */SLICE_287.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.232 */SLICE_287.F1 to */SLICE_287.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_287.A0 to */SLICE_287.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.908 */SLICE_287.F0 to */SLICE_210.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_210.C0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q1 to */SLICE_299.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_299.B1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_293.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_293.A1 to */SLICE_293.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.232 */SLICE_293.F1 to */SLICE_293.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_293.A0 to */SLICE_293.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.908 */SLICE_293.F0 to */SLICE_213.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q1 to */SLICE_299.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_299.B1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_289.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_289.A1 to */SLICE_289.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.232 */SLICE_289.F1 to */SLICE_289.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_289.A0 to */SLICE_289.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.908 */SLICE_289.F0 to */SLICE_211.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_298.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_298.B0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_290.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_290.B1 to */SLICE_290.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.232 */SLICE_290.F1 to */SLICE_290.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_290.A0 to */SLICE_290.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.908 */SLICE_290.F0 to */SLICE_211.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q0 to */SLICE_299.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_299.A1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.908 */SLICE_299.F1 to */SLICE_293.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_293.A1 to */SLICE_293.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.232 */SLICE_293.F1 to */SLICE_293.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_293.A0 to */SLICE_293.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.908 */SLICE_293.F0 to */SLICE_213.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_275.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_275.B1 to */SLICE_275.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE         3   e 0.232 */SLICE_275.F1 to */SLICE_275.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_o4_5
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_290.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_290.C0 to */SLICE_290.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.908 */SLICE_290.F0 to */SLICE_211.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.232 *u/SLICE_62.F0 to *u/SLICE_62.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_62.B1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_357.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_357.A1 to */SLICE_357.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_357
ROUTE         1   e 0.908 */SLICE_357.F1 to */SLICE_206.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[0]
CTOF_DEL    ---     0.238 */SLICE_206.D0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    4.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_163 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (4.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_163.CLK to */SLICE_163.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/SLICE_163 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_163.Q0 to */SLICE_350.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg0[3]
CTOF_DEL    ---     0.238 */SLICE_350.C1 to */SLICE_350.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_350
ROUTE         1   e 0.908 */SLICE_350.F1 to */SLICE_280.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[3]
CTOF_DEL    ---     0.238 */SLICE_280.B1 to */SLICE_280.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.232 */SLICE_280.F1 to */SLICE_280.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
CTOF_DEL    ---     0.238 */SLICE_280.A0 to */SLICE_280.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.908 */SLICE_280.F0 to */SLICE_207.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    4.272   (30.8% logic, 69.2% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.232 */SLICE_320.F1 to */SLICE_320.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_145.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_252.CLK to */SLICE_252.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_252.Q0 to */SLICE_142.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34]
CTOF_DEL    ---     0.238 */SLICE_142.C1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_144.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.232 */SLICE_320.F1 to */SLICE_320.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_144.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_252.CLK to */SLICE_252.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_252.Q0 to */SLICE_142.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34]
CTOF_DEL    ---     0.238 */SLICE_142.C1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_145.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_252.CLK to */SLICE_252.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_252.Q0 to */SLICE_142.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34]
CTOF_DEL    ---     0.238 */SLICE_142.C1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_146.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.232 */SLICE_320.F1 to */SLICE_320.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_146.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_374.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_374.C0 to */SLICE_374.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F0 to */SLICE_269.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_269.C1 to */SLICE_269.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.232 */SLICE_269.F1 to */SLICE_269.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_269.A0 to */SLICE_269.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.908 */SLICE_269.F0 to */SLICE_205.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_374.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_374.D0 to */SLICE_374.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F0 to */SLICE_269.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_269.C1 to */SLICE_269.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.232 */SLICE_269.F1 to */SLICE_269.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_269.A0 to */SLICE_269.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.908 */SLICE_269.F0 to */SLICE_205.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to */SLICE_374.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 */SLICE_374.A0 to */SLICE_374.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F0 to */SLICE_269.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_269.C1 to */SLICE_269.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.232 */SLICE_269.F1 to */SLICE_269.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_269.A0 to */SLICE_269.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.908 */SLICE_269.F0 to */SLICE_205.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_50.CLK to *u/SLICE_50.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 (from jtaghub16_jtck)
ROUTE        10   e 0.908 *u/SLICE_50.Q0 to */SLICE_271.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_271.C1 to */SLICE_271.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_271
ROUTE         3   e 0.908 */SLICE_271.F1 to */SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238 */SLICE_270.A0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.232 */SLICE_320.F1 to */SLICE_320.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_144.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.232 */SLICE_320.F1 to */SLICE_320.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_145.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.232 */SLICE_320.F1 to */SLICE_320.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_145.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.232 */SLICE_320.F1 to */SLICE_320.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_146.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.232 */SLICE_320.F1 to */SLICE_320.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_146.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_195.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_195.A0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_252.CLK to */SLICE_252.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_252.Q0 to */SLICE_142.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34]
CTOF_DEL    ---     0.238 */SLICE_142.C1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F1 to */SLICE_269.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_269.D1 to */SLICE_269.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.232 */SLICE_269.F1 to */SLICE_269.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_269.A0 to */SLICE_269.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.908 */SLICE_269.F0 to */SLICE_205.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_50.CLK to *u/SLICE_50.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 (from jtaghub16_jtck)
ROUTE        10   e 0.908 *u/SLICE_50.Q0 to */SLICE_374.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 */SLICE_374.B0 to */SLICE_374.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_374
ROUTE         1   e 0.908 */SLICE_374.F0 to */SLICE_269.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0_a3_3
CTOF_DEL    ---     0.238 */SLICE_269.C1 to */SLICE_269.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.232 */SLICE_269.F1 to */SLICE_269.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_269.A0 to */SLICE_269.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.908 */SLICE_269.F0 to */SLICE_205.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    4.259ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (4.033ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.232 */SLICE_320.F1 to */SLICE_320.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_144.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    4.033   (26.7% logic, 73.3% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_305.D0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_305.D0 to */SLICE_305.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_305
ROUTE         1   e 0.908 */SLICE_305.F0 to */SLICE_303.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_2_1
CTOF_DEL    ---     0.238 */SLICE_303.B0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_294.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_294.B1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to */SLICE_361.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_361.B0 to */SLICE_361.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361
ROUTE         2   e 0.908 */SLICE_361.F0 to */SLICE_103.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_103.B1 to */SLICE_103.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F1 to *SLICE_103.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_294.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_294.B1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to */SLICE_361.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_361.B0 to */SLICE_361.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361
ROUTE         2   e 0.908 */SLICE_361.F0 to */SLICE_104.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_104.B0 to */SLICE_104.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F0 to *SLICE_104.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q1 to */SLICE_275.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_275.C0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_283.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.908 */SLICE_283.F0 to */SLICE_208.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_208.C0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q0 to */SLICE_275.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_275.D0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_278.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_278.C0 to */SLICE_278.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to */SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q1 to */SLICE_275.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_275.C0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_279.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_279.C0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_340.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_340.B1 to */SLICE_340.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F1 to */SLICE_208.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[5]
CTOF_DEL    ---     0.238 */SLICE_208.D1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_379.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_379.B0 to */SLICE_379.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_379
ROUTE         1   e 0.908 */SLICE_379.F0 to *u/SLICE_89.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_241
CTOF_DEL    ---     0.238 *u/SLICE_89.A1 to *u/SLICE_89.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89
ROUTE         1   e 0.001 *u/SLICE_89.F1 to */SLICE_89.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_242 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_144.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_144.C1 to */SLICE_144.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F1 to *SLICE_144.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q1 to */SLICE_275.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_275.C0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_280.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_280.C0 to */SLICE_280.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.908 */SLICE_280.F0 to */SLICE_207.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_343.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_343.B0 to */SLICE_343.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_207.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[2]
CTOF_DEL    ---     0.238 */SLICE_207.D0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_380.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_380.B0 to */SLICE_380.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F0 to *u/SLICE_90.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_257
CTOF_DEL    ---     0.238 *u/SLICE_90.A0 to *u/SLICE_90.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90
ROUTE         1   e 0.001 *u/SLICE_90.F0 to */SLICE_90.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_258 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_383.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_383.B0 to */SLICE_383.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_383
ROUTE         1   e 0.908 */SLICE_383.F0 to *u/SLICE_91.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_305
CTOF_DEL    ---     0.238 *u/SLICE_91.A1 to *u/SLICE_91.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91
ROUTE         1   e 0.001 *u/SLICE_91.F1 to */SLICE_91.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_306 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_342.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_342.B0 to */SLICE_342.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_209.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[7]
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_384.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_384.B0 to */SLICE_384.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_384
ROUTE         1   e 0.908 */SLICE_384.F0 to *u/SLICE_92.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_321
CTOF_DEL    ---     0.238 *u/SLICE_92.A0 to *u/SLICE_92.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92
ROUTE         1   e 0.001 *u/SLICE_92.F0 to */SLICE_92.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_322 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_298.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_298.C0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_286.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_286.A0 to */SLICE_286.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_286
ROUTE         1   e 0.908 */SLICE_286.F0 to */SLICE_209.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_209.C1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_144.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_144.C0 to */SLICE_144.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F0 to *SLICE_144.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_311.CLK to */SLICE_311.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_311.Q0 to *u/SLICE_62.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_62.A1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_339.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_339.A1 to */SLICE_339.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F1 to */SLICE_210.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[9]
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_145.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_145.C0 to */SLICE_145.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_357.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_357.B0 to */SLICE_357.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_357
ROUTE         1   e 0.908 */SLICE_357.F0 to */SLICE_211.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[10]
CTOF_DEL    ---     0.238 */SLICE_211.D0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_343.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_343.B1 to */SLICE_343.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F1 to */SLICE_206.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[1]
CTOF_DEL    ---     0.238 */SLICE_206.D1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_341.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_341.B1 to */SLICE_341.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_211.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[11]
CTOF_DEL    ---     0.238 */SLICE_211.D1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_381.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_381.B0 to */SLICE_381.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         1   e 0.908 */SLICE_381.F0 to *u/SLICE_90.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_273
CTOF_DEL    ---     0.238 *u/SLICE_90.A1 to *u/SLICE_90.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90
ROUTE         1   e 0.001 *u/SLICE_90.F1 to */SLICE_90.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_274 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_311.CLK to */SLICE_311.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_311.Q0 to *u/SLICE_62.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_62.A1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_342.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_342.A0 to */SLICE_342.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_209.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[7]
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to */SLICE_298.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 */SLICE_298.C0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_283.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_283.A0 to */SLICE_283.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.908 */SLICE_283.F0 to */SLICE_208.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_208.C0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_145.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_145.C1 to */SLICE_145.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_383.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_383.B0 to */SLICE_383.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_383
ROUTE         1   e 0.908 */SLICE_383.F0 to *u/SLICE_91.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_305
CTOF_DEL    ---     0.238 *u/SLICE_91.A1 to *u/SLICE_91.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91
ROUTE         1   e 0.001 *u/SLICE_91.F1 to */SLICE_91.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_306 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_340.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_340.B0 to */SLICE_340.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F0 to */SLICE_208.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_208.D0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_384.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_384.B0 to */SLICE_384.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_384
ROUTE         1   e 0.908 */SLICE_384.F0 to *u/SLICE_92.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_321
CTOF_DEL    ---     0.238 *u/SLICE_92.A0 to *u/SLICE_92.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92
ROUTE         1   e 0.001 *u/SLICE_92.F0 to */SLICE_92.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_322 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_382.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_382.B0 to */SLICE_382.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_382
ROUTE         1   e 0.908 */SLICE_382.F0 to *u/SLICE_91.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_289
CTOF_DEL    ---     0.238 *u/SLICE_91.A0 to *u/SLICE_91.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91
ROUTE         1   e 0.001 *u/SLICE_91.F0 to */SLICE_91.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_290 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_342.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_342.B1 to */SLICE_342.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F1 to */SLICE_209.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[6]
CTOF_DEL    ---     0.238 */SLICE_209.D0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q1 to */SLICE_275.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_275.C0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_286.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_286.D0 to */SLICE_286.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_286
ROUTE         1   e 0.908 */SLICE_286.F0 to */SLICE_209.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_209.C1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_311.CLK to */SLICE_311.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_311.Q0 to *u/SLICE_62.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_62.A1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_146.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_146.A1 to */SLICE_146.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146
ROUTE         1   e 0.908 */SLICE_146.F1 to */SLICE_212.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[13]
CTOF_DEL    ---     0.238 */SLICE_212.D1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_341.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_341.B0 to */SLICE_341.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_212.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[12]
CTOF_DEL    ---     0.238 */SLICE_212.D0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_144.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_144.C1 to */SLICE_144.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F1 to *SLICE_144.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_339.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to */SLICE_210.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[8]
CTOF_DEL    ---     0.238 */SLICE_210.D0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_357.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_357.B1 to */SLICE_357.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_357
ROUTE         1   e 0.908 */SLICE_357.F1 to */SLICE_206.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[0]
CTOF_DEL    ---     0.238 */SLICE_206.D0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_339.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_339.B1 to */SLICE_339.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F1 to */SLICE_210.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[9]
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_311.CLK to */SLICE_311.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_311.Q0 to *u/SLICE_62.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_62.A1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_343.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_343.A1 to */SLICE_343.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F1 to */SLICE_206.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[1]
CTOF_DEL    ---     0.238 */SLICE_206.D1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_311.CLK to */SLICE_311.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_311.Q0 to *u/SLICE_62.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_62.A1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_341.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_341.A1 to */SLICE_341.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_211.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[11]
CTOF_DEL    ---     0.238 */SLICE_211.D1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_311.CLK to */SLICE_311.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_311.Q0 to *u/SLICE_62.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_62.A1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_343.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_343.A0 to */SLICE_343.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_207.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[2]
CTOF_DEL    ---     0.238 */SLICE_207.D0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_146.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_146.B1 to */SLICE_146.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146
ROUTE         1   e 0.908 */SLICE_146.F1 to */SLICE_212.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[13]
CTOF_DEL    ---     0.238 */SLICE_212.D1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_381.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_381.B0 to */SLICE_381.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         1   e 0.908 */SLICE_381.F0 to *u/SLICE_90.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_273
CTOF_DEL    ---     0.238 *u/SLICE_90.A1 to *u/SLICE_90.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90
ROUTE         1   e 0.001 *u/SLICE_90.F1 to */SLICE_90.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_274 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_145.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_145.C1 to */SLICE_145.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to *u/SLICE_62.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_62.C1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_281.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_281.A0 to */SLICE_281.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE         1   e 0.908 */SLICE_281.F0 to */SLICE_207.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[3]
CTOF_DEL    ---     0.238 */SLICE_207.D1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_146.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_146.C0 to */SLICE_146.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_311.CLK to */SLICE_311.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_311.Q0 to *u/SLICE_62.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_62.A1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_340.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_340.A0 to */SLICE_340.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F0 to */SLICE_208.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_208.D0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_104.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_104.C1 to */SLICE_104.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         2   e 0.908 */SLICE_104.F1 to */SLICE_103.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_103.A1 to */SLICE_103.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F1 to *SLICE_103.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_193.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_193.B0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_193.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_193.B0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_193.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_193.B0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_193.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_193.B0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_193.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_193.B0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_193.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_193.B0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_193.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_193.B0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_193.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_193.B0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_361.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_361.A1 to */SLICE_361.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361
ROUTE         1   e 0.908 */SLICE_361.F1 to */SLICE_103.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_76
CTOF_DEL    ---     0.238 */SLICE_103.B0 to */SLICE_103.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F0 to *SLICE_103.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_104.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_104.C1 to */SLICE_104.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         2   e 0.908 */SLICE_104.F1 to */SLICE_103.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_103.A1 to */SLICE_103.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F1 to *SLICE_103.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q1 to */SLICE_275.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_275.C0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_278.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_278.C0 to */SLICE_278.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to */SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_381.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_381.B0 to */SLICE_381.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         1   e 0.908 */SLICE_381.F0 to *u/SLICE_90.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_273
CTOF_DEL    ---     0.238 *u/SLICE_90.A1 to *u/SLICE_90.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90
ROUTE         1   e 0.001 *u/SLICE_90.F1 to */SLICE_90.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_274 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_176.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_176.D1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_193.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_193.B0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_104.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_104.C1 to */SLICE_104.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         2   e 0.908 */SLICE_104.F1 to */SLICE_103.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_103.A1 to */SLICE_103.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F1 to *SLICE_103.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_104.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_104.A1 to */SLICE_104.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         2   e 0.908 */SLICE_104.F1 to */SLICE_103.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_103.A1 to */SLICE_103.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F1 to *SLICE_103.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_311.CLK to */SLICE_311.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_311.Q0 to *u/SLICE_62.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_62.A1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_357.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_357.A1 to */SLICE_357.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_357
ROUTE         1   e 0.908 */SLICE_357.F1 to */SLICE_206.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[0]
CTOF_DEL    ---     0.238 */SLICE_206.D0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_357.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_357.B1 to */SLICE_357.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_357
ROUTE         1   e 0.908 */SLICE_357.F1 to */SLICE_206.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[0]
CTOF_DEL    ---     0.238 */SLICE_206.D0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q0 to */SLICE_275.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_275.D0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_279.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_279.C0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_343.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_343.B1 to */SLICE_343.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F1 to */SLICE_206.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[1]
CTOF_DEL    ---     0.238 */SLICE_206.D1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_379.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_379.B0 to */SLICE_379.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_379
ROUTE         1   e 0.908 */SLICE_379.F0 to *u/SLICE_89.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_241
CTOF_DEL    ---     0.238 *u/SLICE_89.A1 to *u/SLICE_89.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89
ROUTE         1   e 0.001 *u/SLICE_89.F1 to */SLICE_89.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_242 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_379.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_379.B0 to */SLICE_379.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_379
ROUTE         1   e 0.908 */SLICE_379.F0 to *u/SLICE_89.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_241
CTOF_DEL    ---     0.238 *u/SLICE_89.A1 to *u/SLICE_89.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89
ROUTE         1   e 0.001 *u/SLICE_89.F1 to */SLICE_89.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_242 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q0 to */SLICE_275.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_275.D0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_280.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_280.C0 to */SLICE_280.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.908 */SLICE_280.F0 to */SLICE_207.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_343.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_343.B0 to */SLICE_343.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_207.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[2]
CTOF_DEL    ---     0.238 */SLICE_207.D0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_380.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_380.B0 to */SLICE_380.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F0 to *u/SLICE_90.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_257
CTOF_DEL    ---     0.238 *u/SLICE_90.A0 to *u/SLICE_90.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90
ROUTE         1   e 0.001 *u/SLICE_90.F0 to */SLICE_90.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_258 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_380.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_380.B0 to */SLICE_380.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F0 to *u/SLICE_90.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_257
CTOF_DEL    ---     0.238 *u/SLICE_90.A0 to *u/SLICE_90.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90
ROUTE         1   e 0.001 *u/SLICE_90.F0 to */SLICE_90.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_258 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_311.CLK to */SLICE_311.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_311.Q0 to *u/SLICE_62.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_62.A1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_281.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_281.A0 to */SLICE_281.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE         1   e 0.908 */SLICE_281.F0 to */SLICE_207.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[3]
CTOF_DEL    ---     0.238 */SLICE_207.D1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to *u/SLICE_62.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 *u/SLICE_62.D1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_281.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_281.A0 to */SLICE_281.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE         1   e 0.908 */SLICE_281.F0 to */SLICE_207.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[3]
CTOF_DEL    ---     0.238 */SLICE_207.D1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_298.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_298.B0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_283.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_283.A0 to */SLICE_283.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.908 */SLICE_283.F0 to */SLICE_208.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_208.C0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q0 to */SLICE_275.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_275.D0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_283.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_283.D0 to */SLICE_283.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.908 */SLICE_283.F0 to */SLICE_208.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_208.C0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_340.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_340.B0 to */SLICE_340.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F0 to */SLICE_208.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_208.D0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_382.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_382.B0 to */SLICE_382.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_382
ROUTE         1   e 0.908 */SLICE_382.F0 to *u/SLICE_91.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_289
CTOF_DEL    ---     0.238 *u/SLICE_91.A0 to *u/SLICE_91.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91
ROUTE         1   e 0.001 *u/SLICE_91.F0 to */SLICE_91.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_290 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_382.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_382.B0 to */SLICE_382.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_382
ROUTE         1   e 0.908 */SLICE_382.F0 to *u/SLICE_91.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_289
CTOF_DEL    ---     0.238 *u/SLICE_91.A0 to *u/SLICE_91.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91
ROUTE         1   e 0.001 *u/SLICE_91.F0 to */SLICE_91.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_290 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_383.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_383.B0 to */SLICE_383.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_383
ROUTE         1   e 0.908 */SLICE_383.F0 to *u/SLICE_91.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_305
CTOF_DEL    ---     0.238 *u/SLICE_91.A1 to *u/SLICE_91.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91
ROUTE         1   e 0.001 *u/SLICE_91.F1 to */SLICE_91.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_306 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_384.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_384.B0 to */SLICE_384.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_384
ROUTE         1   e 0.908 */SLICE_384.F0 to *u/SLICE_92.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_321
CTOF_DEL    ---     0.238 *u/SLICE_92.A0 to *u/SLICE_92.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92
ROUTE         1   e 0.001 *u/SLICE_92.F0 to */SLICE_92.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_322 (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_311.CLK to */SLICE_311.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_311.Q0 to *u/SLICE_62.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_62.A1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_339.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_339.A0 to */SLICE_339.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to */SLICE_210.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[8]
CTOF_DEL    ---     0.238 */SLICE_210.D0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_339.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_339.B1 to */SLICE_339.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F1 to */SLICE_210.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[9]
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_341.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_341.B1 to */SLICE_341.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_211.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[11]
CTOF_DEL    ---     0.238 */SLICE_211.D1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_144.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_144.C1 to */SLICE_144.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F1 to *SLICE_144.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_311.CLK to */SLICE_311.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_311.Q0 to *u/SLICE_62.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_62.A1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_340.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_340.A1 to */SLICE_340.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F1 to */SLICE_208.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[5]
CTOF_DEL    ---     0.238 */SLICE_208.D1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_311.CLK to */SLICE_311.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_311.Q0 to *u/SLICE_62.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_62.A1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_342.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_342.A1 to */SLICE_342.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F1 to */SLICE_209.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[6]
CTOF_DEL    ---     0.238 */SLICE_209.D0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_342.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_342.B1 to */SLICE_342.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F1 to */SLICE_209.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[6]
CTOF_DEL    ---     0.238 */SLICE_209.D0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_311.CLK to */SLICE_311.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_311.Q0 to *u/SLICE_62.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_62.A1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_357.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_357.A0 to */SLICE_357.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_357
ROUTE         1   e 0.908 */SLICE_357.F0 to */SLICE_211.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[10]
CTOF_DEL    ---     0.238 */SLICE_211.D0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_311.CLK to */SLICE_311.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_311.Q0 to *u/SLICE_62.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_62.A1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_341.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_341.A0 to */SLICE_341.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_212.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[12]
CTOF_DEL    ---     0.238 */SLICE_212.D0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_341.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_341.B0 to */SLICE_341.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_212.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[12]
CTOF_DEL    ---     0.238 */SLICE_212.D0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_146.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_146.B1 to */SLICE_146.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146
ROUTE         1   e 0.908 */SLICE_146.F1 to */SLICE_212.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[13]
CTOF_DEL    ---     0.238 */SLICE_212.D1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_144.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_144.C0 to */SLICE_144.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F0 to *SLICE_144.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_144.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_144.C0 to */SLICE_144.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F0 to *SLICE_144.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_145.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_145.C0 to */SLICE_145.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_145.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_145.C0 to */SLICE_145.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_145.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_145.C1 to */SLICE_145.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_177.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_177.D1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_178.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_178.D1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_340.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_340.B1 to */SLICE_340.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F1 to */SLICE_208.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[5]
CTOF_DEL    ---     0.238 */SLICE_208.D1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to */SLICE_298.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 */SLICE_298.B0 to */SLICE_298.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_298
ROUTE        15   e 0.908 */SLICE_298.F0 to */SLICE_286.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0s2
CTOF_DEL    ---     0.238 */SLICE_286.A0 to */SLICE_286.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_286
ROUTE         1   e 0.908 */SLICE_286.F0 to */SLICE_209.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_209.C1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q0 to */SLICE_275.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_275.D0 to */SLICE_275.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_275
ROUTE        15   e 0.908 */SLICE_275.F0 to */SLICE_286.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un5_jtdo_first_bit_sn
CTOF_DEL    ---     0.238 */SLICE_286.D0 to */SLICE_286.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_286
ROUTE         1   e 0.908 */SLICE_286.F0 to */SLICE_209.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_209.C1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_342.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_342.B0 to */SLICE_342.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_209.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[7]
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_339.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_339.B0 to */SLICE_339.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to */SLICE_210.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[8]
CTOF_DEL    ---     0.238 */SLICE_210.D0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_357.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_357.B0 to */SLICE_357.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_357
ROUTE         1   e 0.908 */SLICE_357.F0 to */SLICE_211.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[10]
CTOF_DEL    ---     0.238 */SLICE_211.D0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_146.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_146.C0 to */SLICE_146.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_320.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_320.C1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_146.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_146.C0 to */SLICE_146.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_193.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_193.B0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_193.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_193.B0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_193.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_193.B0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_193.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_193.B0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_193.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_193.B0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_193.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_193.B0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_193.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_193.B0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_175.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_175.D0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_180.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_180.D1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_181.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_181.D1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_182.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_182.D0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.879ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.802ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.908 */SLICE_195.F1 to */SLICE_179.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_179.D1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    3.802   (28.3% logic, 71.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_344.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         3   e 0.908 */SLICE_344.F0 to */SLICE_277.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_106.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_344.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         3   e 0.908 */SLICE_344.F0 to */SLICE_277.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_107.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_344.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         3   e 0.908 */SLICE_344.F0 to */SLICE_277.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_108.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_344.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         3   e 0.908 */SLICE_344.F0 to */SLICE_277.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_109.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_344.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         3   e 0.908 */SLICE_344.F0 to */SLICE_277.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_110.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_344.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         3   e 0.908 */SLICE_344.F0 to */SLICE_277.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_111.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_344.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         3   e 0.908 */SLICE_344.F0 to */SLICE_277.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_112.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_15.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_16.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_17.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_18.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_89.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_90.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_91.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_92.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_121 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to */SLICE_121.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_48.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_50.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_51.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_52.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_53.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_54.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_84.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_85 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_85.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_344.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_344.D0 to */SLICE_344.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         3   e 0.908 */SLICE_344.F0 to */SLICE_277.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_105.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_88.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to */SLICE_214.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to */SLICE_252.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_400.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_400.A0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_158.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_400.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_400.A0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_160.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_49.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *u/SLICE_54.Q1 to */SLICE_142.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[15]
CTOF_DEL    ---     0.238 */SLICE_142.A0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_144.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *u/SLICE_54.Q1 to */SLICE_142.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[15]
CTOF_DEL    ---     0.238 */SLICE_142.A0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_145.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *u/SLICE_54.Q1 to */SLICE_142.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[15]
CTOF_DEL    ---     0.238 */SLICE_142.A0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.908 */SLICE_142.F0 to */SLICE_320.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_320.D0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_146.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_268.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_268.A0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_17.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_49.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_50.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_51.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_52.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_53.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_54.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_84.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_85 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_85.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_159 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_400.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_400.A0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_159.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_88.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to */SLICE_214.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to */SLICE_252.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_16.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_320.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_144.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_320.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_145.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_320.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_320.A0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_146.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_344.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_344.B0 to */SLICE_344.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         3   e 0.908 */SLICE_344.F0 to */SLICE_277.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_105.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_344.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_344.B0 to */SLICE_344.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         3   e 0.908 */SLICE_344.F0 to */SLICE_277.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_106.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_18.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_89.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_90.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_91.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_121 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to */SLICE_121.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_378.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_378.A0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_48.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_344.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_344.B0 to */SLICE_344.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         3   e 0.908 */SLICE_344.F0 to */SLICE_277.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_107.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_344.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_344.B0 to */SLICE_344.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         3   e 0.908 */SLICE_344.F0 to */SLICE_277.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_108.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_344.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_344.B0 to */SLICE_344.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         3   e 0.908 */SLICE_344.F0 to */SLICE_277.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_109.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_344.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_344.B0 to */SLICE_344.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         3   e 0.908 */SLICE_344.F0 to */SLICE_277.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_110.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_344.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_344.B0 to */SLICE_344.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         3   e 0.908 */SLICE_344.F0 to */SLICE_277.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_111.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_268.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_268.A0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_400.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_400.A0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_161.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_344.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_344.B0 to */SLICE_344.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_344
ROUTE         3   e 0.908 */SLICE_344.F0 to */SLICE_277.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc14
CTOF_DEL    ---     0.238 */SLICE_277.B0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_112.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_15.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.789ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (3.563ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to */SLICE_294.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_92.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    3.563   (23.5% logic, 76.5% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.673ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (3.596ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q0 to */SLICE_299.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[28]
CTOF_DEL    ---     0.238 */SLICE_299.A1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.232 */SLICE_299.F1 to */SLICE_299.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_299.A0 to */SLICE_299.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F0 to */SLICE_113.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5_f0_0_a2_1
CTOF_DEL    ---     0.238 */SLICE_113.C1 to */SLICE_113.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.232 */SLICE_113.F1 to */SLICE_113.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_419
CTOF_DEL    ---     0.238 */SLICE_113.A0 to */SLICE_113.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.001 */SLICE_113.F0 to *SLICE_113.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    3.596   (36.6% logic, 63.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.673ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.596ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.232 *u/SLICE_62.F0 to *u/SLICE_62.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_62.B1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_213.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_213.A1 to */SLICE_213.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.232 */SLICE_213.F1 to */SLICE_213.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[14]
CTOF_DEL    ---     0.238 */SLICE_213.D0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    3.596   (36.6% logic, 63.4% route), 5 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.673ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (3.596ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_312.CLK to */SLICE_312.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312 (from ipClk_c)
ROUTE         3   e 0.232 */SLICE_312.Q0 to */SLICE_312.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/even_parity
CTOF_DEL    ---     0.238 */SLICE_312.A1 to */SLICE_312.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.232 */SLICE_312.F1 to */SLICE_312.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_16
CTOF_DEL    ---     0.238 */SLICE_312.A0 to */SLICE_312.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312
ROUTE         1   e 0.908 */SLICE_312.F0 to */SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
CTOF_DEL    ---     0.238 */SLICE_253.D1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    3.596   (36.6% logic, 63.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.673ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (3.596ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.232 */SLICE_349.Q0 to */SLICE_349.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_349.A1 to */SLICE_349.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349
ROUTE         1   e 0.908 */SLICE_349.F1 to */SLICE_253.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_0_a6_3_5
CTOF_DEL    ---     0.238 */SLICE_253.D0 to */SLICE_253.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.232 */SLICE_253.F0 to */SLICE_253.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_14_0
CTOF_DEL    ---     0.238 */SLICE_253.B1 to */SLICE_253.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_253
ROUTE         1   e 0.908 */SLICE_253.F1 to *u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
CTOF_DEL    ---     0.238 *u/SLICE_78.B0 to *u/SLICE_78.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78
ROUTE         1   e 0.001 *u/SLICE_78.F0 to */SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5 (to jtaghub16_jtck)
                  --------
                    3.596   (36.6% logic, 63.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.673ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (3.596ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_88.CLK to *u/SLICE_88.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (from jtaghub16_jtck)
ROUTE         5   e 0.908 *u/SLICE_88.Q1 to */SLICE_299.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_fast[29]
CTOF_DEL    ---     0.238 */SLICE_299.B1 to */SLICE_299.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE        16   e 0.232 */SLICE_299.F1 to */SLICE_299.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_59
CTOF_DEL    ---     0.238 */SLICE_299.A0 to */SLICE_299.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F0 to */SLICE_113.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5_f0_0_a2_1
CTOF_DEL    ---     0.238 */SLICE_113.C1 to */SLICE_113.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.232 */SLICE_113.F1 to */SLICE_113.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_419
CTOF_DEL    ---     0.238 */SLICE_113.A0 to */SLICE_113.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.001 */SLICE_113.F0 to *SLICE_113.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    3.596   (36.6% logic, 63.4% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.583ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (3.357ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to */SLICE_355.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_355.A0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to *u/SLICE_67.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 *u/SLICE_67.D0 to *u/SLICE_67.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE         2   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE         1   e 0.232 *u/SLICE_67.F1 to *u/SLICE_67.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    3.357   (32.1% logic, 67.9% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.583ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (3.357ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to */SLICE_355.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_355.B0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to *u/SLICE_67.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 *u/SLICE_67.D0 to *u/SLICE_67.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE         2   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE         1   e 0.232 *u/SLICE_67.F1 to *u/SLICE_67.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    3.357   (32.1% logic, 67.9% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.356ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (3.279ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_144.CLK to */SLICE_144.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_144.Q1 to *u/SLICE_20.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[1]
C0TOFCO_DE  ---     0.550 *u/SLICE_20.A0 to */SLICE_20.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_19.FCI to *u/SLICE_19.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_19
ROUTE         1   e 0.908 *u/SLICE_19.F1 to */SLICE_146.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[4]
CTOF_DEL    ---     0.238 */SLICE_146.D0 to */SLICE_146.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    3.279   (44.6% logic, 55.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.286ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (3.209ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_144.CLK to */SLICE_144.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_144.Q1 to *u/SLICE_20.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[1]
C0TOFCO_DE  ---     0.550 *u/SLICE_20.A0 to */SLICE_20.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_19.FCI to *u/SLICE_19.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_19
ROUTE         1   e 0.908 *u/SLICE_19.F0 to */SLICE_145.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[3]
CTOF_DEL    ---     0.238 */SLICE_145.D1 to */SLICE_145.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    3.209   (43.3% logic, 56.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.241ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (3.164ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_144.CLK to */SLICE_144.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_144.Q0 to *u/SLICE_21.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_21.A1 to */SLICE_21.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_21
ROUTE         1   e 0.001 */SLICE_21.FCO to */SLICE_20.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_20.FCI to */SLICE_20.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_19.FCI to *u/SLICE_19.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_19
ROUTE         1   e 0.908 *u/SLICE_19.F1 to */SLICE_146.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[4]
CTOF_DEL    ---     0.238 */SLICE_146.D0 to */SLICE_146.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    3.164   (42.5% logic, 57.5% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_294.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_294.B1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.232 */SLICE_294.F1 to */SLICE_294.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte
CTOF_DEL    ---     0.238 */SLICE_294.B0 to */SLICE_294.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE         1   e 0.908 */SLICE_294.F0 to */SLICE_103.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_32
CTOF_DEL    ---     0.238 */SLICE_103.A0 to */SLICE_103.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F0 to *SLICE_103.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_299.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_299.B0 to */SLICE_299.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F0 to */SLICE_113.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5_f0_0_a2_1
CTOF_DEL    ---     0.238 */SLICE_113.C1 to */SLICE_113.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.232 */SLICE_113.F1 to */SLICE_113.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_419
CTOF_DEL    ---     0.238 */SLICE_113.A0 to */SLICE_113.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.001 */SLICE_113.F0 to *SLICE_113.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q0 to */SLICE_373.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[2]
CTOF_DEL    ---     0.238 */SLICE_373.A0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q0 to */SLICE_352.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[14]
CTOF_DEL    ---     0.238 */SLICE_352.D1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q1 to */SLICE_352.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[11]
CTOF_DEL    ---     0.238 */SLICE_352.C1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q0 to */SLICE_351.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[0]
CTOF_DEL    ---     0.238 */SLICE_351.A0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q1 to */SLICE_352.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[13]
CTOF_DEL    ---     0.238 */SLICE_352.C0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q0 to */SLICE_373.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[6]
CTOF_DEL    ---     0.238 */SLICE_373.C0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_113.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_113.A1 to */SLICE_113.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.232 */SLICE_113.F1 to */SLICE_113.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_419
CTOF_DEL    ---     0.238 */SLICE_113.A0 to */SLICE_113.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.001 */SLICE_113.F0 to *SLICE_113.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q1 to */SLICE_373.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[5]
CTOF_DEL    ---     0.238 */SLICE_373.B0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q1 to */SLICE_351.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[9]
CTOF_DEL    ---     0.238 */SLICE_351.C0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_120 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_120.CLK to */SLICE_120.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_120 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_120.Q1 to */SLICE_289.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[11]
CTOF_DEL    ---     0.238 */SLICE_289.C1 to */SLICE_289.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.232 */SLICE_289.F1 to */SLICE_289.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_289.A0 to */SLICE_289.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.908 */SLICE_289.F0 to */SLICE_211.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q0 to */SLICE_286.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[8]
CTOF_DEL    ---     0.238 */SLICE_286.D1 to */SLICE_286.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_286
ROUTE         1   e 0.232 */SLICE_286.F1 to */SLICE_286.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[7]
CTOF_DEL    ---     0.238 */SLICE_286.B0 to */SLICE_286.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_286
ROUTE         1   e 0.908 */SLICE_286.F0 to */SLICE_209.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_209.C1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_110.CLK to */SLICE_110.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_110.Q0 to */SLICE_288.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[10]
CTOF_DEL    ---     0.238 */SLICE_288.D1 to */SLICE_288.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.232 */SLICE_288.F1 to */SLICE_288.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_288.A0 to */SLICE_288.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.908 */SLICE_288.F0 to */SLICE_210.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_210.C1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_111.CLK to */SLICE_111.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_111.Q0 to */SLICE_290.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[12]
CTOF_DEL    ---     0.238 */SLICE_290.D1 to */SLICE_290.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.232 */SLICE_290.F1 to */SLICE_290.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_290.A0 to */SLICE_290.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.908 */SLICE_290.F0 to */SLICE_211.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_120 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_120.CLK to */SLICE_120.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_120 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_120.Q0 to */SLICE_291.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[10]
CTOF_DEL    ---     0.238 */SLICE_291.C1 to */SLICE_291.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.232 */SLICE_291.F1 to */SLICE_291.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_291.A0 to */SLICE_291.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.908 */SLICE_291.F0 to */SLICE_212.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_311.CLK to */SLICE_311.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_311.Q0 to *u/SLICE_62.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w_rep1
CTOF_DEL    ---     0.238 *u/SLICE_62.A1 to *u/SLICE_62.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        15   e 0.908 *u/SLICE_62.F1 to */SLICE_213.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_58
CTOF_DEL    ---     0.238 */SLICE_213.A1 to */SLICE_213.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.232 */SLICE_213.F1 to */SLICE_213.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[14]
CTOF_DEL    ---     0.238 */SLICE_213.D0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to *u/SLICE_73.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.A0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to */SLICE_142.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_142.B1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.001 */SLICE_142.F0 to *SLICE_142.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_107.Q0 to */SLICE_282.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[4]
CTOF_DEL    ---     0.238 */SLICE_282.D1 to */SLICE_282.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_282.A0 to */SLICE_282.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.908 */SLICE_282.F0 to */SLICE_207.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_207.C1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_108.Q0 to */SLICE_284.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[6]
CTOF_DEL    ---     0.238 */SLICE_284.D1 to */SLICE_284.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.232 */SLICE_284.F1 to */SLICE_284.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_284.A0 to */SLICE_284.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F0 to */SLICE_208.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_208.C1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_104.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_104.A1 to */SLICE_104.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         2   e 0.232 */SLICE_104.F1 to */SLICE_104.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_104.A0 to */SLICE_104.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F0 to *SLICE_104.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_281.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_281.B1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_213.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_213.B1 to */SLICE_213.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.232 */SLICE_213.F1 to */SLICE_213.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[14]
CTOF_DEL    ---     0.238 */SLICE_213.D0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to *u/SLICE_73.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.C0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to */SLICE_142.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_142.B1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.001 */SLICE_142.F0 to *SLICE_142.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_67.CLK to *u/SLICE_67.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_67.Q0 to */SLICE_360.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 */SLICE_360.B1 to */SLICE_360.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         2   e 0.908 */SLICE_360.F1 to */SLICE_142.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_142.A1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.001 */SLICE_142.F0 to *SLICE_142.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_118 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_118 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_118.Q1 to */SLICE_283.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[5]
CTOF_DEL    ---     0.238 */SLICE_283.A1 to */SLICE_283.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[4]
CTOF_DEL    ---     0.238 */SLICE_283.B0 to */SLICE_283.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.908 */SLICE_283.F0 to */SLICE_208.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_208.C0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_119 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_119.CLK to */SLICE_119.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_119 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_119.Q1 to */SLICE_285.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[7]
CTOF_DEL    ---     0.238 */SLICE_285.C1 to */SLICE_285.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.232 */SLICE_285.F1 to */SLICE_285.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_285.A0 to */SLICE_285.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F0 to */SLICE_209.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_209.C0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_119 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_119.CLK to */SLICE_119.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_119 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_119.Q0 to */SLICE_287.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[6]
CTOF_DEL    ---     0.238 */SLICE_287.C1 to */SLICE_287.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.232 */SLICE_287.F1 to */SLICE_287.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_287.A0 to */SLICE_287.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.908 */SLICE_287.F0 to */SLICE_210.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_210.C0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_104.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_104.C1 to */SLICE_104.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         2   e 0.232 */SLICE_104.F1 to */SLICE_104.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_104.A0 to */SLICE_104.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F0 to *SLICE_104.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.232 */SLICE_297.F1 to */SLICE_297.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_297.B0 to */SLICE_297.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE         1   e 0.908 */SLICE_297.F0 to *u/SLICE_89.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_225
CTOF_DEL    ---     0.238 *u/SLICE_89.A0 to *u/SLICE_89.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89
ROUTE         1   e 0.001 *u/SLICE_89.F0 to */SLICE_89.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_226 (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_112.CLK to */SLICE_112.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_112.Q0 to */SLICE_292.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[14]
CTOF_DEL    ---     0.238 */SLICE_292.D1 to */SLICE_292.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.232 */SLICE_292.F1 to */SLICE_292.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_292.A0 to */SLICE_292.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.908 */SLICE_292.F0 to */SLICE_212.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.232 */SLICE_297.F1 to */SLICE_297.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_297.B0 to */SLICE_297.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE         1   e 0.908 */SLICE_297.F0 to *u/SLICE_89.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_225
CTOF_DEL    ---     0.238 *u/SLICE_89.A0 to *u/SLICE_89.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89
ROUTE         1   e 0.001 *u/SLICE_89.F0 to */SLICE_89.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_226 (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_108.Q1 to */SLICE_285.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[7]
CTOF_DEL    ---     0.238 */SLICE_285.D1 to */SLICE_285.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.232 */SLICE_285.F1 to */SLICE_285.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
CTOF_DEL    ---     0.238 */SLICE_285.A0 to */SLICE_285.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F0 to */SLICE_209.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_209.C0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q1 to */SLICE_287.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[9]
CTOF_DEL    ---     0.238 */SLICE_287.D1 to */SLICE_287.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.232 */SLICE_287.F1 to */SLICE_287.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
CTOF_DEL    ---     0.238 */SLICE_287.A0 to */SLICE_287.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.908 */SLICE_287.F0 to */SLICE_210.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_210.C0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_110.CLK to */SLICE_110.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_110.Q1 to */SLICE_289.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[11]
CTOF_DEL    ---     0.238 */SLICE_289.D1 to */SLICE_289.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.232 */SLICE_289.F1 to */SLICE_289.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
CTOF_DEL    ---     0.238 */SLICE_289.A0 to */SLICE_289.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.908 */SLICE_289.F0 to */SLICE_211.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_111.CLK to */SLICE_111.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_111.Q1 to */SLICE_291.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[13]
CTOF_DEL    ---     0.238 */SLICE_291.D1 to */SLICE_291.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.232 */SLICE_291.F1 to */SLICE_291.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
CTOF_DEL    ---     0.238 */SLICE_291.A0 to */SLICE_291.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.908 */SLICE_291.F0 to */SLICE_212.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_177.CLK to */SLICE_177.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_177.Q0 to */SLICE_352.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[4]
CTOF_DEL    ---     0.238 */SLICE_352.B1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_281.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_281.D1 to */SLICE_281.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE        16   e 0.908 */SLICE_281.F1 to */SLICE_213.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_61
CTOF_DEL    ---     0.238 */SLICE_213.B1 to */SLICE_213.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.232 */SLICE_213.F1 to */SLICE_213.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[14]
CTOF_DEL    ---     0.238 */SLICE_213.D0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_115.CLK to */SLICE_115.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_115.Q0 to */SLICE_360.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/parity_err
CTOF_DEL    ---     0.238 */SLICE_360.A0 to */SLICE_360.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         1   e 0.908 */SLICE_360.F0 to */SLICE_142.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_142.D1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.001 */SLICE_142.F0 to *SLICE_142.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to *u/SLICE_73.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_73.B0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to */SLICE_142.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_142.B1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.001 */SLICE_142.F0 to *SLICE_142.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_313.CLK to */SLICE_313.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_313.Q0 to */SLICE_360.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_rep1
CTOF_DEL    ---     0.238 */SLICE_360.A1 to */SLICE_360.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         2   e 0.908 */SLICE_360.F1 to */SLICE_142.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_142.A1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.001 */SLICE_142.F0 to *SLICE_142.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_118 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_118 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_118.Q0 to */SLICE_282.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[4]
CTOF_DEL    ---     0.238 */SLICE_282.C1 to */SLICE_282.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.232 */SLICE_282.F1 to */SLICE_282.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
CTOF_DEL    ---     0.238 */SLICE_282.A0 to */SLICE_282.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.908 */SLICE_282.F0 to */SLICE_207.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_207.C1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_119 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_119.CLK to */SLICE_119.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_119 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_119.Q0 to */SLICE_284.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[6]
CTOF_DEL    ---     0.238 */SLICE_284.C1 to */SLICE_284.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.232 */SLICE_284.F1 to */SLICE_284.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
CTOF_DEL    ---     0.238 */SLICE_284.A0 to */SLICE_284.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F0 to */SLICE_208.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_208.C1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_118 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_118.CLK to */SLICE_118.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_118 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_118.Q1 to */SLICE_286.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[5]
CTOF_DEL    ---     0.238 */SLICE_286.A1 to */SLICE_286.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_286
ROUTE         1   e 0.232 */SLICE_286.F1 to */SLICE_286.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[7]
CTOF_DEL    ---     0.238 */SLICE_286.B0 to */SLICE_286.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_286
ROUTE         1   e 0.908 */SLICE_286.F0 to */SLICE_209.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_209.C1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_178.CLK to */SLICE_178.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_178.Q1 to */SLICE_373.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[7]
CTOF_DEL    ---     0.238 */SLICE_373.D0 to */SLICE_373.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_373
ROUTE         1   e 0.908 */SLICE_373.F0 to */SLICE_195.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_8
CTOF_DEL    ---     0.238 */SLICE_195.A1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_107.Q1 to */SLICE_283.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[5]
CTOF_DEL    ---     0.238 */SLICE_283.D1 to */SLICE_283.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.232 */SLICE_283.F1 to */SLICE_283.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[4]
CTOF_DEL    ---     0.238 */SLICE_283.B0 to */SLICE_283.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.908 */SLICE_283.F0 to */SLICE_208.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_208.C0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_179.CLK to */SLICE_179.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_179.Q0 to */SLICE_352.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[8]
CTOF_DEL    ---     0.238 */SLICE_352.A0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_181.CLK to */SLICE_181.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_181.Q0 to */SLICE_352.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[12]
CTOF_DEL    ---     0.238 */SLICE_352.B0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_180.CLK to */SLICE_180.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_180.Q0 to */SLICE_351.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[10]
CTOF_DEL    ---     0.238 */SLICE_351.D0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_182.CLK to */SLICE_182.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_182.Q1 to */SLICE_352.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[15]
CTOF_DEL    ---     0.238 */SLICE_352.D0 to */SLICE_352.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F0 to */SLICE_195.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_10
CTOF_DEL    ---     0.238 */SLICE_195.C1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_299.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_299.C0 to */SLICE_299.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_299
ROUTE         1   e 0.908 */SLICE_299.F0 to */SLICE_113.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5_f0_0_a2_1
CTOF_DEL    ---     0.238 */SLICE_113.C1 to */SLICE_113.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.232 */SLICE_113.F1 to */SLICE_113.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_419
CTOF_DEL    ---     0.238 */SLICE_113.A0 to */SLICE_113.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.001 */SLICE_113.F0 to *SLICE_113.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_176.CLK to */SLICE_176.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_176.Q1 to */SLICE_351.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[3]
CTOF_DEL    ---     0.238 */SLICE_351.B0 to */SLICE_351.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         1   e 0.908 */SLICE_351.F0 to */SLICE_195.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_11
CTOF_DEL    ---     0.238 */SLICE_195.D1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_104.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_104.C1 to */SLICE_104.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         2   e 0.232 */SLICE_104.F1 to */SLICE_104.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_104.A0 to */SLICE_104.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F0 to *SLICE_104.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_104.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_104.C1 to */SLICE_104.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         2   e 0.232 */SLICE_104.F1 to */SLICE_104.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_5
CTOF_DEL    ---     0.238 */SLICE_104.A0 to */SLICE_104.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F0 to *SLICE_104.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_120 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_120.CLK to */SLICE_120.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_120 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_120.Q0 to */SLICE_293.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[10]
CTOF_DEL    ---     0.238 */SLICE_293.C1 to */SLICE_293.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.232 */SLICE_293.F1 to */SLICE_293.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_293.A0 to */SLICE_293.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.908 */SLICE_293.F0 to */SLICE_213.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_93.Q0 to */SLICE_360.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 */SLICE_360.C1 to */SLICE_360.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         2   e 0.908 */SLICE_360.F1 to */SLICE_142.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block
CTOF_DEL    ---     0.238 */SLICE_142.A1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.001 */SLICE_142.F0 to *SLICE_142.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_120 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_120.CLK to */SLICE_120.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_120 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_120.Q0 to */SLICE_288.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[10]
CTOF_DEL    ---     0.238 */SLICE_288.C1 to */SLICE_288.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.232 */SLICE_288.F1 to */SLICE_288.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
CTOF_DEL    ---     0.238 */SLICE_288.A0 to */SLICE_288.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.908 */SLICE_288.F0 to */SLICE_210.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_210.C1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_120 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_120.CLK to */SLICE_120.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_120 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_120.Q1 to */SLICE_290.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[11]
CTOF_DEL    ---     0.238 */SLICE_290.C1 to */SLICE_290.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.232 */SLICE_290.F1 to */SLICE_290.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
CTOF_DEL    ---     0.238 */SLICE_290.A0 to */SLICE_290.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.908 */SLICE_290.F0 to */SLICE_211.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_119 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_119.CLK to */SLICE_119.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_119 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_119.Q0 to */SLICE_292.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[6]
CTOF_DEL    ---     0.238 */SLICE_292.C1 to */SLICE_292.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.232 */SLICE_292.F1 to */SLICE_292.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
CTOF_DEL    ---     0.238 */SLICE_292.A0 to */SLICE_292.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.908 */SLICE_292.F0 to */SLICE_212.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.232 */SLICE_297.F1 to */SLICE_297.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_297.B0 to */SLICE_297.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE         1   e 0.908 */SLICE_297.F0 to *u/SLICE_89.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_225
CTOF_DEL    ---     0.238 *u/SLICE_89.A0 to *u/SLICE_89.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89
ROUTE         1   e 0.001 *u/SLICE_89.F0 to */SLICE_89.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_226 (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_175.CLK to */SLICE_175.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_175.Q1 to */SLICE_352.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt[1]
CTOF_DEL    ---     0.238 */SLICE_352.A1 to */SLICE_352.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_352
ROUTE         1   e 0.908 */SLICE_352.F1 to */SLICE_195.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17_9
CTOF_DEL    ---     0.238 */SLICE_195.B1 to */SLICE_195.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE        20   e 0.232 */SLICE_195.F1 to */SLICE_195.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active17
CTOF_DEL    ---     0.238 */SLICE_195.B0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.203ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (3.126ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_112.CLK to */SLICE_112.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_112.Q1 to */SLICE_293.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[15]
CTOF_DEL    ---     0.238 */SLICE_293.D1 to */SLICE_293.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.232 */SLICE_293.F1 to */SLICE_293.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
CTOF_DEL    ---     0.238 */SLICE_293.A0 to */SLICE_293.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.908 */SLICE_293.F0 to */SLICE_213.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    3.126   (34.5% logic, 65.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.173ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (3.096ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_144.CLK to */SLICE_144.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_144.Q0 to *u/SLICE_21.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_21.A1 to */SLICE_21.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_21
ROUTE         1   e 0.001 */SLICE_21.FCO to */SLICE_20.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[0]
FCITOF1_DE  ---     0.310 */SLICE_20.FCI to *u/SLICE_20.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.908 *u/SLICE_20.F1 to */SLICE_145.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[2]
CTOF_DEL    ---     0.238 */SLICE_145.D0 to */SLICE_145.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    3.096   (41.3% logic, 58.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.173ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (3.096ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_145.CLK to */SLICE_145.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_145.Q0 to *u/SLICE_20.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[2]
C1TOFCO_DE  ---     0.367 *u/SLICE_20.A1 to */SLICE_20.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_19.FCI to *u/SLICE_19.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_19
ROUTE         1   e 0.908 *u/SLICE_19.F1 to */SLICE_146.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[4]
CTOF_DEL    ---     0.238 */SLICE_146.D0 to */SLICE_146.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    3.096   (41.3% logic, 58.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.171ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (3.094ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_144.CLK to */SLICE_144.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_144.Q0 to *u/SLICE_21.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_21.A1 to */SLICE_21.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_21
ROUTE         1   e 0.001 */SLICE_21.FCO to */SLICE_20.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_20.FCI to */SLICE_20.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_19.FCI to *u/SLICE_19.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_19
ROUTE         1   e 0.908 *u/SLICE_19.F0 to */SLICE_145.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[3]
CTOF_DEL    ---     0.238 */SLICE_145.D1 to */SLICE_145.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    3.094   (41.2% logic, 58.8% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_270.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_270.C0 to */SLICE_270.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.232 */SLICE_270.F0 to */SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_320.Q0 to */SLICE_251.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_251.A1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_99.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_270.CLK to */SLICE_270.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_270.Q0 to */SLICE_268.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_268.B1 to */SLICE_268.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.232 */SLICE_268.F1 to */SLICE_268.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_96
CTOF_DEL    ---     0.238 */SLICE_268.B0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_268.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_268.A0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_269.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_269.A1 to */SLICE_269.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.232 */SLICE_269.F1 to */SLICE_269.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_269.A0 to */SLICE_269.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.908 */SLICE_269.F0 to */SLICE_205.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_320.Q0 to */SLICE_251.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_251.A1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_97.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_320.Q0 to */SLICE_251.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_251.A1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to */SLICE_101.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_277.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_277.B1 to */SLICE_277.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         2   e 0.232 */SLICE_277.F1 to */SLICE_277.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc19_i_0
CTOF_DEL    ---     0.238 */SLICE_277.C0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_106.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_277.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_277.B1 to */SLICE_277.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         2   e 0.232 */SLICE_277.F1 to */SLICE_277.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc19_i_0
CTOF_DEL    ---     0.238 */SLICE_277.C0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_108.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_277.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_277.B1 to */SLICE_277.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         2   e 0.232 */SLICE_277.F1 to */SLICE_277.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc19_i_0
CTOF_DEL    ---     0.238 */SLICE_277.C0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_110.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_277.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_277.B1 to */SLICE_277.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         2   e 0.232 */SLICE_277.F1 to */SLICE_277.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc19_i_0
CTOF_DEL    ---     0.238 */SLICE_277.C0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_112.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_159 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_320.Q0 to */SLICE_320.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_320.A1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_400.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_400.C0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_159.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_320.Q0 to */SLICE_320.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_320.A1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_400.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_400.C0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_161.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_320.Q0 to */SLICE_251.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_251.A1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_95.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_269.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_269.B1 to */SLICE_269.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.232 */SLICE_269.F1 to */SLICE_269.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_62
CTOF_DEL    ---     0.238 */SLICE_269.A0 to */SLICE_269.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.908 */SLICE_269.F0 to */SLICE_205.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_195.CLK to */SLICE_195.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (from jtaghub16_jtck)
ROUTE         6   e 0.232 */SLICE_195.Q0 to */SLICE_195.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]
CTOF_DEL    ---     0.238 */SLICE_195.C0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.908 */SLICE_195.F0 to */SLICE_270.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_270.D1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_205.CLK to */SLICE_205.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_205.Q0 to */SLICE_268.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_268.A1 to */SLICE_268.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.232 */SLICE_268.F1 to */SLICE_268.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_96
CTOF_DEL    ---     0.238 */SLICE_268.B0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_320.Q0 to */SLICE_251.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_251.A1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_98.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_320.Q0 to */SLICE_251.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_251.A1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to */SLICE_100.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_277.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_277.B1 to */SLICE_277.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         2   e 0.232 */SLICE_277.F1 to */SLICE_277.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc19_i_0
CTOF_DEL    ---     0.238 */SLICE_277.C0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_105.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_277.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_277.B1 to */SLICE_277.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         2   e 0.232 */SLICE_277.F1 to */SLICE_277.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc19_i_0
CTOF_DEL    ---     0.238 */SLICE_277.C0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_107.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_277.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_277.B1 to */SLICE_277.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         2   e 0.232 */SLICE_277.F1 to */SLICE_277.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc19_i_0
CTOF_DEL    ---     0.238 */SLICE_277.C0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_109.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_277.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_277.B1 to */SLICE_277.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         2   e 0.232 */SLICE_277.F1 to */SLICE_277.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc19_i_0
CTOF_DEL    ---     0.238 */SLICE_277.C0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_111.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_320.Q0 to */SLICE_251.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_251.A1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_94.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_320.Q0 to */SLICE_320.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_320.A1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_400.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_400.C0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_158.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_320.Q0 to */SLICE_320.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_320.A1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_400.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_400.C0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_160.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_320.Q0 to */SLICE_251.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_251.A1 to */SLICE_251.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         1   e 0.232 */SLICE_251.F1 to */SLICE_251.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_251.D0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_96.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.113ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (2.887ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_351.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_351.B1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.887   (29.1% logic, 70.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.103ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (3.026ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_144.CLK to */SLICE_144.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_144.Q0 to *u/SLICE_21.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_21.A1 to */SLICE_21.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_21
ROUTE         1   e 0.001 */SLICE_21.FCO to */SLICE_20.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[0]
FCITOF0_DE  ---     0.240 */SLICE_20.FCI to *u/SLICE_20.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.908 *u/SLICE_20.F0 to */SLICE_144.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[1]
CTOF_DEL    ---     0.238 */SLICE_144.D1 to */SLICE_144.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F1 to *SLICE_144.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    3.026   (39.9% logic, 60.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    3.103ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (3.026ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_145.CLK to */SLICE_145.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_145.Q0 to *u/SLICE_20.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[2]
C1TOFCO_DE  ---     0.367 *u/SLICE_20.A1 to */SLICE_20.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.001 */SLICE_20.FCO to */SLICE_19.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_19.FCI to *u/SLICE_19.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_19
ROUTE         1   e 0.908 *u/SLICE_19.F0 to */SLICE_145.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[3]
CTOF_DEL    ---     0.238 */SLICE_145.D1 to */SLICE_145.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    3.026   (39.9% logic, 60.1% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.862ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (2.785ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_144.CLK to */SLICE_144.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_144.Q1 to *u/SLICE_20.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[1]
CTOF1_DEL   ---     0.367 *u/SLICE_20.A0 to *u/SLICE_20.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.908 *u/SLICE_20.F1 to */SLICE_145.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[2]
CTOF_DEL    ---     0.238 */SLICE_145.D0 to */SLICE_145.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    2.785   (34.8% logic, 65.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.862ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (2.785ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_145.CLK to */SLICE_145.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_145.Q1 to *u/SLICE_19.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[3]
CTOF1_DEL   ---     0.367 *u/SLICE_19.A0 to *u/SLICE_19.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_19
ROUTE         1   e 0.908 *u/SLICE_19.F1 to */SLICE_146.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[4]
CTOF_DEL    ---     0.238 */SLICE_146.D0 to */SLICE_146.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    2.785   (34.8% logic, 65.2% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_144.CLK to */SLICE_144.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_144.Q0 to *u/SLICE_21.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[0]
CTOF_DEL    ---     0.238 *u/SLICE_21.A1 to *u/SLICE_21.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_21
ROUTE         1   e 0.908 *u/SLICE_21.F1 to */SLICE_144.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[0]
CTOF_DEL    ---     0.238 */SLICE_144.D0 to */SLICE_144.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F0 to *SLICE_144.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay mg5ahub/SLICE_221 to mg5ahub/SLICE_222 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_221.CLK to */SLICE_221.Q0 mg5ahub/SLICE_221 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_221.Q0 to */SLICE_353.A1 mg5ahub/bit_count_0
CTOF_DEL    ---     0.238 */SLICE_353.A1 to */SLICE_353.F1 mg5ahub/SLICE_353
ROUTE         1   e 0.908 */SLICE_353.F1 to */SLICE_222.C1 mg5ahub/un8_bit_count_p4
CTOF_DEL    ---     0.238 */SLICE_222.C1 to */SLICE_222.F1 mg5ahub/SLICE_222
ROUTE         1   e 0.001 */SLICE_222.F1 to *SLICE_222.DI1 mg5ahub/N_46_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_90.CLK to *u/SLICE_90.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *u/SLICE_90.Q1 to */SLICE_380.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_tr_dout[3]
CTOF_DEL    ---     0.238 */SLICE_380.A0 to */SLICE_380.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F0 to *u/SLICE_90.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_257
CTOF_DEL    ---     0.238 *u/SLICE_90.A0 to *u/SLICE_90.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90
ROUTE         1   e 0.001 *u/SLICE_90.F0 to */SLICE_90.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_258 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_91.CLK to *u/SLICE_91.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *u/SLICE_91.Q0 to */SLICE_381.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_tr_dout[4]
CTOF_DEL    ---     0.238 */SLICE_381.A0 to */SLICE_381.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         1   e 0.908 */SLICE_381.F0 to *u/SLICE_90.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_273
CTOF_DEL    ---     0.238 *u/SLICE_90.A1 to *u/SLICE_90.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90
ROUTE         1   e 0.001 *u/SLICE_90.F1 to */SLICE_90.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_274 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_208.CLK to */SLICE_208.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_208.Q0 to */SLICE_340.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[4]
CTOF_DEL    ---     0.238 */SLICE_340.C0 to */SLICE_340.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F0 to */SLICE_208.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_208.D0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_96.CLK to *u/SLICE_96.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_96.Q1 to */SLICE_283.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[5]
CTOF_DEL    ---     0.238 */SLICE_283.C0 to */SLICE_283.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_283
ROUTE         1   e 0.908 */SLICE_283.F0 to */SLICE_208.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
CTOF_DEL    ---     0.238 */SLICE_208.C0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_91.CLK to *u/SLICE_91.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *u/SLICE_91.Q1 to */SLICE_382.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_tr_dout[5]
CTOF_DEL    ---     0.238 */SLICE_382.A0 to */SLICE_382.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_382
ROUTE         1   e 0.908 */SLICE_382.F0 to *u/SLICE_91.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_289
CTOF_DEL    ---     0.238 *u/SLICE_91.A0 to *u/SLICE_91.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91
ROUTE         1   e 0.001 *u/SLICE_91.F0 to */SLICE_91.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_290 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_92.CLK to *u/SLICE_92.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *u/SLICE_92.Q0 to */SLICE_383.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_tr_dout[6]
CTOF_DEL    ---     0.238 */SLICE_383.A0 to */SLICE_383.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_383
ROUTE         1   e 0.908 */SLICE_383.F0 to *u/SLICE_91.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_305
CTOF_DEL    ---     0.238 *u/SLICE_91.A1 to *u/SLICE_91.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91
ROUTE         1   e 0.001 *u/SLICE_91.F1 to */SLICE_91.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_306 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_209.CLK to */SLICE_209.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_209.Q0 to */SLICE_340.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[6]
CTOF_DEL    ---     0.238 */SLICE_340.D1 to */SLICE_340.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F1 to */SLICE_208.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[5]
CTOF_DEL    ---     0.238 */SLICE_208.D1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to *u/SLICE_92.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 *u/SLICE_92.B1 to *u/SLICE_92.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92
ROUTE         1   e 0.001 *u/SLICE_92.F1 to */SLICE_92.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_334 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_195.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_195.A0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_175.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_175.A0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_175.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_175.A1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_176.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_176.A0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_176.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_176.A1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_177.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_177.A0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_177.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_177.A1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_178.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_178.A0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_178.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_178.A1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_179.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_179.A0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_179.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_179.A1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_180.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_180.A0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay mg5ahub/SLICE_222 to mg5ahub/SLICE_222 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_222.CLK to */SLICE_222.Q0 mg5ahub/SLICE_222 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_222.Q0 to */SLICE_353.C1 mg5ahub/bit_count_2
CTOF_DEL    ---     0.238 */SLICE_353.C1 to */SLICE_353.F1 mg5ahub/SLICE_353
ROUTE         1   e 0.908 */SLICE_353.F1 to */SLICE_222.C1 mg5ahub/un8_bit_count_p4
CTOF_DEL    ---     0.238 */SLICE_222.C1 to */SLICE_222.F1 mg5ahub/SLICE_222
ROUTE         1   e 0.001 */SLICE_222.F1 to *SLICE_222.DI1 mg5ahub/N_46_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_181.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_181.A0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_181.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_181.A1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_182.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_182.A0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_182.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_182.A1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_112.CLK to */SLICE_112.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_112.Q1 to */SLICE_390.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[15]
CTOF_DEL    ---     0.238 */SLICE_390.B0 to */SLICE_390.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_390
ROUTE         1   e 0.908 */SLICE_390.F0 to */SLICE_105.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_2_0[0]
CTOF_DEL    ---     0.238 */SLICE_105.D0 to */SLICE_105.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105
ROUTE         1   e 0.001 */SLICE_105.F0 to *SLICE_105.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_103.Q0 to */SLICE_297.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[0]
CTOF_DEL    ---     0.238 */SLICE_297.A1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_103.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_103.C0 to */SLICE_103.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F0 to *SLICE_103.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_320.Q0 to */SLICE_294.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_294.A0 to */SLICE_294.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE         1   e 0.908 */SLICE_294.F0 to */SLICE_103.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_32
CTOF_DEL    ---     0.238 */SLICE_103.A0 to */SLICE_103.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F0 to *SLICE_103.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_207.CLK to */SLICE_207.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_207.Q0 to */SLICE_343.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[2]
CTOF_DEL    ---     0.238 */SLICE_343.C0 to */SLICE_343.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_207.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[2]
CTOF_DEL    ---     0.238 */SLICE_207.D0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_320.Q0 to */SLICE_361.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_361.A0 to */SLICE_361.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361
ROUTE         2   e 0.908 */SLICE_361.F0 to */SLICE_104.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_104.B0 to */SLICE_104.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F0 to *SLICE_104.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_96.CLK to *u/SLICE_96.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_96.Q0 to */SLICE_392.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[4]
CTOF_DEL    ---     0.238 */SLICE_392.A0 to */SLICE_392.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_392
ROUTE         1   e 0.908 */SLICE_392.F0 to *u/SLICE_94.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_2_0[0]
CTOF_DEL    ---     0.238 *u/SLICE_94.D0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.908 *u/SLICE_48.Q1 to */SLICE_391.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]
CTOF_DEL    ---     0.238 */SLICE_391.B0 to */SLICE_391.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         1   e 0.908 */SLICE_391.F0 to *u/SLICE_93.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_r_w4_2
CTOF_DEL    ---     0.238 *u/SLICE_93.C0 to *u/SLICE_93.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93
ROUTE         1   e 0.001 *u/SLICE_93.F0 to */SLICE_93.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to *u/SLICE_73.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_73.B0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to *u/SLICE_93.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 *u/SLICE_93.A0 to *u/SLICE_93.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93
ROUTE         1   e 0.001 *u/SLICE_93.F0 to */SLICE_93.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_206.CLK to */SLICE_206.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_206.Q0 to */SLICE_357.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[0]
CTOF_DEL    ---     0.238 */SLICE_357.C1 to */SLICE_357.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_357
ROUTE         1   e 0.908 */SLICE_357.F1 to */SLICE_206.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[0]
CTOF_DEL    ---     0.238 */SLICE_206.D0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_206.CLK to */SLICE_206.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_206.Q1 to */SLICE_357.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[1]
CTOF_DEL    ---     0.238 */SLICE_357.D1 to */SLICE_357.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_357
ROUTE         1   e 0.908 */SLICE_357.F1 to */SLICE_206.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[0]
CTOF_DEL    ---     0.238 */SLICE_206.D0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_89.CLK to *u/SLICE_89.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *u/SLICE_89.Q1 to */SLICE_297.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_tr_dout[1]
CTOF_DEL    ---     0.238 */SLICE_297.A0 to */SLICE_297.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE         1   e 0.908 */SLICE_297.F0 to *u/SLICE_89.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_225
CTOF_DEL    ---     0.238 *u/SLICE_89.A0 to *u/SLICE_89.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89
ROUTE         1   e 0.001 *u/SLICE_89.F0 to */SLICE_89.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_226 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_210.CLK to */SLICE_210.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_210.Q1 to */SLICE_339.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[9]
CTOF_DEL    ---     0.238 */SLICE_339.C1 to */SLICE_339.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F1 to */SLICE_210.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[9]
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_100.CLK to */SLICE_100.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_100.Q0 to */SLICE_290.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[12]
CTOF_DEL    ---     0.238 */SLICE_290.B0 to */SLICE_290.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_290
ROUTE         1   e 0.908 */SLICE_290.F0 to */SLICE_211.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
CTOF_DEL    ---     0.238 */SLICE_211.C1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_211.CLK to */SLICE_211.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_211.Q1 to */SLICE_341.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[11]
CTOF_DEL    ---     0.238 */SLICE_341.C1 to */SLICE_341.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_211.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[11]
CTOF_DEL    ---     0.238 */SLICE_211.D1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_100.CLK to */SLICE_100.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_100.Q1 to */SLICE_291.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[13]
CTOF_DEL    ---     0.238 */SLICE_291.B0 to */SLICE_291.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_291
ROUTE         1   e 0.908 */SLICE_291.F0 to */SLICE_212.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
CTOF_DEL    ---     0.238 */SLICE_212.C0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_101.Q0 to */SLICE_292.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[14]
CTOF_DEL    ---     0.238 */SLICE_292.B0 to */SLICE_292.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_292
ROUTE         1   e 0.908 */SLICE_292.F0 to */SLICE_212.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
CTOF_DEL    ---     0.238 */SLICE_212.C1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_87 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to *u/SLICE_87.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 *u/SLICE_87.A0 to *u/SLICE_87.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_87
ROUTE         1   e 0.001 *u/SLICE_87.F0 to */SLICE_87.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14[35] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to *u/SLICE_73.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_73.B0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to */SLICE_115.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_115.B0 to */SLICE_115.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115
ROUTE         1   e 0.001 */SLICE_115.F0 to *SLICE_115.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_3 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_296.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_296.A1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to *u/SLICE_79.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 *u/SLICE_79.A0 to *u/SLICE_79.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79
ROUTE         1   e 0.001 *u/SLICE_79.F0 to */SLICE_79.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_checker_4 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_207.CLK to */SLICE_207.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_207.Q0 to */SLICE_343.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[2]
CTOF_DEL    ---     0.238 */SLICE_343.D1 to */SLICE_343.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F1 to */SLICE_206.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[1]
CTOF_DEL    ---     0.238 */SLICE_206.D1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q1 to */SLICE_379.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trace_dout[1]
CTOF_DEL    ---     0.238 */SLICE_379.C0 to */SLICE_379.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_379
ROUTE         1   e 0.908 */SLICE_379.F0 to *u/SLICE_89.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_241
CTOF_DEL    ---     0.238 *u/SLICE_89.A1 to *u/SLICE_89.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89
ROUTE         1   e 0.001 *u/SLICE_89.F1 to */SLICE_89.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_242 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_208.CLK to */SLICE_208.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_208.Q0 to */SLICE_281.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[4]
CTOF_DEL    ---     0.238 */SLICE_281.D0 to */SLICE_281.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE         1   e 0.908 */SLICE_281.F0 to */SLICE_207.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[3]
CTOF_DEL    ---     0.238 */SLICE_207.D1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_161.CLK to */SLICE_161.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_161.Q0 to */SLICE_384.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trace_dout[6]
CTOF_DEL    ---     0.238 */SLICE_384.C0 to */SLICE_384.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_384
ROUTE         1   e 0.908 */SLICE_384.F0 to *u/SLICE_92.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_321
CTOF_DEL    ---     0.238 *u/SLICE_92.A0 to *u/SLICE_92.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92
ROUTE         1   e 0.001 *u/SLICE_92.F0 to */SLICE_92.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_322 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_209.CLK to */SLICE_209.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_209.Q0 to */SLICE_342.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[6]
CTOF_DEL    ---     0.238 */SLICE_342.C1 to */SLICE_342.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F1 to */SLICE_209.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[6]
CTOF_DEL    ---     0.238 */SLICE_209.D0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_209.CLK to */SLICE_209.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_209.Q1 to */SLICE_342.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[7]
CTOF_DEL    ---     0.238 */SLICE_342.D1 to */SLICE_342.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F1 to */SLICE_209.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[6]
CTOF_DEL    ---     0.238 */SLICE_209.D0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_210.CLK to */SLICE_210.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_210.Q0 to */SLICE_342.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[8]
CTOF_DEL    ---     0.238 */SLICE_342.D0 to */SLICE_342.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_209.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[7]
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_98.CLK to *u/SLICE_98.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_98.Q0 to */SLICE_286.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[8]
CTOF_DEL    ---     0.238 */SLICE_286.C0 to */SLICE_286.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_286
ROUTE         1   e 0.908 */SLICE_286.F0 to */SLICE_209.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
CTOF_DEL    ---     0.238 */SLICE_209.C1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_98.CLK to *u/SLICE_98.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_98.Q1 to */SLICE_287.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[9]
CTOF_DEL    ---     0.238 */SLICE_287.B0 to */SLICE_287.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_287
ROUTE         1   e 0.908 */SLICE_287.F0 to */SLICE_210.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
CTOF_DEL    ---     0.238 */SLICE_210.C0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_99.CLK to *u/SLICE_99.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_99.Q0 to */SLICE_288.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[10]
CTOF_DEL    ---     0.238 */SLICE_288.B0 to */SLICE_288.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_288
ROUTE         1   e 0.908 */SLICE_288.F0 to */SLICE_210.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
CTOF_DEL    ---     0.238 */SLICE_210.C1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_99.CLK to *u/SLICE_99.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_99.Q1 to */SLICE_289.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[11]
CTOF_DEL    ---     0.238 */SLICE_289.B0 to */SLICE_289.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_289
ROUTE         1   e 0.908 */SLICE_289.F0 to */SLICE_211.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
CTOF_DEL    ---     0.238 */SLICE_211.C0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_212.CLK to */SLICE_212.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_212.Q1 to */SLICE_146.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[13]
CTOF_DEL    ---     0.238 */SLICE_146.C1 to */SLICE_146.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146
ROUTE         1   e 0.908 */SLICE_146.F1 to */SLICE_212.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[13]
CTOF_DEL    ---     0.238 */SLICE_212.D1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_87 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to *u/SLICE_87.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 *u/SLICE_87.B0 to *u/SLICE_87.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_87
ROUTE         1   e 0.001 *u/SLICE_87.F0 to */SLICE_87.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14[35] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to *u/SLICE_73.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.A0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to *u/SLICE_79.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 *u/SLICE_79.C0 to *u/SLICE_79.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79
ROUTE         1   e 0.001 *u/SLICE_79.F0 to */SLICE_79.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_checker_4 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to */SLICE_355.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_355.B0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to *u/SLICE_67.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 *u/SLICE_67.D0 to *u/SLICE_67.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE         2   e 0.001 *u/SLICE_67.F0 to */SLICE_67.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_144.CLK to */SLICE_144.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_144.Q1 to *u/SLICE_20.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[1]
CTOF_DEL    ---     0.238 *u/SLICE_20.A0 to *u/SLICE_20.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.908 *u/SLICE_20.F0 to */SLICE_144.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[1]
CTOF_DEL    ---     0.238 */SLICE_144.D1 to */SLICE_144.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F1 to *SLICE_144.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_145.CLK to */SLICE_145.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_145.Q0 to *u/SLICE_20.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[2]
CTOF_DEL    ---     0.238 *u/SLICE_20.A1 to *u/SLICE_20.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_20
ROUTE         1   e 0.908 *u/SLICE_20.F1 to */SLICE_145.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[2]
CTOF_DEL    ---     0.238 */SLICE_145.D0 to */SLICE_145.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_146.CLK to */SLICE_146.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_146.Q0 to *u/SLICE_19.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[4]
CTOF_DEL    ---     0.238 *u/SLICE_19.A1 to *u/SLICE_19.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_19
ROUTE         1   e 0.908 *u/SLICE_19.F1 to */SLICE_146.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[4]
CTOF_DEL    ---     0.238 */SLICE_146.D0 to */SLICE_146.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_145.CLK to */SLICE_145.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_145.Q1 to *u/SLICE_19.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[3]
CTOF_DEL    ---     0.238 *u/SLICE_19.A0 to *u/SLICE_19.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_19
ROUTE         1   e 0.908 *u/SLICE_19.F0 to */SLICE_145.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_s[3]
CTOF_DEL    ---     0.238 */SLICE_145.D1 to */SLICE_145.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_103.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_103.C0 to */SLICE_103.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F0 to *SLICE_103.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_180.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_180.A1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_207.CLK to */SLICE_207.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_207.Q1 to */SLICE_343.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[3]
CTOF_DEL    ---     0.238 */SLICE_343.D0 to */SLICE_343.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F0 to */SLICE_207.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[2]
CTOF_DEL    ---     0.238 */SLICE_207.D0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay mg5ahub/SLICE_223 to mg5ahub/SLICE_222 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_223.CLK to */SLICE_223.Q0 mg5ahub/SLICE_223 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_223.Q0 to */SLICE_353.D1 mg5ahub/bit_count_3
CTOF_DEL    ---     0.238 */SLICE_353.D1 to */SLICE_353.F1 mg5ahub/SLICE_353
ROUTE         1   e 0.908 */SLICE_353.F1 to */SLICE_222.C1 mg5ahub/un8_bit_count_p4
CTOF_DEL    ---     0.238 */SLICE_222.C1 to */SLICE_222.F1 mg5ahub/SLICE_222
ROUTE         1   e 0.001 */SLICE_222.F1 to *SLICE_222.DI1 mg5ahub/N_46_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_160.CLK to */SLICE_160.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_160.Q1 to */SLICE_383.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trace_dout[5]
CTOF_DEL    ---     0.238 */SLICE_383.C0 to */SLICE_383.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_383
ROUTE         1   e 0.908 */SLICE_383.F0 to *u/SLICE_91.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_305
CTOF_DEL    ---     0.238 *u/SLICE_91.A1 to *u/SLICE_91.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91
ROUTE         1   e 0.001 *u/SLICE_91.F1 to */SLICE_91.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_306 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_209.CLK to */SLICE_209.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_209.Q1 to */SLICE_342.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[7]
CTOF_DEL    ---     0.238 */SLICE_342.C0 to */SLICE_342.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_342
ROUTE         1   e 0.908 */SLICE_342.F0 to */SLICE_209.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[7]
CTOF_DEL    ---     0.238 */SLICE_209.D1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_210.CLK to */SLICE_210.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_210.Q0 to */SLICE_339.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[8]
CTOF_DEL    ---     0.238 */SLICE_339.C0 to */SLICE_339.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to */SLICE_210.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[8]
CTOF_DEL    ---     0.238 */SLICE_210.D0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_179.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_179.A0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_179.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_179.A1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_180.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_180.A0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_180.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_180.A1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_181.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_181.A0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_208.CLK to */SLICE_208.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_208.Q1 to */SLICE_340.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[5]
CTOF_DEL    ---     0.238 */SLICE_340.C1 to */SLICE_340.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F1 to */SLICE_208.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[5]
CTOF_DEL    ---     0.238 */SLICE_208.D1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_103.CLK to */SLICE_103.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_103.Q1 to */SLICE_297.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[1]
CTOF_DEL    ---     0.238 */SLICE_297.B1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to *u/SLICE_92.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 *u/SLICE_92.B1 to *u/SLICE_92.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92
ROUTE         1   e 0.001 *u/SLICE_92.F1 to */SLICE_92.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_334 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_210.CLK to */SLICE_210.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_210.Q1 to */SLICE_339.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[9]
CTOF_DEL    ---     0.238 */SLICE_339.D0 to */SLICE_339.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F0 to */SLICE_210.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[8]
CTOF_DEL    ---     0.238 */SLICE_210.D0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_211.CLK to */SLICE_211.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_211.Q0 to */SLICE_339.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[10]
CTOF_DEL    ---     0.238 */SLICE_339.D1 to */SLICE_339.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_339
ROUTE         1   e 0.908 */SLICE_339.F1 to */SLICE_210.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[9]
CTOF_DEL    ---     0.238 */SLICE_210.D1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_211.CLK to */SLICE_211.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_211.Q0 to */SLICE_357.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[10]
CTOF_DEL    ---     0.238 */SLICE_357.C0 to */SLICE_357.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_357
ROUTE         1   e 0.908 */SLICE_357.F0 to */SLICE_211.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[10]
CTOF_DEL    ---     0.238 */SLICE_211.D0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_211.CLK to */SLICE_211.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_211.Q1 to */SLICE_357.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[11]
CTOF_DEL    ---     0.238 */SLICE_357.D0 to */SLICE_357.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_357
ROUTE         1   e 0.908 */SLICE_357.F0 to */SLICE_211.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[10]
CTOF_DEL    ---     0.238 */SLICE_211.D0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_212.CLK to */SLICE_212.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_212.Q0 to */SLICE_341.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[12]
CTOF_DEL    ---     0.238 */SLICE_341.D1 to */SLICE_341.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F1 to */SLICE_211.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[11]
CTOF_DEL    ---     0.238 */SLICE_211.D1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_212.CLK to */SLICE_212.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_212.Q0 to */SLICE_341.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[12]
CTOF_DEL    ---     0.238 */SLICE_341.C0 to */SLICE_341.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_212.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[12]
CTOF_DEL    ---     0.238 */SLICE_212.D0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_212.CLK to */SLICE_212.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_212.Q1 to */SLICE_341.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[13]
CTOF_DEL    ---     0.238 */SLICE_341.D0 to */SLICE_341.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_341
ROUTE         1   e 0.908 */SLICE_341.F0 to */SLICE_212.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[12]
CTOF_DEL    ---     0.238 */SLICE_212.D0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_213.CLK to */SLICE_213.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_213.Q0 to */SLICE_146.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[14]
CTOF_DEL    ---     0.238 */SLICE_146.D1 to */SLICE_146.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146
ROUTE         1   e 0.908 */SLICE_146.F1 to */SLICE_212.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[13]
CTOF_DEL    ---     0.238 */SLICE_212.D1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_101.Q1 to */SLICE_293.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[15]
CTOF_DEL    ---     0.238 */SLICE_293.B0 to */SLICE_293.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_293
ROUTE         1   e 0.908 */SLICE_293.F0 to */SLICE_213.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_87 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to *u/SLICE_87.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 *u/SLICE_87.A0 to *u/SLICE_87.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_87
ROUTE         1   e 0.001 *u/SLICE_87.F0 to */SLICE_87.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14[35] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to *u/SLICE_73.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.C0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to */SLICE_115.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_115.B0 to */SLICE_115.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115
ROUTE         1   e 0.001 */SLICE_115.F0 to *SLICE_115.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_3 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to *u/SLICE_73.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.A0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to */SLICE_115.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 */SLICE_115.B0 to */SLICE_115.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115
ROUTE         1   e 0.001 */SLICE_115.F0 to *SLICE_115.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_3 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to *u/SLICE_73.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.C0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to *u/SLICE_79.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 *u/SLICE_79.C0 to *u/SLICE_79.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79
ROUTE         1   e 0.001 *u/SLICE_79.F0 to */SLICE_79.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_checker_4 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to */SLICE_296.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 */SLICE_296.B1 to */SLICE_296.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_296
ROUTE         4   e 0.908 */SLICE_296.F1 to *u/SLICE_79.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_358
CTOF_DEL    ---     0.238 *u/SLICE_79.A0 to *u/SLICE_79.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79
ROUTE         1   e 0.001 *u/SLICE_79.F0 to */SLICE_79.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_checker_4 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to */SLICE_355.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 */SLICE_355.A0 to */SLICE_355.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         2   e 0.908 */SLICE_355.F0 to *u/SLICE_67.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un2_jupdate_int
CTOF_DEL    ---     0.238 *u/SLICE_67.D0 to *u/SLICE_67.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE         2   e 0.001 *u/SLICE_67.F0 to */SLICE_67.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_144.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_144.A0 to */SLICE_144.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F0 to *SLICE_144.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_144.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_144.A1 to */SLICE_144.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F1 to *SLICE_144.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_181.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_181.A1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_182.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_182.A0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_391.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]
CTOF_DEL    ---     0.238 */SLICE_391.A0 to */SLICE_391.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_391
ROUTE         1   e 0.908 */SLICE_391.F0 to *u/SLICE_93.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_r_w4_2
CTOF_DEL    ---     0.238 *u/SLICE_93.C0 to *u/SLICE_93.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93
ROUTE         1   e 0.001 *u/SLICE_93.F0 to */SLICE_93.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_178.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_178.A1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_195.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_195.A0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_160.CLK to */SLICE_160.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_160.Q0 to */SLICE_382.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trace_dout[4]
CTOF_DEL    ---     0.238 */SLICE_382.C0 to */SLICE_382.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_382
ROUTE         1   e 0.908 */SLICE_382.F0 to *u/SLICE_91.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_289
CTOF_DEL    ---     0.238 *u/SLICE_91.A0 to *u/SLICE_91.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91
ROUTE         1   e 0.001 *u/SLICE_91.F0 to */SLICE_91.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_290 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_175.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_175.A1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_176.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_176.A0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_176.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_176.A1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_177.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_177.A0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_177.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_177.A1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_178.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_178.A0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_320.Q0 to */SLICE_361.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_361.A0 to */SLICE_361.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361
ROUTE         2   e 0.908 */SLICE_361.F0 to */SLICE_103.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_103.B1 to */SLICE_103.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F1 to *SLICE_103.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_101.Q1 to */SLICE_392.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[15]
CTOF_DEL    ---     0.238 */SLICE_392.B0 to */SLICE_392.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_392
ROUTE         1   e 0.908 */SLICE_392.F0 to *u/SLICE_94.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_2_0[0]
CTOF_DEL    ---     0.238 *u/SLICE_94.D0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_206.CLK to */SLICE_206.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_206.Q1 to */SLICE_343.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[1]
CTOF_DEL    ---     0.238 */SLICE_343.C1 to */SLICE_343.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_343
ROUTE         1   e 0.908 */SLICE_343.F1 to */SLICE_206.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[1]
CTOF_DEL    ---     0.238 */SLICE_206.D1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_90.CLK to *u/SLICE_90.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *u/SLICE_90.Q0 to */SLICE_379.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_tr_dout[2]
CTOF_DEL    ---     0.238 */SLICE_379.A0 to */SLICE_379.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_379
ROUTE         1   e 0.908 */SLICE_379.F0 to *u/SLICE_89.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_241
CTOF_DEL    ---     0.238 *u/SLICE_89.A1 to *u/SLICE_89.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89
ROUTE         1   e 0.001 *u/SLICE_89.F1 to */SLICE_89.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_242 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_95.CLK to *u/SLICE_95.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_95.Q1 to */SLICE_280.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[3]
CTOF_DEL    ---     0.238 */SLICE_280.B0 to */SLICE_280.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_280
ROUTE         1   e 0.908 */SLICE_280.F0 to */SLICE_207.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
CTOF_DEL    ---     0.238 */SLICE_207.C0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_159 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_159.CLK to */SLICE_159.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_159 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_159.Q0 to */SLICE_380.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trace_dout[2]
CTOF_DEL    ---     0.238 */SLICE_380.C0 to */SLICE_380.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_380
ROUTE         1   e 0.908 */SLICE_380.F0 to *u/SLICE_90.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_257
CTOF_DEL    ---     0.238 *u/SLICE_90.A0 to *u/SLICE_90.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90
ROUTE         1   e 0.001 *u/SLICE_90.F0 to */SLICE_90.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_258 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_159 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_159.CLK to */SLICE_159.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_159 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_159.Q1 to */SLICE_381.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trace_dout[3]
CTOF_DEL    ---     0.238 */SLICE_381.C0 to */SLICE_381.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_381
ROUTE         1   e 0.908 */SLICE_381.F0 to *u/SLICE_90.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_273
CTOF_DEL    ---     0.238 *u/SLICE_90.A1 to *u/SLICE_90.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90
ROUTE         1   e 0.001 *u/SLICE_90.F1 to */SLICE_90.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_274 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_97.CLK to *u/SLICE_97.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_97.Q0 to */SLICE_284.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[6]
CTOF_DEL    ---     0.238 */SLICE_284.B0 to */SLICE_284.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_284
ROUTE         1   e 0.908 */SLICE_284.F0 to */SLICE_208.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
CTOF_DEL    ---     0.238 */SLICE_208.C1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_92.CLK to *u/SLICE_92.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *u/SLICE_92.Q1 to */SLICE_384.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_tr_dout[7]
CTOF_DEL    ---     0.238 */SLICE_384.A0 to */SLICE_384.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_384
ROUTE         1   e 0.908 */SLICE_384.F0 to *u/SLICE_92.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_321
CTOF_DEL    ---     0.238 *u/SLICE_92.A0 to *u/SLICE_92.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92
ROUTE         1   e 0.001 *u/SLICE_92.F0 to */SLICE_92.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_322 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_145.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_145.A0 to */SLICE_145.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_145.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_145.A1 to */SLICE_145.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_146.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr
CTOF_DEL    ---     0.238 */SLICE_146.A0 to */SLICE_146.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_96.CLK to *u/SLICE_96.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_96.Q0 to */SLICE_282.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[4]
CTOF_DEL    ---     0.238 */SLICE_282.B0 to */SLICE_282.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_282
ROUTE         1   e 0.908 */SLICE_282.F0 to */SLICE_207.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
CTOF_DEL    ---     0.238 */SLICE_207.C1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_207.CLK to */SLICE_207.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_207.Q1 to */SLICE_281.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[3]
CTOF_DEL    ---     0.238 */SLICE_281.C0 to */SLICE_281.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_281
ROUTE         1   e 0.908 */SLICE_281.F0 to */SLICE_207.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[3]
CTOF_DEL    ---     0.238 */SLICE_207.D1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_208.CLK to */SLICE_208.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_208.Q1 to */SLICE_340.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[5]
CTOF_DEL    ---     0.238 */SLICE_340.D0 to */SLICE_340.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_340
ROUTE         1   e 0.908 */SLICE_340.F0 to */SLICE_208.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_208.D0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_182.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_182.A1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_277.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_277.B1 to */SLICE_277.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         2   e 0.908 */SLICE_277.F1 to */SLICE_105.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc19_i_0
CTOF_DEL    ---     0.238 */SLICE_105.A0 to */SLICE_105.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105
ROUTE         1   e 0.001 */SLICE_105.F0 to *SLICE_105.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_361.CLK to */SLICE_361.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_361.Q0 to */SLICE_294.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_shift_en
CTOF_DEL    ---     0.238 */SLICE_294.C0 to */SLICE_294.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE         1   e 0.908 */SLICE_294.F0 to */SLICE_103.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_32
CTOF_DEL    ---     0.238 */SLICE_103.A0 to */SLICE_103.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F0 to *SLICE_103.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to */SLICE_103.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 */SLICE_103.C0 to */SLICE_103.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F0 to *SLICE_103.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to *u/SLICE_73.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.C0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to *u/SLICE_93.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 *u/SLICE_93.A0 to *u/SLICE_93.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93
ROUTE         1   e 0.001 *u/SLICE_93.F0 to */SLICE_93.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to *u/SLICE_73.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.A0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F0 to *u/SLICE_93.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int
CTOF_DEL    ---     0.238 *u/SLICE_93.A0 to *u/SLICE_93.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93
ROUTE         1   e 0.001 *u/SLICE_93.F0 to */SLICE_93.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_94.CLK to *u/SLICE_94.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_94.Q1 to */SLICE_278.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[1]
CTOF_DEL    ---     0.238 */SLICE_278.B0 to */SLICE_278.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_278
ROUTE         1   e 0.908 */SLICE_278.F0 to */SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
CTOF_DEL    ---     0.238 */SLICE_206.C0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay mg5ahub/SLICE_221 to mg5ahub/SLICE_222 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_221.CLK to */SLICE_221.Q1 mg5ahub/SLICE_221 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_221.Q1 to */SLICE_353.B1 mg5ahub/bit_count_1
CTOF_DEL    ---     0.238 */SLICE_353.B1 to */SLICE_353.F1 mg5ahub/SLICE_353
ROUTE         1   e 0.908 */SLICE_353.F1 to */SLICE_222.C1 mg5ahub/un8_bit_count_p4
CTOF_DEL    ---     0.238 */SLICE_222.C1 to */SLICE_222.F1 mg5ahub/SLICE_222
ROUTE         1   e 0.001 */SLICE_222.F1 to *SLICE_222.DI1 mg5ahub/N_46_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_95.CLK to *u/SLICE_95.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_95.Q0 to */SLICE_279.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[2]
CTOF_DEL    ---     0.238 */SLICE_279.B0 to */SLICE_279.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_279
ROUTE         1   e 0.908 */SLICE_279.F0 to */SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
CTOF_DEL    ---     0.238 */SLICE_206.C1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_97.CLK to *u/SLICE_97.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_97.Q1 to */SLICE_285.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[7]
CTOF_DEL    ---     0.238 */SLICE_285.B0 to */SLICE_285.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_285
ROUTE         1   e 0.908 */SLICE_285.F0 to */SLICE_209.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
CTOF_DEL    ---     0.238 */SLICE_209.C0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_104.CLK to */SLICE_104.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_104.Q0 to */SLICE_297.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt[2]
CTOF_DEL    ---     0.238 */SLICE_297.C1 to */SLICE_297.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE        11   e 0.908 */SLICE_297.F1 to *u/SLICE_92.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tr_bit_0
CTOF_DEL    ---     0.238 *u/SLICE_92.B1 to *u/SLICE_92.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92
ROUTE         1   e 0.001 *u/SLICE_92.F1 to */SLICE_92.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_334 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_175.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_175.A0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.733ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (2.656ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_158.Q0 to */SLICE_297.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trace_dout[0]
CTOF_DEL    ---     0.238 */SLICE_297.C0 to */SLICE_297.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_297
ROUTE         1   e 0.908 */SLICE_297.F0 to *u/SLICE_89.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_225
CTOF_DEL    ---     0.238 *u/SLICE_89.A0 to *u/SLICE_89.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89
ROUTE         1   e 0.001 *u/SLICE_89.F0 to */SLICE_89.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_226 (to jtaghub16_jtck)
                  --------
                    2.656   (31.6% logic, 68.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.708ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (2.417ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_409.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_409.A0 to */SLICE_409.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_409
ROUTE        75   e 0.908 */SLICE_409.F0 to *f5_0_0_0.RSTB UART_Packets_reveal_coretop_instance/counter_la0_inst_0/reset_rvl_n (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_64 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_389.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_389.A0 to */SLICE_389.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_389
ROUTE         1   e 0.908 */SLICE_389.F0 to *u/SLICE_64.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_251.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_251.C0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to */SLICE_101.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_73.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 *u/SLICE_73.A1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_301.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_277.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_277.A0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_107.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_251.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_251.C0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_97.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_294.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_294.B1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_89.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_294.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_294.B1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_15.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_378.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_51.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_378.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to */SLICE_252.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_73.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 *u/SLICE_73.A1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_313.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_277.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_277.A0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_111.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_378.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_84.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_121 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_294.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_294.B1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to */SLICE_121.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_355.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_355.A1 to */SLICE_355.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         1   e 0.908 */SLICE_355.F1 to */SLICE_361.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_251.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_251.C0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_98.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_277.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_277.A0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_106.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_277.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_277.A0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_110.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_294.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_294.B1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_16.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_294.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_294.B1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_17.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_277.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_277.A0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_105.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_85 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_378.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_85.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_251.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_251.C0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_99.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_251.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_251.C0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_95.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_378.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_49.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_251.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_251.C0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to */SLICE_100.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_73.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 *u/SLICE_73.A1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_303.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_378.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_48.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_277.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_277.A0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_109.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_294.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_294.B1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_91.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_378.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_53.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_378.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_54.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_73.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 *u/SLICE_73.A1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_310.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_277.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_277.A0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_112.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_294.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_294.B1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_92.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_378.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_50.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_378.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to */SLICE_214.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_388.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_388.A0 to */SLICE_388.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_360.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_251.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_251.C0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_96.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_73.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 *u/SLICE_73.A1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_320.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_277.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_277.A0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_108.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_73.A1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 *u/SLICE_73.A1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_311.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_378.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_52.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_251.C0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_251.C0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_94.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_378.B0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_378.B0 to */SLICE_378.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378
ROUTE        12   e 0.908 */SLICE_378.F0 to *u/SLICE_88.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15] (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_294.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_294.B1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_90.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_294.B1 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 */SLICE_294.B1 to */SLICE_294.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294
ROUTE        11   e 0.908 */SLICE_294.F1 to *u/SLICE_18.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_114.CLK to */SLICE_114.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_114.Q0 to */SLICE_277.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_277.D0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_106.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_195.CLK to */SLICE_195.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_195.Q0 to */SLICE_269.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]
CTOF_DEL    ---     0.238 */SLICE_269.D0 to */SLICE_269.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.908 */SLICE_269.F0 to */SLICE_205.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_195.CLK to */SLICE_195.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_195.Q0 to */SLICE_268.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]
CTOF_DEL    ---     0.238 */SLICE_268.D0 to */SLICE_268.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268
ROUTE         1   e 0.908 */SLICE_268.F0 to */SLICE_193.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0 (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_270.CLK to */SLICE_270.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_270.Q0 to */SLICE_351.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_351.C1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_270.CLK to */SLICE_270.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_270.Q0 to */SLICE_351.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_351.C1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_270.CLK to */SLICE_270.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_270.Q0 to */SLICE_351.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_351.C1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_270.CLK to */SLICE_270.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_270.Q0 to */SLICE_351.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_351.C1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_270.CLK to */SLICE_270.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_270.Q0 to */SLICE_351.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_351.C1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_270.CLK to */SLICE_270.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_270.Q0 to */SLICE_351.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_351.C1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_270.CLK to */SLICE_270.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_270.Q0 to */SLICE_351.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_351.C1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_270.CLK to */SLICE_270.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_270.Q0 to */SLICE_351.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_351.C1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to *u/SLICE_73.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_73.C1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_320.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_143 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_159 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_143.CLK to */SLICE_143.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_143 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_143.Q1 to */SLICE_400.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd_d2
CTOF_DEL    ---     0.238 */SLICE_400.B0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_159.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to *u/SLICE_73.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.B1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_311.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_142.Q0 to */SLICE_320.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_320.B0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_145.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_238 to mg5ahub/SLICE_224 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_238.CLK to */SLICE_238.Q0 mg5ahub/SLICE_238 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_238.Q0 to */SLICE_412.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_412.B0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_224.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_238 to mg5ahub/SLICE_226 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_238.CLK to */SLICE_238.Q0 mg5ahub/SLICE_238 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_238.Q0 to */SLICE_412.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_412.B0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_226.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_238 to mg5ahub/SLICE_228 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_238.CLK to */SLICE_238.Q0 mg5ahub/SLICE_238 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_238.Q0 to */SLICE_412.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_412.B0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_228.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_238 to mg5ahub/SLICE_230 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_238.CLK to */SLICE_238.Q0 mg5ahub/SLICE_238 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_238.Q0 to */SLICE_412.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_412.B0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_230.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_238 to mg5ahub/SLICE_232 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_238.CLK to */SLICE_238.Q0 mg5ahub/SLICE_238 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_238.Q0 to */SLICE_412.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_412.B0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_232.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_114.CLK to */SLICE_114.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_114.Q0 to */SLICE_277.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_277.D0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_110.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to *u/SLICE_73.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.D1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_311.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to *u/SLICE_73.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_73.C1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_303.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_143 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_143.CLK to */SLICE_143.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_143 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_143.Q1 to */SLICE_400.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd_d2
CTOF_DEL    ---     0.238 */SLICE_400.B0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_161.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_114.CLK to */SLICE_114.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_114.Q0 to */SLICE_277.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_277.D0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_105.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to *u/SLICE_73.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_73.C1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_301.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to *u/SLICE_73.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_73.C1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_313.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_114.CLK to */SLICE_114.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_114.Q0 to */SLICE_277.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_277.D0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_109.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to *u/SLICE_73.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.D1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_310.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to *u/SLICE_73.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.B1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_310.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to *u/SLICE_73.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.D1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_320.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_143 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_143.CLK to */SLICE_143.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_143 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_143.Q1 to */SLICE_400.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd_d2
CTOF_DEL    ---     0.238 */SLICE_400.B0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_158.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_143 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_143.CLK to */SLICE_143.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_143 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_143.Q1 to */SLICE_400.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd_d2
CTOF_DEL    ---     0.238 */SLICE_400.B0 to */SLICE_400.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400
ROUTE         4   e 0.908 */SLICE_400.F0 to */SLICE_160.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_142.Q0 to */SLICE_320.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_320.B0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_144.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_142.Q0 to */SLICE_320.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_320.B0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_146.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_238 to mg5ahub/SLICE_225 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_238.CLK to */SLICE_238.Q0 mg5ahub/SLICE_238 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_238.Q0 to */SLICE_412.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_412.B0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_225.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_238 to mg5ahub/SLICE_227 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_238.CLK to */SLICE_238.Q0 mg5ahub/SLICE_238 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_238.Q0 to */SLICE_412.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_412.B0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_227.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_238 to mg5ahub/SLICE_229 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_238.CLK to */SLICE_238.Q0 mg5ahub/SLICE_238 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_238.Q0 to */SLICE_412.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_412.B0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_229.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_238 to mg5ahub/SLICE_231 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_238.CLK to */SLICE_238.Q0 mg5ahub/SLICE_238 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_238.Q0 to */SLICE_412.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_412.B0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_231.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_205.CLK to */SLICE_205.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_205.Q0 to */SLICE_351.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_351.D1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_177.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to *u/SLICE_73.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.D1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_303.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_205.CLK to */SLICE_205.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_205.Q0 to */SLICE_351.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_351.D1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_179.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to *u/SLICE_73.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.B1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_320.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_205.CLK to */SLICE_205.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_205.Q0 to */SLICE_351.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_351.D1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_178.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_205.CLK to */SLICE_205.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_205.Q0 to */SLICE_351.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_351.D1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_180.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_205.CLK to */SLICE_205.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_205.Q0 to */SLICE_351.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_351.D1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_182.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_205.CLK to */SLICE_205.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_205.Q0 to */SLICE_270.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_270.A1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to *u/SLICE_73.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_73.C1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_310.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to *u/SLICE_73.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.D1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_313.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to *u/SLICE_73.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.B1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_313.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_114.CLK to */SLICE_114.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_114.Q0 to */SLICE_277.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_277.D0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_107.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_205.CLK to */SLICE_205.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_205.Q0 to */SLICE_351.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_351.D1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_175.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_205.CLK to */SLICE_205.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_205.Q0 to */SLICE_351.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_351.D1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_176.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to *u/SLICE_73.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_73.C1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_311.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to *u/SLICE_73.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.B1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_301.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_114.CLK to */SLICE_114.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_114.Q0 to */SLICE_277.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_277.D0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_112.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to *u/SLICE_73.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.B1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_303.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_73.Q0 to */SLICE_388.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d1
CTOF_DEL    ---     0.238 */SLICE_388.C0 to */SLICE_388.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_360.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to *u/SLICE_73.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.D1 to *u/SLICE_73.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.908 *u/SLICE_73.F1 to */SLICE_301.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay mg5ahub/SLICE_238 to mg5ahub/SLICE_233 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_238.CLK to */SLICE_238.Q0 mg5ahub/SLICE_238 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_238.Q0 to */SLICE_412.B0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_412.B0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_233.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_205.CLK to */SLICE_205.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_205.Q0 to */SLICE_269.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_269.C0 to */SLICE_269.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.908 */SLICE_269.F0 to */SLICE_205.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_114.CLK to */SLICE_114.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_114.Q0 to */SLICE_277.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_277.D0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_111.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_205.CLK to */SLICE_205.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_205.Q0 to */SLICE_351.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_351.D1 to */SLICE_351.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351
ROUTE         8   e 0.908 */SLICE_351.F1 to */SLICE_181.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.643ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (2.417ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_114.CLK to */SLICE_114.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_114.Q0 to */SLICE_277.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_277.D0 to */SLICE_277.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277
ROUTE         8   e 0.908 */SLICE_277.F0 to */SLICE_108.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.568ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 (2.417ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.908 *u/SLICE_62.F0 to */SLICE_270.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr (to jtaghub16_jtck)
                  --------
                    2.417   (24.9% logic, 75.1% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.527ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (2.450ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_303.Q0 to */SLICE_303.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_303.D1 to */SLICE_303.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.232 */SLICE_303.F1 to */SLICE_303.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1
CTOF_DEL    ---     0.238 */SLICE_303.C0 to */SLICE_303.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303
ROUTE         1   e 0.908 */SLICE_303.F0 to *u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
CTOF_DEL    ---     0.238 *u/SLICE_94.A0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    2.450   (44.0% logic, 56.0% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.527ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (2.450ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_360.CLK to */SLICE_360.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_360.Q0 to */SLICE_360.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat
CTOF_DEL    ---     0.238 */SLICE_360.B0 to */SLICE_360.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360
ROUTE         1   e 0.908 */SLICE_360.F0 to */SLICE_142.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_jtck_0
CTOF_DEL    ---     0.238 */SLICE_142.D1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.001 */SLICE_142.F0 to *SLICE_142.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    2.450   (44.0% logic, 56.0% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.437ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (2.211ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_67.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 *u/SLICE_67.A0 to *u/SLICE_67.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE         2   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE         1   e 0.232 *u/SLICE_67.F1 to *u/SLICE_67.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.211   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.437ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (2.211ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_320.Q0 to */SLICE_320.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_320.A1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.232 */SLICE_320.F1 to */SLICE_320.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_145.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    2.211   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.437ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (2.211ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to *u/SLICE_67.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_67.B0 to *u/SLICE_67.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE         2   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE         1   e 0.232 *u/SLICE_67.F1 to *u/SLICE_67.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.211   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.437ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (2.211ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_93.Q0 to *u/SLICE_67.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE         2   e 0.232 *u/SLICE_67.F0 to *u/SLICE_67.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa
CTOF_DEL    ---     0.238 *u/SLICE_67.B1 to *u/SLICE_67.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE         1   e 0.232 *u/SLICE_67.F1 to *u/SLICE_67.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    2.211   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.437ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (2.211ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_320.Q0 to */SLICE_320.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_320.A1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.232 */SLICE_320.F1 to */SLICE_320.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_146.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    2.211   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.437ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (2.211ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_320.Q0 to */SLICE_320.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_320.A1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.232 */SLICE_320.F1 to */SLICE_320.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_320.C0 to */SLICE_320.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         3   e 0.908 */SLICE_320.F0 to */SLICE_144.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i (to jtaghub16_jtck)
                  --------
                    2.211   (37.9% logic, 62.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.278ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (2.201ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to *u/SLICE_18.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
C0TOFCO_DE  ---     0.550 *u/SLICE_18.B0 to */SLICE_18.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_17.FCI to */SLICE_17.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 */SLICE_17.FCO to */SLICE_16.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_16.FCI to *u/SLICE_16.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 *u/SLICE_16.F1 to */SLICE_16.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[4] (to jtaghub16_jtck)
                  --------
                    2.201   (58.6% logic, 41.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.276ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15 (2.199ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to *u/SLICE_18.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
C0TOFCO_DE  ---     0.550 *u/SLICE_18.B0 to */SLICE_18.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_17.FCI to */SLICE_17.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 */SLICE_17.FCO to */SLICE_16.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOFCO_D  ---     0.067 */SLICE_16.FCI to */SLICE_16.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 */SLICE_16.FCO to */SLICE_15.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
FCITOF0_DE  ---     0.240 */SLICE_15.FCI to *u/SLICE_15.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15
ROUTE         1   e 0.001 *u/SLICE_15.F0 to */SLICE_15.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    2.199   (58.5% logic, 41.5% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.210ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (2.133ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to *u/SLICE_18.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
C0TOFCO_DE  ---     0.550 *u/SLICE_18.B0 to */SLICE_18.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOF1_DE  ---     0.310 */SLICE_17.FCI to *u/SLICE_17.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 *u/SLICE_17.F1 to */SLICE_17.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[2] (to jtaghub16_jtck)
                  --------
                    2.133   (57.3% logic, 42.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.208ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (2.131ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to *u/SLICE_18.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
C0TOFCO_DE  ---     0.550 *u/SLICE_18.B0 to */SLICE_18.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_17.FCI to */SLICE_17.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 */SLICE_17.FCO to */SLICE_16.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_16.FCI to *u/SLICE_16.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 *u/SLICE_16.F0 to */SLICE_16.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[3] (to jtaghub16_jtck)
                  --------
                    2.131   (57.3% logic, 42.7% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.140ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (2.063ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to *u/SLICE_18.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
C0TOFCO_DE  ---     0.550 *u/SLICE_18.B0 to */SLICE_18.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOF0_DE  ---     0.240 */SLICE_17.FCI to *u/SLICE_17.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 *u/SLICE_17.F0 to */SLICE_17.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[1] (to jtaghub16_jtck)
                  --------
                    2.063   (55.9% logic, 44.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_252.CLK to */SLICE_252.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_252.Q0 to */SLICE_142.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34]
CTOF_DEL    ---     0.238 */SLICE_142.C1 to */SLICE_142.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.232 */SLICE_142.F1 to */SLICE_142.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wen_jtck
CTOF_DEL    ---     0.238 */SLICE_142.B0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.001 */SLICE_142.F0 to *SLICE_142.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_175.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_175.A0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_176.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_176.A0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_177.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_177.A0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_193.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_193.B1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.232 */SLICE_193.F1 to */SLICE_193.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_193.A0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_178.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_178.A0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_179.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_179.A0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_180.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_180.A0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_181.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_181.A0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to */SLICE_114.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_114.C1 to */SLICE_114.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114
ROUTE         1   e 0.232 */SLICE_114.F1 to */SLICE_114.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3_f0_0_0_1
CTOF_DEL    ---     0.238 */SLICE_114.D0 to */SLICE_114.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114
ROUTE         1   e 0.001 */SLICE_114.F0 to *SLICE_114.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3 (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to *u/SLICE_93.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]
CTOF_DEL    ---     0.238 *u/SLICE_93.C1 to *u/SLICE_93.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93
ROUTE         1   e 0.232 *u/SLICE_93.F1 to *u/SLICE_93.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_r_w4_3
CTOF_DEL    ---     0.238 *u/SLICE_93.D0 to *u/SLICE_93.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93
ROUTE         1   e 0.001 *u/SLICE_93.F0 to */SLICE_93.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_320.Q0 to */SLICE_320.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_320.A1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_144.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_144.C1 to */SLICE_144.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F1 to *SLICE_144.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.908 *u/SLICE_68.Q0 to */SLICE_114.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1
CTOF_DEL    ---     0.238 */SLICE_114.B1 to */SLICE_114.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114
ROUTE         1   e 0.232 */SLICE_114.F1 to */SLICE_114.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3_f0_0_0_1
CTOF_DEL    ---     0.238 */SLICE_114.D0 to */SLICE_114.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114
ROUTE         1   e 0.001 */SLICE_114.F0 to *SLICE_114.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3 (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_361.CLK to */SLICE_361.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_361.Q0 to */SLICE_361.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_shift_en
CTOF_DEL    ---     0.238 */SLICE_361.C0 to */SLICE_361.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361
ROUTE         2   e 0.908 */SLICE_361.F0 to */SLICE_103.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_103.B1 to */SLICE_103.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103
ROUTE         1   e 0.001 */SLICE_103.F1 to *SLICE_103.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_50.CLK to *u/SLICE_50.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 (from jtaghub16_jtck)
ROUTE        10   e 0.908 *u/SLICE_50.Q0 to *u/SLICE_93.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[4]
CTOF_DEL    ---     0.238 *u/SLICE_93.B1 to *u/SLICE_93.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93
ROUTE         1   e 0.232 *u/SLICE_93.F1 to *u/SLICE_93.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_r_w4_3
CTOF_DEL    ---     0.238 *u/SLICE_93.D0 to *u/SLICE_93.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93
ROUTE         1   e 0.001 *u/SLICE_93.F0 to */SLICE_93.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_214.CLK to */SLICE_214.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_214.Q0 to */SLICE_213.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[15]
CTOF_DEL    ---     0.238 */SLICE_213.D1 to */SLICE_213.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.232 */SLICE_213.F1 to */SLICE_213.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[14]
CTOF_DEL    ---     0.238 */SLICE_213.D0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_320.Q0 to */SLICE_320.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_320.A1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_145.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_145.C1 to */SLICE_145.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_182.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_182.A0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_178.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_178.A1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_177.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_177.A1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_320.Q0 to */SLICE_320.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_320.A1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_145.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_145.C0 to */SLICE_145.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_175.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_175.A1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_320.Q0 to */SLICE_320.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_320.A1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_144.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_144.C0 to */SLICE_144.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F0 to *SLICE_144.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_180.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_180.A1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_176.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_176.A1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_193.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_193.A1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.232 */SLICE_193.F1 to */SLICE_193.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_193.A0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_361.CLK to */SLICE_361.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_361.Q0 to */SLICE_361.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_shift_en
CTOF_DEL    ---     0.238 */SLICE_361.C0 to */SLICE_361.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361
ROUTE         2   e 0.908 */SLICE_361.F0 to */SLICE_104.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_350
CTOF_DEL    ---     0.238 */SLICE_104.B0 to */SLICE_104.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104
ROUTE         1   e 0.001 */SLICE_104.F0 to *SLICE_104.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_179.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_179.A1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_195.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_195.A0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_182.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_182.A1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_205.CLK to */SLICE_205.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_205.Q0 to */SLICE_114.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_114.D1 to */SLICE_114.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114
ROUTE         1   e 0.232 */SLICE_114.F1 to */SLICE_114.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3_f0_0_0_1
CTOF_DEL    ---     0.238 */SLICE_114.D0 to */SLICE_114.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114
ROUTE         1   e 0.001 */SLICE_114.F0 to *SLICE_114.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3 (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to *u/SLICE_93.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]
CTOF_DEL    ---     0.238 *u/SLICE_93.D1 to *u/SLICE_93.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93
ROUTE         1   e 0.232 *u/SLICE_93.F1 to *u/SLICE_93.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_r_w4_3
CTOF_DEL    ---     0.238 *u/SLICE_93.D0 to *u/SLICE_93.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93
ROUTE         1   e 0.001 *u/SLICE_93.F0 to */SLICE_93.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to *u/SLICE_93.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]
CTOF_DEL    ---     0.238 *u/SLICE_93.A1 to *u/SLICE_93.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93
ROUTE         1   e 0.232 *u/SLICE_93.F1 to *u/SLICE_93.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_r_w4_3
CTOF_DEL    ---     0.238 *u/SLICE_93.D0 to *u/SLICE_93.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93
ROUTE         1   e 0.001 *u/SLICE_93.F0 to */SLICE_93.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.232 */SLICE_320.Q0 to */SLICE_320.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15
CTOF_DEL    ---     0.238 */SLICE_320.A1 to */SLICE_320.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320
ROUTE         7   e 0.908 */SLICE_320.F1 to */SLICE_146.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr19
CTOF_DEL    ---     0.238 */SLICE_146.C0 to */SLICE_146.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_303.Q0 to */SLICE_113.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_113.B1 to */SLICE_113.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.232 */SLICE_113.F1 to */SLICE_113.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_419
CTOF_DEL    ---     0.238 */SLICE_113.A0 to */SLICE_113.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113
ROUTE         1   e 0.001 */SLICE_113.F0 to *SLICE_113.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5 (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    2.057ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (1.980ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.908 */SLICE_193.F1 to */SLICE_181.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_181.A1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    1.980   (42.4% logic, 57.6% route), 3 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.967ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_77.CLK to *u/SLICE_77.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 (from ipClk_c)
ROUTE         4   e 0.908 *u/SLICE_77.Q1 to *u/SLICE_67.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238 *u/SLICE_67.D1 to *u/SLICE_67.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE         1   e 0.232 *u/SLICE_67.F1 to *u/SLICE_67.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_412 to mg5ahub/SLICE_229 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_412.CLK to */SLICE_412.Q0 mg5ahub/SLICE_412 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_412.Q0 to */SLICE_412.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_412.A0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_229.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_388 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_388.CLK to */SLICE_388.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_388 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_388.Q0 to */SLICE_388.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d3
CTOF_DEL    ---     0.238 */SLICE_388.B0 to */SLICE_388.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_388
ROUTE         1   e 0.908 */SLICE_388.F0 to */SLICE_360.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_412 to mg5ahub/SLICE_233 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_412.CLK to */SLICE_412.Q0 mg5ahub/SLICE_412 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_412.Q0 to */SLICE_412.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_412.A0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_233.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_251.Q0 to */SLICE_251.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_251.B0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_97.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_251.Q0 to */SLICE_251.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_251.B0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_99.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_412 to mg5ahub/SLICE_227 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_412.CLK to */SLICE_412.Q0 mg5ahub/SLICE_412 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_412.Q0 to */SLICE_412.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_412.A0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_227.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_251.Q0 to */SLICE_251.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_251.B0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_95.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_269.Q0 to */SLICE_269.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_269.B0 to */SLICE_269.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269
ROUTE         1   e 0.908 */SLICE_269.F0 to */SLICE_205.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0 (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_251.Q0 to */SLICE_251.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_251.B0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to */SLICE_101.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_412 to mg5ahub/SLICE_225 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_412.CLK to */SLICE_412.Q0 mg5ahub/SLICE_412 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_412.Q0 to */SLICE_412.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_412.A0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_225.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_412 to mg5ahub/SLICE_231 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_412.CLK to */SLICE_412.Q0 mg5ahub/SLICE_412 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_412.Q0 to */SLICE_412.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_412.A0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_231.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_270.CLK to */SLICE_270.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_270.Q0 to */SLICE_270.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_start_d1
CTOF_DEL    ---     0.238 */SLICE_270.B1 to */SLICE_270.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270
ROUTE         1   e 0.908 */SLICE_270.F1 to */SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0 (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_355.Q0 to */SLICE_355.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 */SLICE_355.B1 to */SLICE_355.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355
ROUTE         1   e 0.908 */SLICE_355.F1 to */SLICE_361.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_412 to mg5ahub/SLICE_224 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_412.CLK to */SLICE_412.Q0 mg5ahub/SLICE_412 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_412.Q0 to */SLICE_412.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_412.A0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_224.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_251.Q0 to */SLICE_251.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_251.B0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_94.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_251.Q0 to */SLICE_251.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_251.B0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to */SLICE_100.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_412 to mg5ahub/SLICE_230 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_412.CLK to */SLICE_412.Q0 mg5ahub/SLICE_412 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_412.Q0 to */SLICE_412.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_412.A0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_230.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_412 to mg5ahub/SLICE_232 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_412.CLK to */SLICE_412.Q0 mg5ahub/SLICE_412 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_412.Q0 to */SLICE_412.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_412.A0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_232.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.967ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_77.CLK to *u/SLICE_77.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_77 (from ipClk_c)
ROUTE         5   e 0.908 *u/SLICE_77.Q0 to *u/SLICE_67.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238 *u/SLICE_67.C1 to *u/SLICE_67.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE         1   e 0.232 *u/SLICE_67.F1 to *u/SLICE_67.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_412 to mg5ahub/SLICE_228 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_412.CLK to */SLICE_412.Q0 mg5ahub/SLICE_412 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_412.Q0 to */SLICE_412.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_412.A0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_228.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_251.Q0 to */SLICE_251.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_251.B0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_96.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.232 */SLICE_251.Q0 to */SLICE_251.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_251.B0 to */SLICE_251.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251
ROUTE         8   e 0.908 */SLICE_251.F0 to *u/SLICE_98.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.967ns delay mg5ahub/SLICE_412 to mg5ahub/SLICE_226 (1.741ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_412.CLK to */SLICE_412.Q0 mg5ahub/SLICE_412 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_412.Q0 to */SLICE_412.A0 mg5ahub/jce1_d1
CTOF_DEL    ---     0.238 */SLICE_412.A0 to */SLICE_412.F0 mg5ahub/SLICE_412
ROUTE        10   e 0.908 */SLICE_412.F0 to */SLICE_226.CE mg5ahub/N_45_i (to jtaghub16_jtck)
                  --------
                    1.741   (34.5% logic, 65.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.748ns delay mg5ahub/SLICE_238 to mg5ahub/SLICE_223 (1.671ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_238.CLK to */SLICE_238.Q0 mg5ahub/SLICE_238 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_238.Q0 to */SLICE_223.A0 mg5ahub/jshift_d1
CTOOFX_DEL  ---     0.399 */SLICE_223.A0 to *LICE_223.OFX0 mg5ahub/SLICE_223
ROUTE         1   e 0.001 *LICE_223.OFX0 to *SLICE_223.DI0 mg5ahub/N_47_i (to jtaghub16_jtck)
                  --------
                    1.671   (45.6% logic, 54.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.748ns delay mg5ahub/SLICE_221 to mg5ahub/SLICE_223 (1.671ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_221.CLK to */SLICE_221.Q1 mg5ahub/SLICE_221 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_221.Q1 to */SLICE_223.D1 mg5ahub/bit_count_1
CTOOFX_DEL  ---     0.399 */SLICE_223.D1 to *LICE_223.OFX0 mg5ahub/SLICE_223
ROUTE         1   e 0.001 *LICE_223.OFX0 to *SLICE_223.DI0 mg5ahub/N_47_i (to jtaghub16_jtck)
                  --------
                    1.671   (45.6% logic, 54.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.748ns delay mg5ahub/SLICE_222 to mg5ahub/SLICE_223 (1.671ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_222.CLK to */SLICE_222.Q0 mg5ahub/SLICE_222 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_222.Q0 to */SLICE_223.C1 mg5ahub/bit_count_2
CTOOFX_DEL  ---     0.399 */SLICE_223.C1 to *LICE_223.OFX0 mg5ahub/SLICE_223
ROUTE         1   e 0.001 *LICE_223.OFX0 to *SLICE_223.DI0 mg5ahub/N_47_i (to jtaghub16_jtck)
                  --------
                    1.671   (45.6% logic, 54.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.716ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (1.639ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to *u/SLICE_18.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF1_DEL   ---     0.367 *u/SLICE_18.B0 to *u/SLICE_18.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 *u/SLICE_18.F1 to */SLICE_18.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[0] (to jtaghub16_jtck)
                  --------
                    1.639   (44.5% logic, 55.5% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.602ns delay mg5ahub/SLICE_35 to mg5ahub/SLICE_33 (1.525ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_35.CLK to *b/SLICE_35.Q0 mg5ahub/SLICE_35 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_35.Q0 to *b/SLICE_35.C0 mg5ahub/rom_rd_addr_1
C0TOFCO_DE  ---     0.550 *b/SLICE_35.C0 to */SLICE_35.FCO mg5ahub/SLICE_35
ROUTE         1   e 0.001 */SLICE_35.FCO to */SLICE_34.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_34.FCI to */SLICE_34.FCO mg5ahub/SLICE_34
ROUTE         1   e 0.001 */SLICE_34.FCO to */SLICE_33.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF1_DE  ---     0.310 */SLICE_33.FCI to *b/SLICE_33.F1 mg5ahub/SLICE_33
ROUTE         1   e 0.001 *b/SLICE_33.F1 to */SLICE_33.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    1.525   (84.6% logic, 15.4% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.600ns delay mg5ahub/SLICE_35 to mg5ahub/SLICE_32 (1.523ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_35.CLK to *b/SLICE_35.Q0 mg5ahub/SLICE_35 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_35.Q0 to *b/SLICE_35.C0 mg5ahub/rom_rd_addr_1
C0TOFCO_DE  ---     0.550 *b/SLICE_35.C0 to */SLICE_35.FCO mg5ahub/SLICE_35
ROUTE         1   e 0.001 */SLICE_35.FCO to */SLICE_34.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_34.FCI to */SLICE_34.FCO mg5ahub/SLICE_34
ROUTE         1   e 0.001 */SLICE_34.FCO to */SLICE_33.FCI mg5ahub/rom_rd_addr_cry_4
FCITOFCO_D  ---     0.067 */SLICE_33.FCI to */SLICE_33.FCO mg5ahub/SLICE_33
ROUTE         1   e 0.001 */SLICE_33.FCO to */SLICE_32.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_32.FCI to *b/SLICE_32.F0 mg5ahub/SLICE_32
ROUTE         1   e 0.001 *b/SLICE_32.F0 to */SLICE_32.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.523   (84.5% logic, 15.5% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.592ns delay mg5ahub/SLICE_221 to mg5ahub/SLICE_223 (1.515ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_221.CLK to */SLICE_221.Q0 mg5ahub/SLICE_221 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_221.Q0 to */SLICE_223.M0 mg5ahub/bit_count_0
MTOOFX_DEL  ---     0.243 */SLICE_223.M0 to *LICE_223.OFX0 mg5ahub/SLICE_223
ROUTE         1   e 0.001 *LICE_223.OFX0 to *SLICE_223.DI0 mg5ahub/N_47_i (to jtaghub16_jtck)
                  --------
                    1.515   (40.0% logic, 60.0% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_67.A0 jtaghub16_ip_enable0
CTOF_DEL    ---     0.238 *u/SLICE_67.A0 to *u/SLICE_67.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE         2   e 0.001 *u/SLICE_67.F0 to */SLICE_67.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_110.CLK to */SLICE_110.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_110.Q1 to */SLICE_105.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[11]
CTOF_DEL    ---     0.238 */SLICE_105.C0 to */SLICE_105.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105
ROUTE         1   e 0.001 */SLICE_105.F0 to *SLICE_105.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[0] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_99.CLK to *u/SLICE_99.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_99.Q1 to */SLICE_100.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[11]
CTOF_DEL    ---     0.238 */SLICE_100.B0 to */SLICE_100.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100
ROUTE         1   e 0.001 */SLICE_100.F0 to *SLICE_100.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[12] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_158.CLK to */SLICE_158.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_158.Q1 to *u/SLICE_89.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trace_dout[1]
CTOF_DEL    ---     0.238 *u/SLICE_89.C0 to *u/SLICE_89.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89
ROUTE         1   e 0.001 *u/SLICE_89.F0 to */SLICE_89.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_226 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_160.CLK to */SLICE_160.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_160.Q0 to *u/SLICE_90.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trace_dout[4]
CTOF_DEL    ---     0.238 *u/SLICE_90.C1 to *u/SLICE_90.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90
ROUTE         1   e 0.001 *u/SLICE_90.F1 to */SLICE_90.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_274 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_161.CLK to */SLICE_161.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_161.Q0 to *u/SLICE_91.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trace_dout[6]
CTOF_DEL    ---     0.238 *u/SLICE_91.C1 to *u/SLICE_91.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91
ROUTE         1   e 0.001 *u/SLICE_91.F1 to */SLICE_91.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_306 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_161.CLK to */SLICE_161.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_161.Q1 to *u/SLICE_92.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trace_dout[7]
CTOF_DEL    ---     0.238 *u/SLICE_92.C1 to *u/SLICE_92.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92
ROUTE         1   e 0.001 *u/SLICE_92.F1 to */SLICE_92.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_334 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to *u/SLICE_67.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_67.B0 to *u/SLICE_67.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE         2   e 0.001 *u/SLICE_67.F0 to */SLICE_67.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_185.Q1 to */SLICE_177.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[5]
CTOF_DEL    ---     0.238 */SLICE_177.C1 to */SLICE_177.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F1 to *SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_187.Q1 to */SLICE_179.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[9]
CTOF_DEL    ---     0.238 */SLICE_179.C1 to */SLICE_179.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F1 to *SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_189 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_189.CLK to */SLICE_189.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_189 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_189.Q1 to */SLICE_181.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[13]
CTOF_DEL    ---     0.238 */SLICE_181.C1 to */SLICE_181.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F1 to *SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_251.Q0 to *u/SLICE_98.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 *u/SLICE_98.A1 to *u/SLICE_98.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98
ROUTE         1   e 0.001 *u/SLICE_98.F1 to */SLICE_98.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[9] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_303.Q0 to */SLICE_206.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_206.B1 to */SLICE_206.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_303.Q0 to */SLICE_208.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_208.B1 to */SLICE_208.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_349.CLK to */SLICE_349.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_349.Q0 to *u/SLICE_73.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_rep1
CTOF_DEL    ---     0.238 *u/SLICE_73.B0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.001 *u/SLICE_73.F0 to */SLICE_73.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to *u/SLICE_89.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_89.B1 to *u/SLICE_89.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89
ROUTE         1   e 0.001 *u/SLICE_89.F1 to */SLICE_89.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_242 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_95.CLK to *u/SLICE_95.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_95.Q1 to *u/SLICE_96.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[3]
CTOF_DEL    ---     0.238 *u/SLICE_96.B0 to *u/SLICE_96.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96
ROUTE         1   e 0.001 *u/SLICE_96.F0 to */SLICE_96.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[4] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_251.Q0 to *u/SLICE_95.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 *u/SLICE_95.A0 to *u/SLICE_95.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95
ROUTE         1   e 0.001 *u/SLICE_95.F0 to */SLICE_95.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[2] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_251.Q0 to *u/SLICE_97.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 *u/SLICE_97.A0 to *u/SLICE_97.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97
ROUTE         1   e 0.001 *u/SLICE_97.F0 to */SLICE_97.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[6] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_99.CLK to *u/SLICE_99.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_99.Q1 to *u/SLICE_94.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[11]
CTOF_DEL    ---     0.238 *u/SLICE_94.C0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_251.Q0 to */SLICE_101.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_101.A0 to */SLICE_101.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101
ROUTE         1   e 0.001 */SLICE_101.F0 to *SLICE_101.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[14] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_269.CLK to */SLICE_269.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_269.Q0 to */SLICE_205.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/jshift_d2
CTOF_DEL    ---     0.238 */SLICE_205.A0 to */SLICE_205.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205
ROUTE         1   e 0.001 */SLICE_205.F0 to *SLICE_205.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_end_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_251.Q0 to */SLICE_101.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_101.A1 to */SLICE_101.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101
ROUTE         1   e 0.001 */SLICE_101.F1 to *SLICE_101.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[15] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_111.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_111.B0 to */SLICE_111.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111
ROUTE         1   e 0.001 */SLICE_111.F0 to *SLICE_111.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[12] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_107.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_107.B0 to */SLICE_107.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107
ROUTE         1   e 0.001 */SLICE_107.F0 to *SLICE_107.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[4] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_105.Q1 to */SLICE_106.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[1]
CTOF_DEL    ---     0.238 */SLICE_106.A0 to */SLICE_106.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106
ROUTE         1   e 0.001 */SLICE_106.F0 to *SLICE_106.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[2] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_303.Q0 to */SLICE_207.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_207.B1 to */SLICE_207.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_303.Q0 to */SLICE_209.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_209.B1 to */SLICE_209.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F1 to *SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_303.Q0 to */SLICE_210.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_210.B1 to */SLICE_210.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F1 to *SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_303.Q0 to */SLICE_211.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_211.B1 to */SLICE_211.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F1 to *SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_303.Q0 to */SLICE_212.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_212.B1 to */SLICE_212.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F1 to *SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_183.Q1 to */SLICE_175.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[1]
CTOF_DEL    ---     0.238 */SLICE_175.C1 to */SLICE_175.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F1 to *SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_106.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_106.B1 to */SLICE_106.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106
ROUTE         1   e 0.001 */SLICE_106.F1 to *SLICE_106.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[3] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_97.CLK to *u/SLICE_97.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_97.Q1 to *u/SLICE_98.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[7]
CTOF_DEL    ---     0.238 *u/SLICE_98.B0 to *u/SLICE_98.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98
ROUTE         1   e 0.001 *u/SLICE_98.F0 to */SLICE_98.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[8] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_112.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_112.B1 to */SLICE_112.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112
ROUTE         1   e 0.001 */SLICE_112.F1 to *SLICE_112.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[15] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_251.Q0 to */SLICE_100.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_100.A1 to */SLICE_100.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100
ROUTE         1   e 0.001 */SLICE_100.F1 to *SLICE_100.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[13] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_110.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_110.B1 to */SLICE_110.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110
ROUTE         1   e 0.001 */SLICE_110.F1 to *SLICE_110.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[11] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_159 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_159.CLK to */SLICE_159.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_159 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_159.Q1 to *u/SLICE_90.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trace_dout[3]
CTOF_DEL    ---     0.238 *u/SLICE_90.C0 to *u/SLICE_90.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90
ROUTE         1   e 0.001 *u/SLICE_90.F0 to */SLICE_90.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_258 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_111.CLK to */SLICE_111.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_111.Q1 to */SLICE_112.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[13]
CTOF_DEL    ---     0.238 */SLICE_112.A0 to */SLICE_112.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112
ROUTE         1   e 0.001 */SLICE_112.F0 to *SLICE_112.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[14] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_160.CLK to */SLICE_160.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_160.Q1 to *u/SLICE_91.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trace_dout[5]
CTOF_DEL    ---     0.238 *u/SLICE_91.C0 to *u/SLICE_91.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91
ROUTE         1   e 0.001 *u/SLICE_91.F0 to */SLICE_91.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_290 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_109.Q1 to */SLICE_110.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[9]
CTOF_DEL    ---     0.238 */SLICE_110.A0 to */SLICE_110.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110
ROUTE         1   e 0.001 */SLICE_110.F0 to *SLICE_110.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[10] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to *u/SLICE_92.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_92.B0 to *u/SLICE_92.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92
ROUTE         1   e 0.001 *u/SLICE_92.F0 to */SLICE_92.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_322 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_109.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_109.B0 to */SLICE_109.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F0 to *SLICE_109.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[8] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_79.CLK to *u/SLICE_79.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_79.Q0 to */SLICE_115.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_checker
CTOF_DEL    ---     0.238 */SLICE_115.C0 to */SLICE_115.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115
ROUTE         1   e 0.001 */SLICE_115.F0 to *SLICE_115.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_3 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_108.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_108.B1 to */SLICE_108.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F1 to *SLICE_108.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[7] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_184.Q1 to */SLICE_176.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[3]
CTOF_DEL    ---     0.238 */SLICE_176.C1 to */SLICE_176.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F1 to *SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_107.Q1 to */SLICE_108.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[5]
CTOF_DEL    ---     0.238 */SLICE_108.A0 to */SLICE_108.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F0 to *SLICE_108.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[6] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_186.Q1 to */SLICE_178.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[7]
CTOF_DEL    ---     0.238 */SLICE_178.C1 to */SLICE_178.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F1 to *SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_251.Q0 to *u/SLICE_94.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 *u/SLICE_94.A1 to *u/SLICE_94.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F1 to */SLICE_94.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[1] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_188 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_188.CLK to */SLICE_188.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_188 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_188.Q1 to */SLICE_180.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[11]
CTOF_DEL    ---     0.238 */SLICE_180.C1 to */SLICE_180.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F1 to *SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_251.Q0 to *u/SLICE_96.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 *u/SLICE_96.A1 to *u/SLICE_96.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96
ROUTE         1   e 0.001 *u/SLICE_96.F1 to */SLICE_96.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[5] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_190 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_190.CLK to */SLICE_190.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_190 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_190.Q1 to */SLICE_182.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[15]
CTOF_DEL    ---     0.238 */SLICE_182.C1 to */SLICE_182.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F1 to *SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_355.CLK to */SLICE_355.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_355.Q0 to *u/SLICE_62.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d1_fast
CTOF_DEL    ---     0.238 *u/SLICE_62.C0 to *u/SLICE_62.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62
ROUTE        46   e 0.001 *u/SLICE_62.F0 to */SLICE_62.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_251.Q0 to *u/SLICE_99.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 *u/SLICE_99.A0 to *u/SLICE_99.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[10] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay mg5ahub/SLICE_238 to mg5ahub/SLICE_221 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_238.CLK to */SLICE_238.Q0 mg5ahub/SLICE_238 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_238.Q0 to */SLICE_221.C0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_221.C0 to */SLICE_221.F0 mg5ahub/SLICE_221
ROUTE         1   e 0.001 */SLICE_221.F0 to *SLICE_221.DI0 mg5ahub/bit_count_3_iv_0_m4_0 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_142.Q0 to */SLICE_144.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_144.B0 to */SLICE_144.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F0 to *SLICE_144.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_142.Q0 to */SLICE_145.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_145.B0 to */SLICE_145.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F0 to *SLICE_145.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_142.Q0 to */SLICE_146.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_146.B0 to */SLICE_146.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146
ROUTE         1   e 0.001 */SLICE_146.F0 to *SLICE_146.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay mg5ahub/SLICE_238 to mg5ahub/SLICE_222 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_238.CLK to */SLICE_238.Q0 mg5ahub/SLICE_238 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_238.Q0 to */SLICE_222.B1 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_222.B1 to */SLICE_222.F1 mg5ahub/SLICE_222
ROUTE         1   e 0.001 */SLICE_222.F1 to *SLICE_222.DI1 mg5ahub/N_46_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay mg5ahub/SLICE_221 to mg5ahub/SLICE_222 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_221.CLK to */SLICE_221.Q0 mg5ahub/SLICE_221 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_221.Q0 to */SLICE_222.D0 mg5ahub/bit_count_0
CTOF_DEL    ---     0.238 */SLICE_222.D0 to */SLICE_222.F0 mg5ahub/SLICE_222
ROUTE         1   e 0.001 */SLICE_222.F0 to *SLICE_222.DI0 mg5ahub/N_48_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay mg5ahub/SLICE_238 to mg5ahub/SLICE_222 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_238.CLK to */SLICE_238.Q0 mg5ahub/SLICE_238 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_238.Q0 to */SLICE_222.A0 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_222.A0 to */SLICE_222.F0 mg5ahub/SLICE_222
ROUTE         1   e 0.001 */SLICE_222.F0 to *SLICE_222.DI0 mg5ahub/N_48_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay mg5ahub/SLICE_238 to mg5ahub/SLICE_221 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_238.CLK to */SLICE_238.Q0 mg5ahub/SLICE_238 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_238.Q0 to */SLICE_221.C1 mg5ahub/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_221.C1 to */SLICE_221.F1 mg5ahub/SLICE_221
ROUTE         1   e 0.001 */SLICE_221.F1 to *SLICE_221.DI1 mg5ahub/N_49_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_111.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_111.B1 to */SLICE_111.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111
ROUTE         1   e 0.001 */SLICE_111.F1 to *SLICE_111.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[13] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_195.CLK to */SLICE_195.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_195.Q0 to */SLICE_205.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]
CTOF_DEL    ---     0.238 */SLICE_205.C0 to */SLICE_205.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205
ROUTE         1   e 0.001 */SLICE_205.F0 to *SLICE_205.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_end_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_109.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_109.B1 to */SLICE_109.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F1 to *SLICE_109.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[9] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_195.CLK to */SLICE_195.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (from jtaghub16_jtck)
ROUTE         6   e 0.908 */SLICE_195.Q0 to */SLICE_193.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]
CTOF_DEL    ---     0.238 */SLICE_193.C0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to *u/SLICE_89.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_89.B0 to *u/SLICE_89.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89
ROUTE         1   e 0.001 *u/SLICE_89.F0 to */SLICE_89.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_226 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_303.Q0 to */SLICE_210.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_210.B0 to */SLICE_210.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210
ROUTE         1   e 0.001 */SLICE_210.F0 to *SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_303.Q0 to */SLICE_211.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_211.B0 to */SLICE_211.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211
ROUTE         1   e 0.001 */SLICE_211.F0 to *SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_303.Q0 to */SLICE_207.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_207.B0 to */SLICE_207.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_105.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_105.B1 to */SLICE_105.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105
ROUTE         1   e 0.001 */SLICE_105.F1 to *SLICE_105.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[1] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_142.Q0 to */SLICE_144.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_144.B1 to */SLICE_144.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144
ROUTE         1   e 0.001 */SLICE_144.F1 to *SLICE_144.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_142.Q0 to */SLICE_145.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd
CTOF_DEL    ---     0.238 */SLICE_145.B1 to */SLICE_145.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145
ROUTE         1   e 0.001 */SLICE_145.F1 to *SLICE_145.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to *u/SLICE_90.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_90.B1 to *u/SLICE_90.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90
ROUTE         1   e 0.001 *u/SLICE_90.F1 to */SLICE_90.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_274 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_303.Q0 to */SLICE_208.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_208.B0 to */SLICE_208.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to *u/SLICE_91.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_91.B1 to *u/SLICE_91.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91
ROUTE         1   e 0.001 *u/SLICE_91.F1 to */SLICE_91.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_306 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_161.CLK to */SLICE_161.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_161.Q1 to *u/SLICE_92.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trace_dout[7]
CTOF_DEL    ---     0.238 *u/SLICE_92.C0 to *u/SLICE_92.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92
ROUTE         1   e 0.001 *u/SLICE_92.F0 to */SLICE_92.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_322 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_303.Q0 to */SLICE_209.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_209.B0 to */SLICE_209.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209
ROUTE         1   e 0.001 */SLICE_209.F0 to *SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to *u/SLICE_73.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.A0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.001 *u/SLICE_73.F0 to */SLICE_73.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_93.Q0 to *u/SLICE_67.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 *u/SLICE_67.C0 to *u/SLICE_67.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE         2   e 0.001 *u/SLICE_67.F0 to */SLICE_67.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_184.CLK to */SLICE_184.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_184 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_184.Q0 to */SLICE_176.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[2]
CTOF_DEL    ---     0.238 */SLICE_176.C0 to */SLICE_176.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176
ROUTE         1   e 0.001 */SLICE_176.F0 to *SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_185.CLK to */SLICE_185.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_185 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_185.Q0 to */SLICE_177.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[4]
CTOF_DEL    ---     0.238 */SLICE_177.C0 to */SLICE_177.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177
ROUTE         1   e 0.001 */SLICE_177.F0 to *SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_186.CLK to */SLICE_186.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_186 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_186.Q0 to */SLICE_178.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[6]
CTOF_DEL    ---     0.238 */SLICE_178.C0 to */SLICE_178.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1   e 0.001 */SLICE_178.F0 to *SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_187.CLK to */SLICE_187.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_187 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_187.Q0 to */SLICE_179.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[8]
CTOF_DEL    ---     0.238 */SLICE_179.C0 to */SLICE_179.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179
ROUTE         1   e 0.001 */SLICE_179.F0 to *SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *u/SLICE_54.Q1 to */SLICE_142.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[15]
CTOF_DEL    ---     0.238 */SLICE_142.A0 to */SLICE_142.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142
ROUTE         2   e 0.001 */SLICE_142.F0 to *SLICE_142.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay mg5ahub/SLICE_221 to mg5ahub/SLICE_222 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_221.CLK to */SLICE_221.Q1 mg5ahub/SLICE_221 (from jtaghub16_jtck)
ROUTE         5   e 0.908 */SLICE_221.Q1 to */SLICE_222.C0 mg5ahub/bit_count_1
CTOF_DEL    ---     0.238 */SLICE_222.C0 to */SLICE_222.F0 mg5ahub/SLICE_222
ROUTE         1   e 0.001 */SLICE_222.F0 to *SLICE_222.DI0 mg5ahub/N_48_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_303.Q0 to */SLICE_206.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_206.B0 to */SLICE_206.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_312.CLK to */SLICE_312.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_312 (from ipClk_c)
ROUTE         3   e 0.908 */SLICE_312.Q0 to */SLICE_115.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/even_parity
CTOF_DEL    ---     0.238 */SLICE_115.A0 to */SLICE_115.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115
ROUTE         1   e 0.001 */SLICE_115.F0 to *SLICE_115.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_3 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_107.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_107.B1 to */SLICE_107.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107
ROUTE         1   e 0.001 */SLICE_107.F1 to *SLICE_107.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[5] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_70.Q0 to *u/SLICE_73.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jshift_d2
CTOF_DEL    ---     0.238 *u/SLICE_73.C0 to *u/SLICE_73.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73
ROUTE         6   e 0.001 *u/SLICE_73.F0 to */SLICE_73.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_251.Q0 to *u/SLICE_94.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 *u/SLICE_94.B0 to *u/SLICE_94.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F0 to */SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_110.CLK to */SLICE_110.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_110.Q1 to */SLICE_111.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[11]
CTOF_DEL    ---     0.238 */SLICE_111.A0 to */SLICE_111.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111
ROUTE         1   e 0.001 */SLICE_111.F0 to *SLICE_111.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[12] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_106.Q1 to */SLICE_107.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[3]
CTOF_DEL    ---     0.238 */SLICE_107.A0 to */SLICE_107.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107
ROUTE         1   e 0.001 */SLICE_107.F0 to *SLICE_107.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[4] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_251.Q0 to *u/SLICE_96.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 *u/SLICE_96.A0 to *u/SLICE_96.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96
ROUTE         1   e 0.001 *u/SLICE_96.F0 to */SLICE_96.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[4] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to *u/SLICE_90.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_90.B0 to *u/SLICE_90.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90
ROUTE         1   e 0.001 *u/SLICE_90.F0 to */SLICE_90.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_258 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_251.Q0 to *u/SLICE_98.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 *u/SLICE_98.A0 to *u/SLICE_98.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98
ROUTE         1   e 0.001 *u/SLICE_98.F0 to */SLICE_98.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[8] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to *u/SLICE_91.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_91.B0 to *u/SLICE_91.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91
ROUTE         1   e 0.001 *u/SLICE_91.F0 to */SLICE_91.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_290 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_251.Q0 to */SLICE_100.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 */SLICE_100.A0 to */SLICE_100.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100
ROUTE         1   e 0.001 */SLICE_100.F0 to *SLICE_100.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[12] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_108.Q1 to */SLICE_109.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[7]
CTOF_DEL    ---     0.238 */SLICE_109.A0 to */SLICE_109.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F0 to *SLICE_109.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[8] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE         3   e 0.908 */SLICE_107.Q0 to */SLICE_105.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[4]
CTOF_DEL    ---     0.238 */SLICE_105.B0 to */SLICE_105.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105
ROUTE         1   e 0.001 */SLICE_105.F0 to *SLICE_105.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[0] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_94.CLK to *u/SLICE_94.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_94.Q1 to *u/SLICE_95.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[1]
CTOF_DEL    ---     0.238 *u/SLICE_95.B0 to *u/SLICE_95.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95
ROUTE         1   e 0.001 *u/SLICE_95.F0 to */SLICE_95.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[2] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_251.Q0 to *u/SLICE_95.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 *u/SLICE_95.A1 to *u/SLICE_95.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95
ROUTE         1   e 0.001 *u/SLICE_95.F1 to */SLICE_95.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[3] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_96.CLK to *u/SLICE_96.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_96.Q1 to *u/SLICE_97.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[5]
CTOF_DEL    ---     0.238 *u/SLICE_97.B0 to *u/SLICE_97.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97
ROUTE         1   e 0.001 *u/SLICE_97.F0 to */SLICE_97.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[6] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_251.Q0 to *u/SLICE_97.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 *u/SLICE_97.A1 to *u/SLICE_97.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97
ROUTE         1   e 0.001 *u/SLICE_97.F1 to */SLICE_97.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[7] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_110.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_110.B0 to */SLICE_110.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110
ROUTE         1   e 0.001 */SLICE_110.F0 to *SLICE_110.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[10] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_108.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_108.B0 to */SLICE_108.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F0 to *SLICE_108.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[6] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_106.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_106.B0 to */SLICE_106.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106
ROUTE         1   e 0.001 */SLICE_106.F0 to *SLICE_106.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[2] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_188 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_188.CLK to */SLICE_188.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_188 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_188.Q0 to */SLICE_180.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[10]
CTOF_DEL    ---     0.238 */SLICE_180.C0 to */SLICE_180.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180
ROUTE         1   e 0.001 */SLICE_180.F0 to *SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_98.CLK to *u/SLICE_98.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_98.Q1 to *u/SLICE_99.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[9]
CTOF_DEL    ---     0.238 *u/SLICE_99.B0 to *u/SLICE_99.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F0 to */SLICE_99.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[10] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_189 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_189.CLK to */SLICE_189.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_189 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_189.Q0 to */SLICE_181.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[12]
CTOF_DEL    ---     0.238 */SLICE_181.C0 to */SLICE_181.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181
ROUTE         1   e 0.001 */SLICE_181.F0 to *SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_251.CLK to */SLICE_251.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_251.Q0 to *u/SLICE_99.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_d1
CTOF_DEL    ---     0.238 *u/SLICE_99.A1 to *u/SLICE_99.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F1 to */SLICE_99.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[11] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_114.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 */SLICE_114.B0 to */SLICE_114.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114
ROUTE         1   e 0.001 */SLICE_114.F0 to *SLICE_114.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_159 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_159.CLK to */SLICE_159.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_159 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_159.Q0 to *u/SLICE_89.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trace_dout[2]
CTOF_DEL    ---     0.238 *u/SLICE_89.C1 to *u/SLICE_89.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89
ROUTE         1   e 0.001 *u/SLICE_89.F1 to */SLICE_89.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_242 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to *u/SLICE_92.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1
CTOF_DEL    ---     0.238 *u/SLICE_92.A1 to *u/SLICE_92.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92
ROUTE         1   e 0.001 *u/SLICE_92.F1 to */SLICE_92.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_334 (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_190 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_190.CLK to */SLICE_190.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_190 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_190.Q0 to */SLICE_182.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[14]
CTOF_DEL    ---     0.238 */SLICE_182.C0 to */SLICE_182.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182
ROUTE         1   e 0.001 */SLICE_182.F0 to *SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_100.CLK to */SLICE_100.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_100.Q1 to */SLICE_101.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[13]
CTOF_DEL    ---     0.238 */SLICE_101.B0 to */SLICE_101.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101
ROUTE         1   e 0.001 */SLICE_101.F0 to *SLICE_101.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[14] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_303.Q0 to */SLICE_212.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_212.B0 to */SLICE_212.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212
ROUTE         1   e 0.001 */SLICE_212.F0 to *SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_303.CLK to */SLICE_303.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (from jtaghub16_jtck)
ROUTE        17   e 0.908 */SLICE_303.Q0 to */SLICE_213.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/r_w
CTOF_DEL    ---     0.238 */SLICE_213.B0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_113.CLK to */SLICE_113.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (from jtaghub16_jtck)
ROUTE        18   e 0.908 */SLICE_113.Q0 to */SLICE_112.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr
CTOF_DEL    ---     0.238 */SLICE_112.B0 to */SLICE_112.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112
ROUTE         1   e 0.001 */SLICE_112.F0 to *SLICE_112.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[14] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   Clockdomain-Transfer "ipClk_c" TO "jtaghub16_jtck" 

Report:    1.587ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175 (1.510ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_183.CLK to */SLICE_183.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_183 (from ipClk_c)
ROUTE         1   e 0.908 */SLICE_183.Q0 to */SLICE_175.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[0]
CTOF_DEL    ---     0.238 */SLICE_175.C0 to */SLICE_175.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175
ROUTE         1   e 0.001 */SLICE_175.F0 to *SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0] (to jtaghub16_jtck)
                  --------
                    1.510   (39.8% logic, 60.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.534ns delay mg5ahub/SLICE_35 to mg5ahub/SLICE_34 (1.457ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_35.CLK to *b/SLICE_35.Q0 mg5ahub/SLICE_35 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_35.Q0 to *b/SLICE_35.C0 mg5ahub/rom_rd_addr_1
C0TOFCO_DE  ---     0.550 *b/SLICE_35.C0 to */SLICE_35.FCO mg5ahub/SLICE_35
ROUTE         1   e 0.001 */SLICE_35.FCO to */SLICE_34.FCI mg5ahub/rom_rd_addr_cry_2
FCITOF1_DE  ---     0.310 */SLICE_34.FCI to *b/SLICE_34.F1 mg5ahub/SLICE_34
ROUTE         1   e 0.001 *b/SLICE_34.F1 to */SLICE_34.DI1 mg5ahub/rom_rd_addr_s_4 (to jtaghub16_jtck)
                  --------
                    1.457   (83.9% logic, 16.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.534ns delay mg5ahub/SLICE_34 to mg5ahub/SLICE_33 (1.457ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_34.CLK to *b/SLICE_34.Q0 mg5ahub/SLICE_34 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_34.Q0 to *b/SLICE_34.C0 mg5ahub/rom_rd_addr_3
C0TOFCO_DE  ---     0.550 *b/SLICE_34.C0 to */SLICE_34.FCO mg5ahub/SLICE_34
ROUTE         1   e 0.001 */SLICE_34.FCO to */SLICE_33.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF1_DE  ---     0.310 */SLICE_33.FCI to *b/SLICE_33.F1 mg5ahub/SLICE_33
ROUTE         1   e 0.001 *b/SLICE_33.F1 to */SLICE_33.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    1.457   (83.9% logic, 16.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.534ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (1.457ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_17.Q0 to *u/SLICE_17.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[1]
C0TOFCO_DE  ---     0.550 *u/SLICE_17.B0 to */SLICE_17.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 */SLICE_17.FCO to */SLICE_16.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_16.FCI to *u/SLICE_16.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 *u/SLICE_16.F1 to */SLICE_16.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[4] (to jtaghub16_jtck)
                  --------
                    1.457   (83.9% logic, 16.1% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.532ns delay mg5ahub/SLICE_34 to mg5ahub/SLICE_32 (1.455ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_34.CLK to *b/SLICE_34.Q0 mg5ahub/SLICE_34 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_34.Q0 to *b/SLICE_34.C0 mg5ahub/rom_rd_addr_3
C0TOFCO_DE  ---     0.550 *b/SLICE_34.C0 to */SLICE_34.FCO mg5ahub/SLICE_34
ROUTE         1   e 0.001 */SLICE_34.FCO to */SLICE_33.FCI mg5ahub/rom_rd_addr_cry_4
FCITOFCO_D  ---     0.067 */SLICE_33.FCI to */SLICE_33.FCO mg5ahub/SLICE_33
ROUTE         1   e 0.001 */SLICE_33.FCO to */SLICE_32.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_32.FCI to *b/SLICE_32.F0 mg5ahub/SLICE_32
ROUTE         1   e 0.001 *b/SLICE_32.F0 to */SLICE_32.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.455   (83.8% logic, 16.2% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.532ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15 (1.455ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_17.Q0 to *u/SLICE_17.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[1]
C0TOFCO_DE  ---     0.550 *u/SLICE_17.B0 to */SLICE_17.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 */SLICE_17.FCO to */SLICE_16.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOFCO_D  ---     0.067 */SLICE_16.FCI to */SLICE_16.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 */SLICE_16.FCO to */SLICE_15.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
FCITOF0_DE  ---     0.240 */SLICE_15.FCI to *u/SLICE_15.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15
ROUTE         1   e 0.001 *u/SLICE_15.F0 to */SLICE_15.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    1.455   (83.8% logic, 16.2% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.532ns delay mg5ahub/SLICE_35 to mg5ahub/SLICE_33 (1.455ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_35.CLK to *b/SLICE_35.Q0 mg5ahub/SLICE_35 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_35.Q0 to *b/SLICE_35.C0 mg5ahub/rom_rd_addr_1
C0TOFCO_DE  ---     0.550 *b/SLICE_35.C0 to */SLICE_35.FCO mg5ahub/SLICE_35
ROUTE         1   e 0.001 */SLICE_35.FCO to */SLICE_34.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_34.FCI to */SLICE_34.FCO mg5ahub/SLICE_34
ROUTE         1   e 0.001 */SLICE_34.FCO to */SLICE_33.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF0_DE  ---     0.240 */SLICE_33.FCI to *b/SLICE_33.F0 mg5ahub/SLICE_33
ROUTE         1   e 0.001 *b/SLICE_33.F0 to */SLICE_33.DI0 mg5ahub/rom_rd_addr_s_5 (to jtaghub16_jtck)
                  --------
                    1.455   (83.8% logic, 16.2% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_207.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_78.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_70.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_211.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_113.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_349 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_349.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_213.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_251.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_355.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_74 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_74.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_68.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_75.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_93.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_63 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_63.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_208.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_209.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_210.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_62.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_73.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_212.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_206.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_79.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_388 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_388.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_114.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_87 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to *u/SLICE_87.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.497ns delay SLICE_415 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (1.271ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363  SLICE_415.CLK to   SLICE_415.Q0 SLICE_415 (from jtaghub16_jtck)
ROUTE        48   e 0.908   SLICE_415.Q0 to */SLICE_115.CE jtaghub16_ip_enable0 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.487ns delay mg5ahub/SLICE_31 to mg5ahub/SLICE_33 (1.410ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_31.CLK to *b/SLICE_31.Q1 mg5ahub/SLICE_31 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_31.Q1 to *b/SLICE_31.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_31.C1 to */SLICE_31.FCO mg5ahub/SLICE_31
ROUTE         1   e 0.001 */SLICE_31.FCO to */SLICE_35.FCI mg5ahub/rom_rd_addr_cry_0
FCITOFCO_D  ---     0.067 */SLICE_35.FCI to */SLICE_35.FCO mg5ahub/SLICE_35
ROUTE         1   e 0.001 */SLICE_35.FCO to */SLICE_34.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_34.FCI to */SLICE_34.FCO mg5ahub/SLICE_34
ROUTE         1   e 0.001 */SLICE_34.FCO to */SLICE_33.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF1_DE  ---     0.310 */SLICE_33.FCI to *b/SLICE_33.F1 mg5ahub/SLICE_33
ROUTE         1   e 0.001 *b/SLICE_33.F1 to */SLICE_33.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    1.410   (83.3% logic, 16.7% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.485ns delay mg5ahub/SLICE_31 to mg5ahub/SLICE_32 (1.408ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_31.CLK to *b/SLICE_31.Q1 mg5ahub/SLICE_31 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_31.Q1 to *b/SLICE_31.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_31.C1 to */SLICE_31.FCO mg5ahub/SLICE_31
ROUTE         1   e 0.001 */SLICE_31.FCO to */SLICE_35.FCI mg5ahub/rom_rd_addr_cry_0
FCITOFCO_D  ---     0.067 */SLICE_35.FCI to */SLICE_35.FCO mg5ahub/SLICE_35
ROUTE         1   e 0.001 */SLICE_35.FCO to */SLICE_34.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_34.FCI to */SLICE_34.FCO mg5ahub/SLICE_34
ROUTE         1   e 0.001 */SLICE_34.FCO to */SLICE_33.FCI mg5ahub/rom_rd_addr_cry_4
FCITOFCO_D  ---     0.067 */SLICE_33.FCI to */SLICE_33.FCO mg5ahub/SLICE_33
ROUTE         1   e 0.001 */SLICE_33.FCO to */SLICE_32.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_32.FCI to *b/SLICE_32.F0 mg5ahub/SLICE_32
ROUTE         1   e 0.001 *b/SLICE_32.F0 to */SLICE_32.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.408   (83.2% logic, 16.8% route), 6 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB5 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB5 to */SLICE_160.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[5] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB7 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB7 to */SLICE_161.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[7] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB1 to */SLICE_158.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[1] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_159 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB3 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB3 to */SLICE_159.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[3] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_158 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB0 to */SLICE_158.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[0] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_159 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB2 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB2 to */SLICE_159.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[2] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_160 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB4 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB4 to */SLICE_160.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[4] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.467ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_161 (1.316ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.408 *f5_0_0_0.CLKB to *f5_0_0_0.DOB6 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *f5_0_0_0.DOB6 to */SLICE_161.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[6] (to jtaghub16_jtck)
                  --------
                    1.316   (31.0% logic, 69.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.464ns delay mg5ahub/SLICE_33 to mg5ahub/SLICE_32 (1.387ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_33.CLK to *b/SLICE_33.Q0 mg5ahub/SLICE_33 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_33.Q0 to *b/SLICE_33.C0 mg5ahub/rom_rd_addr_5
C0TOFCO_DE  ---     0.550 *b/SLICE_33.C0 to */SLICE_33.FCO mg5ahub/SLICE_33
ROUTE         1   e 0.001 */SLICE_33.FCO to */SLICE_32.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_32.FCI to *b/SLICE_32.F0 mg5ahub/SLICE_32
ROUTE         1   e 0.001 *b/SLICE_32.F0 to */SLICE_32.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.387   (83.1% logic, 16.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.464ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (1.387ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_17.Q0 to *u/SLICE_17.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[1]
C0TOFCO_DE  ---     0.550 *u/SLICE_17.B0 to */SLICE_17.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 */SLICE_17.FCO to */SLICE_16.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_16.FCI to *u/SLICE_16.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 *u/SLICE_16.F0 to */SLICE_16.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[3] (to jtaghub16_jtck)
                  --------
                    1.387   (83.1% logic, 16.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.464ns delay mg5ahub/SLICE_35 to mg5ahub/SLICE_34 (1.387ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_35.CLK to *b/SLICE_35.Q0 mg5ahub/SLICE_35 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_35.Q0 to *b/SLICE_35.C0 mg5ahub/rom_rd_addr_1
C0TOFCO_DE  ---     0.550 *b/SLICE_35.C0 to */SLICE_35.FCO mg5ahub/SLICE_35
ROUTE         1   e 0.001 */SLICE_35.FCO to */SLICE_34.FCI mg5ahub/rom_rd_addr_cry_2
FCITOF0_DE  ---     0.240 */SLICE_34.FCI to *b/SLICE_34.F0 mg5ahub/SLICE_34
ROUTE         1   e 0.001 *b/SLICE_34.F0 to */SLICE_34.DI0 mg5ahub/rom_rd_addr_s_3 (to jtaghub16_jtck)
                  --------
                    1.387   (83.1% logic, 16.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.464ns delay mg5ahub/SLICE_34 to mg5ahub/SLICE_33 (1.387ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_34.CLK to *b/SLICE_34.Q0 mg5ahub/SLICE_34 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_34.Q0 to *b/SLICE_34.C0 mg5ahub/rom_rd_addr_3
C0TOFCO_DE  ---     0.550 *b/SLICE_34.C0 to */SLICE_34.FCO mg5ahub/SLICE_34
ROUTE         1   e 0.001 */SLICE_34.FCO to */SLICE_33.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF0_DE  ---     0.240 */SLICE_33.FCI to *b/SLICE_33.F0 mg5ahub/SLICE_33
ROUTE         1   e 0.001 *b/SLICE_33.F0 to */SLICE_33.DI0 mg5ahub/rom_rd_addr_s_5 (to jtaghub16_jtck)
                  --------
                    1.387   (83.1% logic, 16.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.464ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15 (1.387ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_16.CLK to *u/SLICE_16.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_16.Q0 to *u/SLICE_16.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[3]
C0TOFCO_DE  ---     0.550 *u/SLICE_16.B0 to */SLICE_16.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 */SLICE_16.FCO to */SLICE_15.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
FCITOF0_DE  ---     0.240 */SLICE_15.FCI to *u/SLICE_15.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15
ROUTE         1   e 0.001 *u/SLICE_15.F0 to */SLICE_15.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    1.387   (83.1% logic, 16.9% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_227 to mg5ahub/SLICE_236 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_227.CLK to */SLICE_227.Q0 mg5ahub/SLICE_227 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_227.Q0 to */SLICE_236.M0 mg5ahub/er1_shift_reg_7 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_228 to mg5ahub/SLICE_227 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_228.CLK to */SLICE_228.Q0 mg5ahub/SLICE_228 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_228.Q0 to */SLICE_227.M1 mg5ahub/er1_shift_reg_9 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_226 to mg5ahub/SLICE_235 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_226.CLK to */SLICE_226.Q1 mg5ahub/SLICE_226 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_226.Q1 to */SLICE_235.M1 mg5ahub/er1_shift_reg_6 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_230 to mg5ahub/SLICE_229 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q0 mg5ahub/SLICE_230 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_230.Q0 to */SLICE_229.M1 mg5ahub/er1_shift_reg_13 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_232 to mg5ahub/SLICE_231 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q0 mg5ahub/SLICE_232 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_232.Q0 to */SLICE_231.M1 mg5ahub/er1_shift_reg_17 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_226 to mg5ahub/SLICE_225 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_226.CLK to */SLICE_226.Q0 mg5ahub/SLICE_226 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_226.Q0 to */SLICE_225.M1 mg5ahub/er1_shift_reg_5 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_225 to SLICE_415 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_225.CLK to */SLICE_225.Q1 mg5ahub/SLICE_225 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_225.Q1 to   SLICE_415.M0 mg5ahub/er1_shift_reg_4 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_54.Q0 to *u/SLICE_53.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[14] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_310 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *u/SLICE_54.Q1 to */SLICE_310.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[15] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *u/SLICE_54.Q1 to */SLICE_320.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[15] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.908 *u/SLICE_53.Q1 to *u/SLICE_88.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_52.Q0 to *u/SLICE_51.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        32   e 0.908 *u/SLICE_49.Q0 to *u/SLICE_48.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.908 *u/SLICE_70.Q1 to */SLICE_269.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_143 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_142.CLK to */SLICE_142.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142 (from jtaghub16_jtck)
ROUTE         7   e 0.908 */SLICE_142.Q0 to */SLICE_143.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_85 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_85.CLK to *u/SLICE_85.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_85 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *u/SLICE_85.Q0 to *u/SLICE_54.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[32] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_301 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_252.CLK to */SLICE_252.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_252.Q0 to */SLICE_301.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_311 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_252.CLK to */SLICE_252.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_252.Q0 to */SLICE_311.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_74 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_74.CLK to *u/SLICE_74.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_74 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_74.Q1 to *u/SLICE_75.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d4 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_63 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_64 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_63.CLK to *u/SLICE_63.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_63 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_63.Q0 to *u/SLICE_64.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d3 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_233 to mg5ahub/SLICE_250 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 mg5ahub/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_233.Q1 to */SLICE_250.M0 mg5ahub/er1_shift_reg_20 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_361 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_320.Q0 to */SLICE_361.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_388 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         4   e 0.908 *u/SLICE_68.Q1 to */SLICE_388.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_320.CLK to */SLICE_320.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320 (from jtaghub16_jtck)
ROUTE        12   e 0.908 */SLICE_320.Q0 to */SLICE_251.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_303 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_252.CLK to */SLICE_252.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_252.Q0 to */SLICE_303.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_88 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE         3   e 0.908 *u/SLICE_54.Q0 to *u/SLICE_88.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[14] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_63 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_62.CLK to *u/SLICE_62.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_62.Q1 to *u/SLICE_63.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d2 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_233 to mg5ahub/SLICE_232 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q0 mg5ahub/SLICE_233 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_233.Q0 to */SLICE_232.M1 mg5ahub/er1_shift_reg_19 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_313 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE         6   e 0.908 *u/SLICE_54.Q1 to */SLICE_313.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[15] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        15   e 0.908 *u/SLICE_53.Q0 to *u/SLICE_52.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_85 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_252.CLK to */SLICE_252.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 (from jtaghub16_jtck)
ROUTE         8   e 0.908 */SLICE_252.Q0 to *u/SLICE_85.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_84.CLK to *u/SLICE_84.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 (from jtaghub16_jtck)
ROUTE         1   e 0.908 *u/SLICE_84.Q0 to *u/SLICE_50.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[22] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_225 to mg5ahub/SLICE_224 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_225.CLK to */SLICE_225.Q0 mg5ahub/SLICE_225 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_225.Q0 to */SLICE_224.M1 mg5ahub/er1_shift_reg_3 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        16   e 0.908 *u/SLICE_51.Q0 to *u/SLICE_84.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_214 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        49   e 0.908 *u/SLICE_48.Q0 to */SLICE_214.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_227 to mg5ahub/SLICE_236 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_227.CLK to */SLICE_227.Q1 mg5ahub/SLICE_227 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_227.Q1 to */SLICE_236.M1 mg5ahub/er1_shift_reg_8 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_229 to mg5ahub/SLICE_228 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_229.CLK to */SLICE_229.Q0 mg5ahub/SLICE_229 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_229.Q0 to */SLICE_228.M1 mg5ahub/er1_shift_reg_11 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_231 to mg5ahub/SLICE_230 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q0 mg5ahub/SLICE_231 (from jtaghub16_jtck)
ROUTE         1   e 0.908 */SLICE_231.Q0 to */SLICE_230.M1 mg5ahub/er1_shift_reg_15 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_360 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_115.CLK to */SLICE_115.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115 (from jtaghub16_jtck)
ROUTE         4   e 0.908 */SLICE_115.Q0 to */SLICE_360.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/parity_err (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_74 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_73.Q1 to *u/SLICE_74.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d2 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_87 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_87.CLK to *u/SLICE_87.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_87 (from jtaghub16_jtck)
ROUTE         2   e 0.908 *u/SLICE_87.Q0 to */SLICE_252.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[35] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_226 to mg5ahub/SLICE_235 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_226.CLK to */SLICE_226.Q0 mg5ahub/SLICE_226 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_226.Q0 to */SLICE_235.M0 mg5ahub/er1_shift_reg_5 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay mg5ahub/SLICE_227 to mg5ahub/SLICE_226 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_227.CLK to */SLICE_227.Q0 mg5ahub/SLICE_227 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_227.Q0 to */SLICE_226.M1 mg5ahub/er1_shift_reg_7 (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.422ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (1.271ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_50.CLK to *u/SLICE_50.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 (from jtaghub16_jtck)
ROUTE        10   e 0.908 *u/SLICE_50.Q0 to *u/SLICE_49.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[4] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.419ns delay mg5ahub/SLICE_31 to mg5ahub/SLICE_34 (1.342ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_31.CLK to *b/SLICE_31.Q1 mg5ahub/SLICE_31 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_31.Q1 to *b/SLICE_31.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_31.C1 to */SLICE_31.FCO mg5ahub/SLICE_31
ROUTE         1   e 0.001 */SLICE_31.FCO to */SLICE_35.FCI mg5ahub/rom_rd_addr_cry_0
FCITOFCO_D  ---     0.067 */SLICE_35.FCI to */SLICE_35.FCO mg5ahub/SLICE_35
ROUTE         1   e 0.001 */SLICE_35.FCO to */SLICE_34.FCI mg5ahub/rom_rd_addr_cry_2
FCITOF1_DE  ---     0.310 */SLICE_34.FCI to *b/SLICE_34.F1 mg5ahub/SLICE_34
ROUTE         1   e 0.001 *b/SLICE_34.F1 to */SLICE_34.DI1 mg5ahub/rom_rd_addr_s_4 (to jtaghub16_jtck)
                  --------
                    1.342   (82.5% logic, 17.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.419ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (1.342ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_18.Q1 to *u/SLICE_18.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_18.B1 to */SLICE_18.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_17.FCI to */SLICE_17.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 */SLICE_17.FCO to */SLICE_16.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_16.FCI to *u/SLICE_16.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 *u/SLICE_16.F1 to */SLICE_16.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[4] (to jtaghub16_jtck)
                  --------
                    1.342   (82.5% logic, 17.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.419ns delay mg5ahub/SLICE_35 to mg5ahub/SLICE_33 (1.342ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_35.CLK to *b/SLICE_35.Q1 mg5ahub/SLICE_35 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_35.Q1 to *b/SLICE_35.C1 mg5ahub/rom_rd_addr_2
C1TOFCO_DE  ---     0.367 *b/SLICE_35.C1 to */SLICE_35.FCO mg5ahub/SLICE_35
ROUTE         1   e 0.001 */SLICE_35.FCO to */SLICE_34.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_34.FCI to */SLICE_34.FCO mg5ahub/SLICE_34
ROUTE         1   e 0.001 */SLICE_34.FCO to */SLICE_33.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF1_DE  ---     0.310 */SLICE_33.FCI to *b/SLICE_33.F1 mg5ahub/SLICE_33
ROUTE         1   e 0.001 *b/SLICE_33.F1 to */SLICE_33.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    1.342   (82.5% logic, 17.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.417ns delay mg5ahub/SLICE_35 to mg5ahub/SLICE_32 (1.340ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_35.CLK to *b/SLICE_35.Q1 mg5ahub/SLICE_35 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_35.Q1 to *b/SLICE_35.C1 mg5ahub/rom_rd_addr_2
C1TOFCO_DE  ---     0.367 *b/SLICE_35.C1 to */SLICE_35.FCO mg5ahub/SLICE_35
ROUTE         1   e 0.001 */SLICE_35.FCO to */SLICE_34.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_34.FCI to */SLICE_34.FCO mg5ahub/SLICE_34
ROUTE         1   e 0.001 */SLICE_34.FCO to */SLICE_33.FCI mg5ahub/rom_rd_addr_cry_4
FCITOFCO_D  ---     0.067 */SLICE_33.FCI to */SLICE_33.FCO mg5ahub/SLICE_33
ROUTE         1   e 0.001 */SLICE_33.FCO to */SLICE_32.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_32.FCI to *b/SLICE_32.F0 mg5ahub/SLICE_32
ROUTE         1   e 0.001 *b/SLICE_32.F0 to */SLICE_32.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.340   (82.4% logic, 17.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.417ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15 (1.340ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_18.Q1 to *u/SLICE_18.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_18.B1 to */SLICE_18.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_17.FCI to */SLICE_17.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 */SLICE_17.FCO to */SLICE_16.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOFCO_D  ---     0.067 */SLICE_16.FCI to */SLICE_16.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 */SLICE_16.FCO to */SLICE_15.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
FCITOF0_DE  ---     0.240 */SLICE_15.FCI to *u/SLICE_15.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15
ROUTE         1   e 0.001 *u/SLICE_15.F0 to */SLICE_15.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    1.340   (82.4% logic, 17.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.417ns delay mg5ahub/SLICE_31 to mg5ahub/SLICE_33 (1.340ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_31.CLK to *b/SLICE_31.Q1 mg5ahub/SLICE_31 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_31.Q1 to *b/SLICE_31.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_31.C1 to */SLICE_31.FCO mg5ahub/SLICE_31
ROUTE         1   e 0.001 */SLICE_31.FCO to */SLICE_35.FCI mg5ahub/rom_rd_addr_cry_0
FCITOFCO_D  ---     0.067 */SLICE_35.FCI to */SLICE_35.FCO mg5ahub/SLICE_35
ROUTE         1   e 0.001 */SLICE_35.FCO to */SLICE_34.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_34.FCI to */SLICE_34.FCO mg5ahub/SLICE_34
ROUTE         1   e 0.001 */SLICE_34.FCO to */SLICE_33.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF0_DE  ---     0.240 */SLICE_33.FCI to *b/SLICE_33.F0 mg5ahub/SLICE_33
ROUTE         1   e 0.001 *b/SLICE_33.F0 to */SLICE_33.DI0 mg5ahub/rom_rd_addr_s_5 (to jtaghub16_jtck)
                  --------
                    1.340   (82.4% logic, 17.6% route), 5 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.381ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (1.304ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_193.CLK to */SLICE_193.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_193.Q0 to */SLICE_193.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active
CTOF_DEL    ---     0.238 */SLICE_193.C1 to */SLICE_193.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE        20   e 0.232 */SLICE_193.F1 to */SLICE_193.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_77
CTOF_DEL    ---     0.238 */SLICE_193.A0 to */SLICE_193.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193
ROUTE         1   e 0.001 */SLICE_193.F0 to *SLICE_193.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i (to jtaghub16_jtck)
                  --------
                    1.304   (64.3% logic, 35.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.381ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (1.304ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_213.CLK to */SLICE_213.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_213.Q0 to */SLICE_213.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/wr_din[14]
CTOF_DEL    ---     0.238 */SLICE_213.C1 to */SLICE_213.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.232 */SLICE_213.F1 to */SLICE_213.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14_i_0[14]
CTOF_DEL    ---     0.238 */SLICE_213.D0 to */SLICE_213.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i (to jtaghub16_jtck)
                  --------
                    1.304   (64.3% logic, 35.7% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.351ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (1.274ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_17.Q1 to *u/SLICE_17.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[2]
C1TOFCO_DE  ---     0.367 *u/SLICE_17.B1 to */SLICE_17.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 */SLICE_17.FCO to */SLICE_16.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF1_DE  ---     0.310 */SLICE_16.FCI to *u/SLICE_16.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 *u/SLICE_16.F1 to */SLICE_16.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[4] (to jtaghub16_jtck)
                  --------
                    1.274   (81.6% logic, 18.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.351ns delay mg5ahub/SLICE_35 to mg5ahub/SLICE_34 (1.274ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_35.CLK to *b/SLICE_35.Q1 mg5ahub/SLICE_35 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_35.Q1 to *b/SLICE_35.C1 mg5ahub/rom_rd_addr_2
C1TOFCO_DE  ---     0.367 *b/SLICE_35.C1 to */SLICE_35.FCO mg5ahub/SLICE_35
ROUTE         1   e 0.001 */SLICE_35.FCO to */SLICE_34.FCI mg5ahub/rom_rd_addr_cry_2
FCITOF1_DE  ---     0.310 */SLICE_34.FCI to *b/SLICE_34.F1 mg5ahub/SLICE_34
ROUTE         1   e 0.001 *b/SLICE_34.F1 to */SLICE_34.DI1 mg5ahub/rom_rd_addr_s_4 (to jtaghub16_jtck)
                  --------
                    1.274   (81.6% logic, 18.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.351ns delay mg5ahub/SLICE_31 to mg5ahub/SLICE_35 (1.274ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_31.CLK to *b/SLICE_31.Q1 mg5ahub/SLICE_31 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_31.Q1 to *b/SLICE_31.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_31.C1 to */SLICE_31.FCO mg5ahub/SLICE_31
ROUTE         1   e 0.001 */SLICE_31.FCO to */SLICE_35.FCI mg5ahub/rom_rd_addr_cry_0
FCITOF1_DE  ---     0.310 */SLICE_35.FCI to *b/SLICE_35.F1 mg5ahub/SLICE_35
ROUTE         1   e 0.001 *b/SLICE_35.F1 to */SLICE_35.DI1 mg5ahub/rom_rd_addr_s_2 (to jtaghub16_jtck)
                  --------
                    1.274   (81.6% logic, 18.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.351ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (1.274ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_18.Q1 to *u/SLICE_18.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_18.B1 to */SLICE_18.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOF1_DE  ---     0.310 */SLICE_17.FCI to *u/SLICE_17.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 *u/SLICE_17.F1 to */SLICE_17.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[2] (to jtaghub16_jtck)
                  --------
                    1.274   (81.6% logic, 18.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.351ns delay mg5ahub/SLICE_34 to mg5ahub/SLICE_33 (1.274ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_34.CLK to *b/SLICE_34.Q1 mg5ahub/SLICE_34 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_34.Q1 to *b/SLICE_34.C1 mg5ahub/rom_rd_addr_4
C1TOFCO_DE  ---     0.367 *b/SLICE_34.C1 to */SLICE_34.FCO mg5ahub/SLICE_34
ROUTE         1   e 0.001 */SLICE_34.FCO to */SLICE_33.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF1_DE  ---     0.310 */SLICE_33.FCI to *b/SLICE_33.F1 mg5ahub/SLICE_33
ROUTE         1   e 0.001 *b/SLICE_33.F1 to */SLICE_33.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    1.274   (81.6% logic, 18.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.349ns delay mg5ahub/SLICE_31 to mg5ahub/SLICE_34 (1.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_31.CLK to *b/SLICE_31.Q1 mg5ahub/SLICE_31 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_31.Q1 to *b/SLICE_31.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_31.C1 to */SLICE_31.FCO mg5ahub/SLICE_31
ROUTE         1   e 0.001 */SLICE_31.FCO to */SLICE_35.FCI mg5ahub/rom_rd_addr_cry_0
FCITOFCO_D  ---     0.067 */SLICE_35.FCI to */SLICE_35.FCO mg5ahub/SLICE_35
ROUTE         1   e 0.001 */SLICE_35.FCO to */SLICE_34.FCI mg5ahub/rom_rd_addr_cry_2
FCITOF0_DE  ---     0.240 */SLICE_34.FCI to *b/SLICE_34.F0 mg5ahub/SLICE_34
ROUTE         1   e 0.001 *b/SLICE_34.F0 to */SLICE_34.DI0 mg5ahub/rom_rd_addr_s_3 (to jtaghub16_jtck)
                  --------
                    1.272   (81.5% logic, 18.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (1.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_18.Q1 to *u/SLICE_18.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_18.B1 to */SLICE_18.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOFCO_D  ---     0.067 */SLICE_17.FCI to */SLICE_17.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 */SLICE_17.FCO to */SLICE_16.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_16.FCI to *u/SLICE_16.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 *u/SLICE_16.F0 to */SLICE_16.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[3] (to jtaghub16_jtck)
                  --------
                    1.272   (81.5% logic, 18.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.349ns delay mg5ahub/SLICE_34 to mg5ahub/SLICE_32 (1.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_34.CLK to *b/SLICE_34.Q1 mg5ahub/SLICE_34 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_34.Q1 to *b/SLICE_34.C1 mg5ahub/rom_rd_addr_4
C1TOFCO_DE  ---     0.367 *b/SLICE_34.C1 to */SLICE_34.FCO mg5ahub/SLICE_34
ROUTE         1   e 0.001 */SLICE_34.FCO to */SLICE_33.FCI mg5ahub/rom_rd_addr_cry_4
FCITOFCO_D  ---     0.067 */SLICE_33.FCI to */SLICE_33.FCO mg5ahub/SLICE_33
ROUTE         1   e 0.001 */SLICE_33.FCO to */SLICE_32.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_32.FCI to *b/SLICE_32.F0 mg5ahub/SLICE_32
ROUTE         1   e 0.001 *b/SLICE_32.F0 to */SLICE_32.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.272   (81.5% logic, 18.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.349ns delay mg5ahub/SLICE_35 to mg5ahub/SLICE_33 (1.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_35.CLK to *b/SLICE_35.Q1 mg5ahub/SLICE_35 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_35.Q1 to *b/SLICE_35.C1 mg5ahub/rom_rd_addr_2
C1TOFCO_DE  ---     0.367 *b/SLICE_35.C1 to */SLICE_35.FCO mg5ahub/SLICE_35
ROUTE         1   e 0.001 */SLICE_35.FCO to */SLICE_34.FCI mg5ahub/rom_rd_addr_cry_2
FCITOFCO_D  ---     0.067 */SLICE_34.FCI to */SLICE_34.FCO mg5ahub/SLICE_34
ROUTE         1   e 0.001 */SLICE_34.FCO to */SLICE_33.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF0_DE  ---     0.240 */SLICE_33.FCI to *b/SLICE_33.F0 mg5ahub/SLICE_33
ROUTE         1   e 0.001 *b/SLICE_33.F0 to */SLICE_33.DI0 mg5ahub/rom_rd_addr_s_5 (to jtaghub16_jtck)
                  --------
                    1.272   (81.5% logic, 18.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.349ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15 (1.272ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_17.Q1 to *u/SLICE_17.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[2]
C1TOFCO_DE  ---     0.367 *u/SLICE_17.B1 to */SLICE_17.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 */SLICE_17.FCO to */SLICE_16.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOFCO_D  ---     0.067 */SLICE_16.FCI to */SLICE_16.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 */SLICE_16.FCO to */SLICE_15.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
FCITOF0_DE  ---     0.240 */SLICE_15.FCI to *u/SLICE_15.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15
ROUTE         1   e 0.001 *u/SLICE_15.F0 to */SLICE_15.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    1.272   (81.5% logic, 18.5% route), 4 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.291ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (1.065ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_67.CLK to *u/SLICE_67.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_67.Q0 to *u/SLICE_67.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend
CTOF_DEL    ---     0.238 *u/SLICE_67.A1 to *u/SLICE_67.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67
ROUTE         1   e 0.232 *u/SLICE_67.F1 to *u/SLICE_67.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i (to jtaghub16_jtck)
                  --------
                    1.065   (56.4% logic, 43.6% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay mg5ahub/SLICE_35 to mg5ahub/SLICE_34 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_35.CLK to *b/SLICE_35.Q1 mg5ahub/SLICE_35 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_35.Q1 to *b/SLICE_35.C1 mg5ahub/rom_rd_addr_2
C1TOFCO_DE  ---     0.367 *b/SLICE_35.C1 to */SLICE_35.FCO mg5ahub/SLICE_35
ROUTE         1   e 0.001 */SLICE_35.FCO to */SLICE_34.FCI mg5ahub/rom_rd_addr_cry_2
FCITOF0_DE  ---     0.240 */SLICE_34.FCI to *b/SLICE_34.F0 mg5ahub/SLICE_34
ROUTE         1   e 0.001 *b/SLICE_34.F0 to */SLICE_34.DI0 mg5ahub/rom_rd_addr_s_3 (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_18.Q1 to *u/SLICE_18.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[0]
C1TOFCO_DE  ---     0.367 *u/SLICE_18.B1 to */SLICE_18.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
FCITOF0_DE  ---     0.240 */SLICE_17.FCI to *u/SLICE_17.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 *u/SLICE_17.F0 to */SLICE_17.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[1] (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_16.CLK to *u/SLICE_16.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_16.Q1 to *u/SLICE_16.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[4]
C1TOFCO_DE  ---     0.367 *u/SLICE_16.B1 to */SLICE_16.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 */SLICE_16.FCO to */SLICE_15.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
FCITOF0_DE  ---     0.240 */SLICE_15.FCI to *u/SLICE_15.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15
ROUTE         1   e 0.001 *u/SLICE_15.F0 to */SLICE_15.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay mg5ahub/SLICE_33 to mg5ahub/SLICE_32 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_33.CLK to *b/SLICE_33.Q1 mg5ahub/SLICE_33 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_33.Q1 to *b/SLICE_33.C1 mg5ahub/rom_rd_addr_6
C1TOFCO_DE  ---     0.367 *b/SLICE_33.C1 to */SLICE_33.FCO mg5ahub/SLICE_33
ROUTE         1   e 0.001 */SLICE_33.FCO to */SLICE_32.FCI mg5ahub/rom_rd_addr_cry_6
FCITOF0_DE  ---     0.240 */SLICE_32.FCI to *b/SLICE_32.F0 mg5ahub/SLICE_32
ROUTE         1   e 0.001 *b/SLICE_32.F0 to */SLICE_32.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay mg5ahub/SLICE_34 to mg5ahub/SLICE_33 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_34.CLK to *b/SLICE_34.Q1 mg5ahub/SLICE_34 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_34.Q1 to *b/SLICE_34.C1 mg5ahub/rom_rd_addr_4
C1TOFCO_DE  ---     0.367 *b/SLICE_34.C1 to */SLICE_34.FCO mg5ahub/SLICE_34
ROUTE         1   e 0.001 */SLICE_34.FCO to */SLICE_33.FCI mg5ahub/rom_rd_addr_cry_4
FCITOF0_DE  ---     0.240 */SLICE_33.FCI to *b/SLICE_33.F0 mg5ahub/SLICE_33
ROUTE         1   e 0.001 *b/SLICE_33.F0 to */SLICE_33.DI0 mg5ahub/rom_rd_addr_s_5 (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay mg5ahub/SLICE_31 to mg5ahub/SLICE_35 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_31.CLK to *b/SLICE_31.Q1 mg5ahub/SLICE_31 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_31.Q1 to *b/SLICE_31.C1 mg5ahub/rom_rd_addr_0
C1TOFCO_DE  ---     0.367 *b/SLICE_31.C1 to */SLICE_31.FCO mg5ahub/SLICE_31
ROUTE         1   e 0.001 */SLICE_31.FCO to */SLICE_35.FCI mg5ahub/rom_rd_addr_cry_0
FCITOF0_DE  ---     0.240 */SLICE_35.FCI to *b/SLICE_35.F0 mg5ahub/SLICE_35
ROUTE         1   e 0.001 *b/SLICE_35.F0 to */SLICE_35.DI0 mg5ahub/rom_rd_addr_s_1 (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.281ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (1.204ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_17.Q1 to *u/SLICE_17.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[2]
C1TOFCO_DE  ---     0.367 *u/SLICE_17.B1 to */SLICE_17.FCO UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 */SLICE_17.FCO to */SLICE_16.FCI UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
FCITOF0_DE  ---     0.240 */SLICE_16.FCI to *u/SLICE_16.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 *u/SLICE_16.F0 to */SLICE_16.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[3] (to jtaghub16_jtck)
                  --------
                    1.204   (80.6% logic, 19.4% route), 3 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.134ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (1.271ns delay and -0.137ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_145.CLK to */SLICE_145.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_145.Q1 to *f5_0_0_0.ADB6 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[3] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.134ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (1.271ns delay and -0.137ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_144.CLK to */SLICE_144.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_144.Q1 to *f5_0_0_0.ADB4 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[1] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.134ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (1.271ns delay and -0.137ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_144.CLK to */SLICE_144.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_144.Q0 to *f5_0_0_0.ADB3 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[0] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.134ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (1.271ns delay and -0.137ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_145.CLK to */SLICE_145.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_145.Q0 to *f5_0_0_0.ADB5 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[2] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.134ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 (1.271ns delay and -0.137ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_146.CLK to */SLICE_146.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146 (from jtaghub16_jtck)
ROUTE         2   e 0.908 */SLICE_146.Q0 to *f5_0_0_0.ADB7 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[4] (to jtaghub16_jtck)
                  --------
                    1.271   (28.6% logic, 71.4% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.072ns delay mg5ahub/SLICE_223 to mg5ahub/SLICE_223 (0.995ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_223.CLK to */SLICE_223.Q0 mg5ahub/SLICE_223 (from jtaghub16_jtck)
ROUTE         4   e 0.232 */SLICE_223.Q0 to */SLICE_223.B0 mg5ahub/bit_count_3
CTOOFX_DEL  ---     0.399 */SLICE_223.B0 to *LICE_223.OFX0 mg5ahub/SLICE_223
ROUTE         1   e 0.001 *LICE_223.OFX0 to *SLICE_223.DI0 mg5ahub/N_47_i (to jtaghub16_jtck)
                  --------
                    0.995   (76.6% logic, 23.4% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.040ns delay mg5ahub/SLICE_34 to mg5ahub/SLICE_34 (0.963ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_34.CLK to *b/SLICE_34.Q0 mg5ahub/SLICE_34 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_34.Q0 to *b/SLICE_34.C0 mg5ahub/rom_rd_addr_3
CTOF1_DEL   ---     0.367 *b/SLICE_34.C0 to *b/SLICE_34.F1 mg5ahub/SLICE_34
ROUTE         1   e 0.001 *b/SLICE_34.F1 to */SLICE_34.DI1 mg5ahub/rom_rd_addr_s_4 (to jtaghub16_jtck)
                  --------
                    0.963   (75.8% logic, 24.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.040ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (0.963ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_16.CLK to *u/SLICE_16.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_16.Q0 to *u/SLICE_16.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[3]
CTOF1_DEL   ---     0.367 *u/SLICE_16.B0 to *u/SLICE_16.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 *u/SLICE_16.F1 to */SLICE_16.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[4] (to jtaghub16_jtck)
                  --------
                    0.963   (75.8% logic, 24.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.040ns delay mg5ahub/SLICE_35 to mg5ahub/SLICE_35 (0.963ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_35.CLK to *b/SLICE_35.Q0 mg5ahub/SLICE_35 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_35.Q0 to *b/SLICE_35.C0 mg5ahub/rom_rd_addr_1
CTOF1_DEL   ---     0.367 *b/SLICE_35.C0 to *b/SLICE_35.F1 mg5ahub/SLICE_35
ROUTE         1   e 0.001 *b/SLICE_35.F1 to */SLICE_35.DI1 mg5ahub/rom_rd_addr_s_2 (to jtaghub16_jtck)
                  --------
                    0.963   (75.8% logic, 24.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.040ns delay mg5ahub/SLICE_33 to mg5ahub/SLICE_33 (0.963ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_33.CLK to *b/SLICE_33.Q0 mg5ahub/SLICE_33 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_33.Q0 to *b/SLICE_33.C0 mg5ahub/rom_rd_addr_5
CTOF1_DEL   ---     0.367 *b/SLICE_33.C0 to *b/SLICE_33.F1 mg5ahub/SLICE_33
ROUTE         1   e 0.001 *b/SLICE_33.F1 to */SLICE_33.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    0.963   (75.8% logic, 24.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    1.040ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (0.963ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_17.Q0 to *u/SLICE_17.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[1]
CTOF1_DEL   ---     0.367 *u/SLICE_17.B0 to *u/SLICE_17.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 *u/SLICE_17.F1 to */SLICE_17.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[2] (to jtaghub16_jtck)
                  --------
                    0.963   (75.8% logic, 24.2% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_34 to mg5ahub/SLICE_34 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_34.CLK to *b/SLICE_34.Q1 mg5ahub/SLICE_34 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_34.Q1 to *b/SLICE_34.C1 mg5ahub/rom_rd_addr_4
CTOF_DEL    ---     0.238 *b/SLICE_34.C1 to *b/SLICE_34.F1 mg5ahub/SLICE_34
ROUTE         1   e 0.001 *b/SLICE_34.F1 to */SLICE_34.DI1 mg5ahub/rom_rd_addr_s_4 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_101.CLK to */SLICE_101.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_101.Q0 to */SLICE_101.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[14]
CTOF_DEL    ---     0.238 */SLICE_101.B1 to */SLICE_101.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101
ROUTE         1   e 0.001 */SLICE_101.F1 to *SLICE_101.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[15] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_221 to mg5ahub/SLICE_221 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_221.CLK to */SLICE_221.Q0 mg5ahub/SLICE_221 (from jtaghub16_jtck)
ROUTE         6   e 0.232 */SLICE_221.Q0 to */SLICE_221.A0 mg5ahub/bit_count_0
CTOF_DEL    ---     0.238 */SLICE_221.A0 to */SLICE_221.F0 mg5ahub/SLICE_221
ROUTE         1   e 0.001 */SLICE_221.F0 to *SLICE_221.DI0 mg5ahub/bit_count_3_iv_0_m4_0 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_195.CLK to */SLICE_195.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 (from jtaghub16_jtck)
ROUTE         6   e 0.232 */SLICE_195.Q0 to */SLICE_195.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr[0]
CTOF_DEL    ---     0.238 */SLICE_195.C0 to */SLICE_195.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195
ROUTE         2   e 0.001 */SLICE_195.F0 to *SLICE_195.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_18.CLK to *u/SLICE_18.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_18.Q1 to *u/SLICE_18.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[0]
CTOF_DEL    ---     0.238 *u/SLICE_18.B1 to *u/SLICE_18.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18
ROUTE         1   e 0.001 *u/SLICE_18.F1 to */SLICE_18.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[0] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_16.CLK to *u/SLICE_16.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_16.Q1 to *u/SLICE_16.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[4]
CTOF_DEL    ---     0.238 *u/SLICE_16.B1 to *u/SLICE_16.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 *u/SLICE_16.F1 to */SLICE_16.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[4] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_222 to mg5ahub/SLICE_222 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_222.CLK to */SLICE_222.Q0 mg5ahub/SLICE_222 (from jtaghub16_jtck)
ROUTE         4   e 0.232 */SLICE_222.Q0 to */SLICE_222.B0 mg5ahub/bit_count_2
CTOF_DEL    ---     0.238 */SLICE_222.B0 to */SLICE_222.F0 mg5ahub/SLICE_222
ROUTE         1   e 0.001 */SLICE_222.F0 to *SLICE_222.DI0 mg5ahub/N_48_i (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_112.CLK to */SLICE_112.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_112.Q0 to */SLICE_112.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[14]
CTOF_DEL    ---     0.238 */SLICE_112.A1 to */SLICE_112.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112
ROUTE         1   e 0.001 */SLICE_112.F1 to *SLICE_112.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[15] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_110.CLK to */SLICE_110.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_110.Q0 to */SLICE_110.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[10]
CTOF_DEL    ---     0.238 */SLICE_110.A1 to */SLICE_110.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110
ROUTE         1   e 0.001 */SLICE_110.F1 to *SLICE_110.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[11] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_87 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_87 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_87.CLK to *u/SLICE_87.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_87 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_87.Q0 to *u/SLICE_87.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[35]
CTOF_DEL    ---     0.238 *u/SLICE_87.D0 to *u/SLICE_87.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_87
ROUTE         1   e 0.001 *u/SLICE_87.F0 to */SLICE_87.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14[35] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_108.CLK to */SLICE_108.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_108.Q0 to */SLICE_108.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[6]
CTOF_DEL    ---     0.238 */SLICE_108.A1 to */SLICE_108.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108
ROUTE         1   e 0.001 */SLICE_108.F1 to *SLICE_108.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[7] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_17.Q1 to *u/SLICE_17.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[2]
CTOF_DEL    ---     0.238 *u/SLICE_17.B1 to *u/SLICE_17.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 *u/SLICE_17.F1 to */SLICE_17.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[2] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_221 to mg5ahub/SLICE_221 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_221.CLK to */SLICE_221.Q1 mg5ahub/SLICE_221 (from jtaghub16_jtck)
ROUTE         5   e 0.232 */SLICE_221.Q1 to */SLICE_221.B1 mg5ahub/bit_count_1
CTOF_DEL    ---     0.238 */SLICE_221.B1 to */SLICE_221.F1 mg5ahub/SLICE_221
ROUTE         1   e 0.001 */SLICE_221.F1 to *SLICE_221.DI1 mg5ahub/N_49_i (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_31 to mg5ahub/SLICE_31 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_31.CLK to *b/SLICE_31.Q1 mg5ahub/SLICE_31 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_31.Q1 to *b/SLICE_31.C1 mg5ahub/rom_rd_addr_0
CTOF_DEL    ---     0.238 *b/SLICE_31.C1 to *b/SLICE_31.F1 mg5ahub/SLICE_31
ROUTE         1   e 0.001 *b/SLICE_31.F1 to */SLICE_31.DI1 mg5ahub/rom_rd_addr_s_0 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_94.CLK to *u/SLICE_94.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94 (from jtaghub16_jtck)
ROUTE         5   e 0.232 *u/SLICE_94.Q0 to *u/SLICE_94.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[0]
CTOF_DEL    ---     0.238 *u/SLICE_94.B1 to *u/SLICE_94.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94
ROUTE         1   e 0.001 *u/SLICE_94.F1 to */SLICE_94.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[1] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_35 to mg5ahub/SLICE_35 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_35.CLK to *b/SLICE_35.Q1 mg5ahub/SLICE_35 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_35.Q1 to *b/SLICE_35.C1 mg5ahub/rom_rd_addr_2
CTOF_DEL    ---     0.238 *b/SLICE_35.C1 to *b/SLICE_35.F1 mg5ahub/SLICE_35
ROUTE         1   e 0.001 *b/SLICE_35.F1 to */SLICE_35.DI1 mg5ahub/rom_rd_addr_s_2 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_96.CLK to *u/SLICE_96.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *u/SLICE_96.Q0 to *u/SLICE_96.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[4]
CTOF_DEL    ---     0.238 *u/SLICE_96.B1 to *u/SLICE_96.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96
ROUTE         1   e 0.001 *u/SLICE_96.F1 to */SLICE_96.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[5] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_33 to mg5ahub/SLICE_33 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_33.CLK to *b/SLICE_33.Q1 mg5ahub/SLICE_33 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_33.Q1 to *b/SLICE_33.C1 mg5ahub/rom_rd_addr_6
CTOF_DEL    ---     0.238 *b/SLICE_33.C1 to *b/SLICE_33.F1 mg5ahub/SLICE_33
ROUTE         1   e 0.001 *b/SLICE_33.F1 to */SLICE_33.DI1 mg5ahub/rom_rd_addr_s_6 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_98.CLK to *u/SLICE_98.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_98.Q0 to *u/SLICE_98.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[8]
CTOF_DEL    ---     0.238 *u/SLICE_98.B1 to *u/SLICE_98.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98
ROUTE         1   e 0.001 *u/SLICE_98.F1 to */SLICE_98.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[9] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_100.CLK to */SLICE_100.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_100.Q0 to */SLICE_100.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[12]
CTOF_DEL    ---     0.238 */SLICE_100.B1 to */SLICE_100.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100
ROUTE         1   e 0.001 */SLICE_100.F1 to *SLICE_100.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[13] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_106.CLK to */SLICE_106.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_106.Q0 to */SLICE_106.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[2]
CTOF_DEL    ---     0.238 */SLICE_106.A1 to */SLICE_106.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106
ROUTE         1   e 0.001 */SLICE_106.F1 to *SLICE_106.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[3] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_221 to mg5ahub/SLICE_221 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_221.CLK to */SLICE_221.Q0 mg5ahub/SLICE_221 (from jtaghub16_jtck)
ROUTE         6   e 0.232 */SLICE_221.Q0 to */SLICE_221.A1 mg5ahub/bit_count_0
CTOF_DEL    ---     0.238 */SLICE_221.A1 to */SLICE_221.F1 mg5ahub/SLICE_221
ROUTE         1   e 0.001 */SLICE_221.F1 to *SLICE_221.DI1 mg5ahub/N_49_i (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_15.CLK to *u/SLICE_15.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_15.Q0 to *u/SLICE_15.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[5]
CTOF_DEL    ---     0.238 *u/SLICE_15.B0 to *u/SLICE_15.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15
ROUTE         1   e 0.001 *u/SLICE_15.F0 to */SLICE_15.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[5] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_222 to mg5ahub/SLICE_222 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_222.CLK to */SLICE_222.Q1 mg5ahub/SLICE_222 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_222.Q1 to */SLICE_222.A1 mg5ahub/bit_count_4
CTOF_DEL    ---     0.238 */SLICE_222.A1 to */SLICE_222.F1 mg5ahub/SLICE_222
ROUTE         1   e 0.001 */SLICE_222.F1 to *SLICE_222.DI1 mg5ahub/N_46_i (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_35 to mg5ahub/SLICE_35 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_35.CLK to *b/SLICE_35.Q0 mg5ahub/SLICE_35 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_35.Q0 to *b/SLICE_35.C0 mg5ahub/rom_rd_addr_1
CTOF_DEL    ---     0.238 *b/SLICE_35.C0 to *b/SLICE_35.F0 mg5ahub/SLICE_35
ROUTE         1   e 0.001 *b/SLICE_35.F0 to */SLICE_35.DI0 mg5ahub/rom_rd_addr_s_1 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_34 to mg5ahub/SLICE_34 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_34.CLK to *b/SLICE_34.Q0 mg5ahub/SLICE_34 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *b/SLICE_34.Q0 to *b/SLICE_34.C0 mg5ahub/rom_rd_addr_3
CTOF_DEL    ---     0.238 *b/SLICE_34.C0 to *b/SLICE_34.F0 mg5ahub/SLICE_34
ROUTE         1   e 0.001 *b/SLICE_34.F0 to */SLICE_34.DI0 mg5ahub/rom_rd_addr_s_3 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_33 to mg5ahub/SLICE_33 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_33.CLK to *b/SLICE_33.Q0 mg5ahub/SLICE_33 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_33.Q0 to *b/SLICE_33.C0 mg5ahub/rom_rd_addr_5
CTOF_DEL    ---     0.238 *b/SLICE_33.C0 to *b/SLICE_33.F0 mg5ahub/SLICE_33
ROUTE         1   e 0.001 *b/SLICE_33.F0 to */SLICE_33.DI0 mg5ahub/rom_rd_addr_s_5 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_205.CLK to */SLICE_205.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205 (from jtaghub16_jtck)
ROUTE         6   e 0.232 */SLICE_205.Q0 to */SLICE_205.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tt_prog_en_0
CTOF_DEL    ---     0.238 */SLICE_205.B0 to */SLICE_205.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205
ROUTE         1   e 0.001 */SLICE_205.F0 to *SLICE_205.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_end_i (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_105.CLK to */SLICE_105.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_105.Q0 to */SLICE_105.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[0]
CTOF_DEL    ---     0.238 */SLICE_105.A1 to */SLICE_105.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105
ROUTE         1   e 0.001 */SLICE_105.F1 to *SLICE_105.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[1] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_111.CLK to */SLICE_111.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_111.Q0 to */SLICE_111.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[12]
CTOF_DEL    ---     0.238 */SLICE_111.A1 to */SLICE_111.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111
ROUTE         1   e 0.001 */SLICE_111.F1 to *SLICE_111.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[13] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_16.CLK to *u/SLICE_16.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_16.Q0 to *u/SLICE_16.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[3]
CTOF_DEL    ---     0.238 *u/SLICE_16.B0 to *u/SLICE_16.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16
ROUTE         1   e 0.001 *u/SLICE_16.F0 to */SLICE_16.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[3] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_107.CLK to */SLICE_107.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107 (from jtaghub16_jtck)
ROUTE         3   e 0.232 */SLICE_107.Q0 to */SLICE_107.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[4]
CTOF_DEL    ---     0.238 */SLICE_107.A1 to */SLICE_107.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107
ROUTE         1   e 0.001 */SLICE_107.F1 to *SLICE_107.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[5] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_95.CLK to *u/SLICE_95.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_95.Q0 to *u/SLICE_95.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[2]
CTOF_DEL    ---     0.238 *u/SLICE_95.B1 to *u/SLICE_95.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95
ROUTE         1   e 0.001 *u/SLICE_95.F1 to */SLICE_95.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[3] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_97.CLK to *u/SLICE_97.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_97.Q0 to *u/SLICE_97.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[6]
CTOF_DEL    ---     0.238 *u/SLICE_97.B1 to *u/SLICE_97.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97
ROUTE         1   e 0.001 *u/SLICE_97.F1 to */SLICE_97.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[7] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_99.CLK to *u/SLICE_99.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_99.Q0 to *u/SLICE_99.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc[10]
CTOF_DEL    ---     0.238 *u/SLICE_99.B1 to *u/SLICE_99.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99
ROUTE         1   e 0.001 *u/SLICE_99.F1 to */SLICE_99.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[11] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_93.CLK to *u/SLICE_93.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *u/SLICE_93.Q0 to *u/SLICE_93.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block
CTOF_DEL    ---     0.238 *u/SLICE_93.B0 to *u/SLICE_93.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93
ROUTE         1   e 0.001 *u/SLICE_93.F0 to */SLICE_93.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_114.CLK to */SLICE_114.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_114.Q0 to */SLICE_114.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en
CTOF_DEL    ---     0.238 */SLICE_114.C0 to */SLICE_114.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114
ROUTE         1   e 0.001 */SLICE_114.F0 to *SLICE_114.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_17.CLK to *u/SLICE_17.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_17.Q0 to *u/SLICE_17.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt[1]
CTOF_DEL    ---     0.238 *u/SLICE_17.B0 to *u/SLICE_17.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17
ROUTE         1   e 0.001 *u/SLICE_17.F0 to */SLICE_17.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[1] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay mg5ahub/SLICE_32 to mg5ahub/SLICE_32 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_32.CLK to *b/SLICE_32.Q0 mg5ahub/SLICE_32 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *b/SLICE_32.Q0 to *b/SLICE_32.C0 mg5ahub/rom_rd_addr_7
CTOF_DEL    ---     0.238 *b/SLICE_32.C0 to *b/SLICE_32.F0 mg5ahub/SLICE_32
ROUTE         1   e 0.001 *b/SLICE_32.F0 to */SLICE_32.DI0 mg5ahub/rom_rd_addr_s_7 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_109.CLK to */SLICE_109.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_109.Q0 to */SLICE_109.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc[8]
CTOF_DEL    ---     0.238 */SLICE_109.A1 to */SLICE_109.F1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109
ROUTE         1   e 0.001 */SLICE_109.F1 to *SLICE_109.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[9] (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.911ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79 (0.834ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_79.CLK to *u/SLICE_79.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_79.Q0 to *u/SLICE_79.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_checker
CTOF_DEL    ---     0.238 *u/SLICE_79.D0 to *u/SLICE_79.F0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79
ROUTE         1   e 0.001 *u/SLICE_79.F0 to */SLICE_79.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_checker_4 (to jtaghub16_jtck)
                  --------
                    0.834   (72.1% logic, 27.9% route), 2 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_230 to mg5ahub/SLICE_230 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_230.CLK to */SLICE_230.Q1 mg5ahub/SLICE_230 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_230.Q1 to */SLICE_230.M0 mg5ahub/er1_shift_reg_14 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_84.CLK to *u/SLICE_84.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84 (from jtaghub16_jtck)
ROUTE         1   e 0.232 *u/SLICE_84.Q1 to *u/SLICE_84.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[23] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_75.CLK to *u/SLICE_75.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_75.Q0 to *u/SLICE_75.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d5 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_62.CLK to *u/SLICE_62.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62 (from jtaghub16_jtck)
ROUTE         1   e 0.232 *u/SLICE_62.Q0 to *u/SLICE_62.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d1 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_226 to mg5ahub/SLICE_226 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_226.CLK to */SLICE_226.Q1 mg5ahub/SLICE_226 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_226.Q1 to */SLICE_226.M0 mg5ahub/er1_shift_reg_6 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_49.CLK to *u/SLICE_49.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49 (from jtaghub16_jtck)
ROUTE        20   e 0.232 *u/SLICE_49.Q1 to *u/SLICE_49.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_53.CLK to *u/SLICE_53.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53 (from jtaghub16_jtck)
ROUTE        17   e 0.232 *u/SLICE_53.Q1 to *u/SLICE_53.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_52.CLK to *u/SLICE_52.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52 (from jtaghub16_jtck)
ROUTE         4   e 0.232 *u/SLICE_52.Q1 to *u/SLICE_52.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_70.CLK to *u/SLICE_70.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70 (from jtaghub16_jtck)
ROUTE        22   e 0.232 *u/SLICE_70.Q1 to *u/SLICE_70.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_73.CLK to *u/SLICE_73.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_73.Q0 to *u/SLICE_73.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d1 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_233 to mg5ahub/SLICE_233 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_233.CLK to */SLICE_233.Q1 mg5ahub/SLICE_233 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_233.Q1 to */SLICE_233.M0 mg5ahub/er1_shift_reg_20 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_228 to mg5ahub/SLICE_228 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_228.CLK to */SLICE_228.Q1 mg5ahub/SLICE_228 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_228.Q1 to */SLICE_228.M0 mg5ahub/er1_shift_reg_10 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_232 to mg5ahub/SLICE_232 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_232.CLK to */SLICE_232.Q1 mg5ahub/SLICE_232 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_232.Q1 to */SLICE_232.M0 mg5ahub/er1_shift_reg_18 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_231 to mg5ahub/SLICE_231 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_231.CLK to */SLICE_231.Q1 mg5ahub/SLICE_231 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_231.Q1 to */SLICE_231.M0 mg5ahub/er1_shift_reg_16 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_229 to mg5ahub/SLICE_229 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_229.CLK to */SLICE_229.Q1 mg5ahub/SLICE_229 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_229.Q1 to */SLICE_229.M0 mg5ahub/er1_shift_reg_12 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_51.CLK to *u/SLICE_51.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51 (from jtaghub16_jtck)
ROUTE        26   e 0.232 *u/SLICE_51.Q1 to *u/SLICE_51.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_48.CLK to *u/SLICE_48.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48 (from jtaghub16_jtck)
ROUTE        44   e 0.232 *u/SLICE_48.Q1 to *u/SLICE_48.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_50.CLK to *u/SLICE_50.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50 (from jtaghub16_jtck)
ROUTE         3   e 0.232 *u/SLICE_50.Q1 to *u/SLICE_50.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[5] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_54.CLK to *u/SLICE_54.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54 (from jtaghub16_jtck)
ROUTE         6   e 0.232 *u/SLICE_54.Q1 to *u/SLICE_54.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[15] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_64 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_64 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_64.CLK to *u/SLICE_64.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_64 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_64.Q0 to *u/SLICE_64.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d4 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_143 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_143 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_143.CLK to */SLICE_143.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_143 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_143.Q0 to */SLICE_143.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd_d1 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_224 to mg5ahub/SLICE_224 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_224.CLK to */SLICE_224.Q1 mg5ahub/SLICE_224 (from jtaghub16_jtck)
ROUTE         1   e 0.232 */SLICE_224.Q1 to */SLICE_224.M0 mg5ahub/er1_shift_reg_2 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_85 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_85 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_85.CLK to *u/SLICE_85.Q1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_85 (from jtaghub16_jtck)
ROUTE         1   e 0.232 *u/SLICE_85.Q1 to *u/SLICE_85.M0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[33] (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_74 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_74 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_74.CLK to *u/SLICE_74.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_74 (from jtaghub16_jtck)
ROUTE         2   e 0.232 *u/SLICE_74.Q0 to *u/SLICE_74.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d3 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 */SLICE_68.CLK to *u/SLICE_68.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68 (from jtaghub16_jtck)
ROUTE         8   e 0.232 *u/SLICE_68.Q0 to *u/SLICE_68.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_225 to mg5ahub/SLICE_225 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_225.CLK to */SLICE_225.Q1 mg5ahub/SLICE_225 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_225.Q1 to */SLICE_225.M0 mg5ahub/er1_shift_reg_4 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.

Unconstrained Preference:
   FREQUENCY NET "jtaghub16_jtck" 

Report:    0.746ns delay mg5ahub/SLICE_227 to mg5ahub/SLICE_227 (0.595ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_227.CLK to */SLICE_227.Q1 mg5ahub/SLICE_227 (from jtaghub16_jtck)
ROUTE         2   e 0.232 */SLICE_227.Q1 to */SLICE_227.M0 mg5ahub/er1_shift_reg_8 (to jtaghub16_jtck)
                  --------
                    0.595   (61.0% logic, 39.0% route), 1 logic levels.


================================================================================
Preference: Unconstrained: INPUT_SETUP
            29 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to UART_Inst/SLICE_219 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to */SLICE_260.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_260.C0 to */SLICE_260.F0 UART_Inst/SLICE_260
ROUTE         1   e 0.908 */SLICE_260.F0 to *SLICE_219.LSR UART_Inst/opRxValid_0_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to UART_Inst/SLICE_36 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to */SLICE_257.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_257.A0 to */SLICE_257.F0 UART_Inst/SLICE_257
ROUTE         2   e 0.908 */SLICE_257.F0 to */SLICE_36.LSR UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.432ns delay ipReset to UART_Inst/SLICE_37 (3.007ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to */SLICE_257.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_257.A0 to */SLICE_257.F0 UART_Inst/SLICE_257
ROUTE         2   e 0.908 */SLICE_257.F0 to */SLICE_37.LSR UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_218 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to */SLICE_219.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_219.D0 to */SLICE_219.F0 UART_Inst/SLICE_219
ROUTE         5   e 0.908 */SLICE_219.F0 to */SLICE_218.CE UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_219 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to */SLICE_258.A0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_258.A0 to */SLICE_258.F0 UART_Inst/SLICE_258
ROUTE         1   e 0.908 */SLICE_258.F0 to */SLICE_219.CE UART_Inst/opRxValid_1_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_44 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to */SLICE_259.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_259.B0 to */SLICE_259.F0 UART_Inst/SLICE_259
ROUTE         4   e 0.908 */SLICE_259.F0 to *t/SLICE_44.CE UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_43 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to */SLICE_259.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_259.B0 to */SLICE_259.F0 UART_Inst/SLICE_259
ROUTE         4   e 0.908 */SLICE_259.F0 to *t/SLICE_43.CE UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_215 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to */SLICE_219.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_219.D0 to */SLICE_219.F0 UART_Inst/SLICE_219
ROUTE         5   e 0.908 */SLICE_219.F0 to */SLICE_215.CE UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_46 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to */SLICE_259.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_259.B0 to */SLICE_259.F0 UART_Inst/SLICE_259
ROUTE         4   e 0.908 */SLICE_259.F0 to *t/SLICE_46.CE UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_216 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to */SLICE_219.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_219.D0 to */SLICE_219.F0 UART_Inst/SLICE_219
ROUTE         5   e 0.908 */SLICE_219.F0 to */SLICE_216.CE UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_217 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to */SLICE_219.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_219.D0 to */SLICE_219.F0 UART_Inst/SLICE_219
ROUTE         5   e 0.908 */SLICE_219.F0 to */SLICE_217.CE UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.233ns delay ipReset to UART_Inst/SLICE_45 (3.007ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to */SLICE_259.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_259.B0 to */SLICE_259.F0 UART_Inst/SLICE_259
ROUTE         4   e 0.908 */SLICE_259.F0 to *t/SLICE_45.CE UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    3.007   (39.6% logic, 60.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipRx" CLKPORT "ipClk" 

Report:    2.754ns delay ipRx to ipRx_MGIOL (1.861ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953       ipRx.PAD to     ipRx.PADDI ipRx
ROUTE         1   e 0.908     ipRx.PADDI to  ipRx_MGIOL.DI ipRx_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_45 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to *t/SLICE_45.C1 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_45.C1 to *t/SLICE_45.F1 UART_Inst/SLICE_45
ROUTE         1   e 0.001 *t/SLICE_45.F1 to */SLICE_45.DI1 UART_Inst/rxData_7[5] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_46 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to *t/SLICE_46.C1 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_46.C1 to *t/SLICE_46.F1 UART_Inst/SLICE_46
ROUTE         1   e 0.001 *t/SLICE_46.F1 to */SLICE_46.DI1 UART_Inst/rxData_7[7] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_43 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to *t/SLICE_43.C1 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_43.C1 to *t/SLICE_43.F1 UART_Inst/SLICE_43
ROUTE         1   e 0.001 *t/SLICE_43.F1 to */SLICE_43.DI1 UART_Inst/rxData_7[1] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_219 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to */SLICE_219.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_219.D0 to */SLICE_219.F0 UART_Inst/SLICE_219
ROUTE         5   e 0.001 */SLICE_219.F0 to *SLICE_219.DI0 UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_44 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to *t/SLICE_44.C0 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_44.C0 to *t/SLICE_44.F0 UART_Inst/SLICE_44
ROUTE         1   e 0.001 *t/SLICE_44.F0 to */SLICE_44.DI0 UART_Inst/rxData_7[2] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_44 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to *t/SLICE_44.C1 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_44.C1 to *t/SLICE_44.F1 UART_Inst/SLICE_44
ROUTE         1   e 0.001 *t/SLICE_44.F1 to */SLICE_44.DI1 UART_Inst/rxData_7[3] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_45 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to *t/SLICE_45.C0 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_45.C0 to *t/SLICE_45.F0 UART_Inst/SLICE_45
ROUTE         1   e 0.001 *t/SLICE_45.F0 to */SLICE_45.DI0 UART_Inst/rxData_7[4] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_46 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to *t/SLICE_46.C0 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_46.C0 to *t/SLICE_46.F0 UART_Inst/SLICE_46
ROUTE         1   e 0.001 *t/SLICE_46.F0 to */SLICE_46.DI0 UART_Inst/rxData_7[6] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_47 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to *t/SLICE_47.D0 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_47.D0 to *t/SLICE_47.F0 UART_Inst/SLICE_47
ROUTE         1   e 0.001 *t/SLICE_47.F0 to */SLICE_47.DI0 UART_Inst/N_64s (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.177ns delay ipReset to UART_Inst/SLICE_43 (2.100ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to *t/SLICE_43.C0 ipReset_c
CTOF_DEL    ---     0.238 *t/SLICE_43.C0 to *t/SLICE_43.F0 UART_Inst/SLICE_43
ROUTE         1   e 0.001 *t/SLICE_43.F0 to */SLICE_43.DI0 UART_Inst/rxData_7[0] (to ipClk_c)
                  --------
                    2.100   (56.7% logic, 43.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to UART_Inst/SLICE_42 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to *t/SLICE_42.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to UART_Inst/SLICE_39 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to *t/SLICE_39.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to UART_Inst/SLICE_38 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to *t/SLICE_38.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to UART_Inst/SLICE_41 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to *t/SLICE_41.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.087ns delay ipReset to UART_Inst/SLICE_40 (1.861ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to *t/SLICE_40.CE ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.062ns delay ipReset to ipRx_MGIOL (1.861ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.953         19.PAD to       19.PADDI ipReset
ROUTE        20   e 0.908       19.PADDI to ipRx_MGIOL.LSR ipReset_c (to ipClk_c)
                  --------
                    1.861   (51.2% logic, 48.8% route), 1 logic levels.


================================================================================
Preference: Unconstrained: CLOCK_TO_OUT
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  138.370 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 207 clocks:

Clock Domain: mg5ahub/rom_rd_addr_s_7   Source: mg5ahub/SLICE_32.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_6   Source: mg5ahub/SLICE_33.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_5   Source: mg5ahub/SLICE_33.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_4   Source: mg5ahub/SLICE_34.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_3   Source: mg5ahub/SLICE_34.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_2   Source: mg5ahub/SLICE_35.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_1   Source: mg5ahub/SLICE_35.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_0   Source: mg5ahub/SLICE_31.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/jce1   Source: mg5ahub/genblk0_genblk5_jtage_u.JCE1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/id_enable_0_sqmuxa   Source: mg5ahub/SLICE_411.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_9   Source: mg5ahub/SLICE_228.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_8   Source: mg5ahub/SLICE_227.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_7   Source: mg5ahub/SLICE_227.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_6   Source: mg5ahub/SLICE_226.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_5   Source: mg5ahub/SLICE_226.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_4   Source: mg5ahub/SLICE_225.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_3   Source: mg5ahub/SLICE_225.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_20   Source: mg5ahub/SLICE_233.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_2   Source: mg5ahub/SLICE_224.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_19   Source: mg5ahub/SLICE_233.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_18   Source: mg5ahub/SLICE_232.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_17   Source: mg5ahub/SLICE_232.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_16   Source: mg5ahub/SLICE_231.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_15   Source: mg5ahub/SLICE_231.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_14   Source: mg5ahub/SLICE_230.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_13   Source: mg5ahub/SLICE_230.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_12   Source: mg5ahub/SLICE_229.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_11   Source: mg5ahub/SLICE_229.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_10   Source: mg5ahub/SLICE_228.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/bit_count_3_iv_0_m4_0   Source: mg5ahub/SLICE_221.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_49_i   Source: mg5ahub/SLICE_221.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_48_i   Source: mg5ahub/SLICE_222.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_47_i   Source: mg5ahub/SLICE_223.OFX0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_46_i   Source: mg5ahub/SLICE_222.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_45_i   Source: mg5ahub/SLICE_412.F0   Loads: 10
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jupdate   Source: mg5ahub/genblk0_genblk5_jtage_u.JUPDATE   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jtdi   Source: mg5ahub/genblk0_genblk5_jtage_u.JTDI   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 123
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jshift   Source: mg5ahub/genblk0_genblk5_jtage_u.JSHIFT   Loads: 45
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jrstn   Source: mg5ahub/genblk0_genblk5_jtage_u.JRSTN   Loads: 123
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jce2   Source: mg5ahub/genblk0_genblk5_jtage_u.JCE2   Loads: 14
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_ip_enable0   Source: SLICE_415.Q0   Loads: 48
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 105
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_end_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351.F1   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[7]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB7   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[6]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB6   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[5]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB5   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[4]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB4   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[3]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB3   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[2]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB2   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[1]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[0]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400.F0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[4]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[3]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[2]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[1]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[0]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd_d1   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_143.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142.Q0   Loads: 7
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320.F0   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/reset_rvl_n   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_409.F0   Loads: 75
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/parity_err   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251.F0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277.F0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[9]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[8]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[7]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[6]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[5]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[4]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[3]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[2]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[1]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[15]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[14]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[13]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[12]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[11]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[10]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[0]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[9]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[8]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[7]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[6]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[5]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[4]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[3]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[2]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[1]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[15]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[14]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[13]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[12]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[11]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[10]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378.F0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14[35]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_87.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[35]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_87.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252.Q0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[33]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_85.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[32]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_85.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[23]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[22]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_388.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_3   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_checker_4   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73.F0   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d5   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d4   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_74.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d3   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_74.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d2   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d1   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68.Q1   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68.Q0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_389.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d4   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_64.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d3   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_63.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d2   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d1   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294.F1   Loads: 11
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[5]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[4]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[3]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[2]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[1]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[0]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73.F1   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_334   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_322   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_306   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_290   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_274   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_258   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_242   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_226   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70.Q1   Loads: 22
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62.F0   Loads: 46
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320.Q0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51.Q1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51.Q0   Loads: 16
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[5]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50.Q1   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[4]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50.Q0   Loads: 10
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49.Q1   Loads: 20
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49.Q0   Loads: 32
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48.Q1   Loads: 44
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[15]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54.Q1   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[14]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54.Q0   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53.Q1   Loads: 17
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53.Q0   Loads: 15
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52.Q1   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48.Q0   Loads: 49
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.908ns          ipClk.PADDI to p12e1ac7f_0_0_0.CLKA ipClk_c
  e 0.908ns           ipRx.PADDI to        ipRx_MGIOL.DI ipRx_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_38.CE ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_39.CE ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_40.CE ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_41.CE ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_42.CE ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_43.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_43.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_44.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_44.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_45.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_45.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_46.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_46.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to ART_Inst/SLICE_47.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_219.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_257.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_258.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_259.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_260.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to       ipRx_MGIOL.LSR ipReset_c
  e 0.908ns _u/tu_0/SLICE_201.Q0 to /trig_u/SLICE_267.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[0]
  e 0.908ns _u/tu_0/SLICE_201.Q1 to _u/tu_0/SLICE_367.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[1]
  e 0.232ns _u/tu_0/SLICE_368.Q0 to _u/tu_0/SLICE_368.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[2]
  e 0.232ns /trig_u/SLICE_267.Q0 to /trig_u/SLICE_267.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/compare_reg[0]
  e 0.232ns /trig_u/SLICE_267.F0 to /trig_u/SLICE_267.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][0]
  e 0.908ns _u/tu_0/SLICE_367.F0 to /trig_u/SLICE_264.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][1]
  e 0.908ns _u/tu_0/SLICE_368.F0 to /trig_u/SLICE_265.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][2]
  e 0.908ns 93[1]/SLICE_240.OFX0 to _inst_0/SLICE_274.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
  e 0.908ns _u/te_0/SLICE_171.Q0 to 8S93[1]/SLICE_240.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/next_then_reg[0]
  e 0.908ns _u/te_0/SLICE_171.Q0 to 8S93[1]/SLICE_240.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/next_then_reg[0]
  e 0.908ns _u/te_0/SLICE_174.Q0 to 8S93[1]/SLICE_240.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]
  e 0.908ns _u/te_0/SLICE_172.Q0 to 8S93[1]/SLICE_240.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/num_then_reg[0]
  e 0.908ns _u/te_0/SLICE_270.F1 to _u/te_0/SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0
  e 0.001ns _u/te_0/SLICE_175.F0 to u/te_0/SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0]
  e 0.908ns _u/te_0/SLICE_183.Q0 to _u/te_0/SLICE_175.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[0]
  e 0.001ns _u/te_0/SLICE_175.F1 to u/te_0/SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1]
  e 0.908ns _u/te_0/SLICE_183.Q1 to _u/te_0/SLICE_175.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[1]
  e 0.908ns _u/te_0/SLICE_184.Q0 to _u/te_0/SLICE_176.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[2]
  e 0.001ns _u/te_0/SLICE_176.F0 to u/te_0/SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2]
  e 0.908ns _u/te_0/SLICE_184.Q1 to _u/te_0/SLICE_176.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[3]
  e 0.001ns _u/te_0/SLICE_176.F1 to u/te_0/SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3]
  e 0.908ns _u/te_0/SLICE_185.Q0 to _u/te_0/SLICE_177.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[4]
  e 0.001ns _u/te_0/SLICE_177.F0 to u/te_0/SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4]
  e 0.908ns _u/te_0/SLICE_185.Q1 to _u/te_0/SLICE_177.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[5]
  e 0.001ns _u/te_0/SLICE_177.F1 to u/te_0/SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5]
  e 0.908ns _u/te_0/SLICE_186.Q0 to _u/te_0/SLICE_178.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[6]
  e 0.001ns _u/te_0/SLICE_178.F0 to u/te_0/SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6]
  e 0.908ns _u/te_0/SLICE_186.Q1 to _u/te_0/SLICE_178.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[7]
  e 0.001ns _u/te_0/SLICE_178.F1 to u/te_0/SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7]
  e 0.908ns _u/te_0/SLICE_187.Q0 to _u/te_0/SLICE_179.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[8]
  e 0.001ns _u/te_0/SLICE_179.F0 to u/te_0/SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8]
  e 0.908ns _u/te_0/SLICE_187.Q1 to _u/te_0/SLICE_179.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[9]
  e 0.001ns _u/te_0/SLICE_179.F1 to u/te_0/SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9]
  e 0.001ns _u/te_0/SLICE_180.F0 to u/te_0/SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10]
  e 0.908ns _u/te_0/SLICE_188.Q0 to _u/te_0/SLICE_180.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[10]
  e 0.908ns _u/te_0/SLICE_188.Q1 to _u/te_0/SLICE_180.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[11]
  e 0.001ns _u/te_0/SLICE_180.F1 to u/te_0/SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11]
  e 0.001ns _u/te_0/SLICE_181.F0 to u/te_0/SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12]
  e 0.908ns _u/te_0/SLICE_189.Q0 to _u/te_0/SLICE_181.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[12]
  e 0.001ns _u/te_0/SLICE_181.F1 to u/te_0/SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13]
  e 0.908ns _u/te_0/SLICE_189.Q1 to _u/te_0/SLICE_181.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[13]
  e 0.001ns _u/te_0/SLICE_182.F0 to u/te_0/SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14]
  e 0.908ns _u/te_0/SLICE_190.Q0 to _u/te_0/SLICE_182.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[14]
  e 0.908ns _u/te_0/SLICE_190.Q1 to _u/te_0/SLICE_182.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[15]
  e 0.001ns _u/te_0/SLICE_182.F1 to u/te_0/SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15]
  e 0.232ns _u/te_0/SLICE_270.F0 to _u/te_0/SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
  e 0.908ns _u/te_0/SLICE_271.F1 to _u/te_0/SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
  e 0.908ns /tcnt_0/SLICE_272.Q0 to /tcnt_0/SLICE_273.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg2[0]
  e 0.908ns /tcnt_0/SLICE_165.Q0 to /tcnt_0/SLICE_273.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[0]
  e 0.908ns /tcnt_0/SLICE_165.Q1 to /tcnt_0/SLICE_377.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[1]
  e 0.232ns /tcnt_0/SLICE_376.Q0 to /tcnt_0/SLICE_376.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[2]
  e 0.232ns /tcnt_0/SLICE_273.Q0 to /tcnt_0/SLICE_273.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg0[0]
  e 0.908ns _inst_0/SLICE_312.Q0 to g_int_u/SLICE_115.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/even_parity
  e 0.232ns _inst_0/SLICE_312.Q0 to _inst_0/SLICE_312.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/even_parity
  e 0.908ns _inst_0/SLICE_312.Q0 to /tcnt_0/SLICE_376.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/even_parity
  e 0.908ns /tcnt_0/SLICE_163.Q0 to _inst_0/SLICE_350.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg0[3]
  e 0.232ns /tcnt_0/SLICE_273.F1 to /tcnt_0/SLICE_273.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/N_31
  e 0.908ns /tcnt_0/SLICE_273.F0 to /trig_u/SLICE_267.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
  e 0.908ns /tcnt_0/SLICE_376.F0 to /trig_u/SLICE_265.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[2]
  e 0.908ns /tcnt_0/SLICE_377.F0 to /trig_u/SLICE_264.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[1]
  e 0.908ns /trig_u/SLICE_267.F1 to _inst_0/SLICE_274.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
  e 0.232ns _inst_0/SLICE_274.F0 to _inst_0/SLICE_274.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
  e 0.908ns _inst_0/SLICE_274.F0 to g_int_u/SLICE_276.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
  e 0.908ns _inst_0/SLICE_274.F0 to g_int_u/SLICE_310.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
  e 0.908ns _inst_0/SLICE_274.F0 to g_int_u/SLICE_313.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
  e 0.908ns /trig_u/SLICE_265.F1 to g_int_u/SLICE_279.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
  e 0.908ns /trig_u/SLICE_264.F1 to g_int_u/SLICE_278.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[1]
  e 0.908ns _inst_0/SLICE_350.F1 to g_int_u/SLICE_280.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[3]
  e 0.908ns RNO_2/SLICE_241.OFX0 to ag_int_u/SLICE_78.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
  e 0.908ns g_int_u/SLICE_309.F1 to c_RNO_2/SLICE_241.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
  e 0.908ns _inst_0/SLICE_354.F0 to c_RNO_2/SLICE_241.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_7_0
  e 0.001ns ag_int_u/SLICE_94.F0 to g_int_u/SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0]
  e 0.001ns g_int_u/SLICE_206.F0 to _int_u/SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i
  e 0.001ns g_int_u/SLICE_206.F1 to _int_u/SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i
  e 0.001ns g_int_u/SLICE_207.F0 to _int_u/SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i
  e 0.001ns g_int_u/SLICE_207.F1 to _int_u/SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i
  e 0.001ns g_int_u/SLICE_208.F0 to _int_u/SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i
  e 0.001ns g_int_u/SLICE_208.F1 to _int_u/SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i
  e 0.001ns g_int_u/SLICE_209.F0 to _int_u/SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i
  e 0.001ns g_int_u/SLICE_209.F1 to _int_u/SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i
  e 0.001ns g_int_u/SLICE_210.F0 to _int_u/SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i
  e 0.001ns g_int_u/SLICE_210.F1 to _int_u/SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i
  e 0.001ns g_int_u/SLICE_211.F0 to _int_u/SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i
  e 0.001ns g_int_u/SLICE_211.F1 to _int_u/SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i
  e 0.001ns g_int_u/SLICE_212.F0 to _int_u/SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i
  e 0.001ns g_int_u/SLICE_212.F1 to _int_u/SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i
  e 0.001ns g_int_u/SLICE_213.F0 to _int_u/SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i
  e 0.001ns g_int_u/SLICE_115.F0 to _int_u/SLICE_115.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_3
  e 0.001ns ag_int_u/SLICE_78.F0 to g_int_u/SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5
  e 0.908ns ag_int_u/SLICE_77.Q0 to ag_int_u/SLICE_67.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
  e 0.908ns ag_int_u/SLICE_77.Q1 to ag_int_u/SLICE_67.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
  e 0.232ns ag_int_u/SLICE_67.F1 to ag_int_u/SLICE_67.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i
  e 0.908ns g_int_u/SLICE_303.F0 to ag_int_u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
  e 0.908ns g_int_u/SLICE_276.F1 to g_int_u/SLICE_303.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
  e 0.908ns g_int_u/SLICE_306.F1 to g_int_u/SLICE_303.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
  e 0.908ns g_int_u/SLICE_278.F0 to g_int_u/SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
  e 0.908ns g_int_u/SLICE_279.F0 to g_int_u/SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
  e 0.908ns g_int_u/SLICE_280.F0 to g_int_u/SLICE_207.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
  e 0.908ns g_int_u/SLICE_282.F0 to g_int_u/SLICE_207.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
  e 0.908ns g_int_u/SLICE_283.F0 to g_int_u/SLICE_208.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
  e 0.908ns g_int_u/SLICE_284.F0 to g_int_u/SLICE_208.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
  e 0.908ns g_int_u/SLICE_285.F0 to g_int_u/SLICE_209.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
  e 0.908ns g_int_u/SLICE_286.F0 to g_int_u/SLICE_209.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
  e 0.908ns g_int_u/SLICE_287.F0 to g_int_u/SLICE_210.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
  e 0.908ns g_int_u/SLICE_288.F0 to g_int_u/SLICE_210.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
  e 0.908ns g_int_u/SLICE_289.F0 to g_int_u/SLICE_211.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
  e 0.908ns g_int_u/SLICE_290.F0 to g_int_u/SLICE_211.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
  e 0.908ns g_int_u/SLICE_291.F0 to g_int_u/SLICE_212.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
  e 0.908ns g_int_u/SLICE_292.F0 to g_int_u/SLICE_212.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
  e 0.908ns g_int_u/SLICE_293.F0 to g_int_u/SLICE_213.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
  e 0.232ns g_int_u/SLICE_278.F1 to g_int_u/SLICE_278.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
  e 0.232ns g_int_u/SLICE_279.F1 to g_int_u/SLICE_279.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
  e 0.232ns g_int_u/SLICE_280.F1 to g_int_u/SLICE_280.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
  e 0.232ns g_int_u/SLICE_282.F1 to g_int_u/SLICE_282.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
  e 0.232ns g_int_u/SLICE_283.F1 to g_int_u/SLICE_283.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[4]
  e 0.232ns g_int_u/SLICE_284.F1 to g_int_u/SLICE_284.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
  e 0.232ns g_int_u/SLICE_285.F1 to g_int_u/SLICE_285.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
  e 0.232ns g_int_u/SLICE_286.F1 to g_int_u/SLICE_286.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[7]
  e 0.232ns g_int_u/SLICE_287.F1 to g_int_u/SLICE_287.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
  e 0.232ns g_int_u/SLICE_288.F1 to g_int_u/SLICE_288.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
  e 0.232ns g_int_u/SLICE_289.F1 to g_int_u/SLICE_289.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
  e 0.232ns g_int_u/SLICE_290.F1 to g_int_u/SLICE_290.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
  e 0.232ns g_int_u/SLICE_291.F1 to g_int_u/SLICE_291.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
  e 0.232ns g_int_u/SLICE_292.F1 to g_int_u/SLICE_292.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
  e 0.232ns g_int_u/SLICE_293.F1 to g_int_u/SLICE_293.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
  e 0.908ns g_int_u/SLICE_385.F0 to g_int_u/SLICE_278.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[0]
  e 0.908ns g_int_u/SLICE_386.F0 to g_int_u/SLICE_279.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[1]
  e 0.908ns g_int_u/SLICE_387.F0 to g_int_u/SLICE_280.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[2]
  e 0.908ns _0/tm_u/SLICE_118.Q0 to g_int_u/SLICE_282.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[4]
  e 0.908ns _0/tm_u/SLICE_119.Q0 to g_int_u/SLICE_284.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[6]
  e 0.908ns _0/tm_u/SLICE_119.Q0 to g_int_u/SLICE_287.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[6]
  e 0.908ns _0/tm_u/SLICE_119.Q0 to g_int_u/SLICE_292.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[6]
  e 0.908ns _0/tm_u/SLICE_119.Q1 to g_int_u/SLICE_285.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[7]
  e 0.908ns _0/tm_u/SLICE_120.Q0 to g_int_u/SLICE_288.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[10]
  e 0.908ns _0/tm_u/SLICE_120.Q0 to g_int_u/SLICE_291.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[10]
  e 0.908ns _0/tm_u/SLICE_120.Q0 to g_int_u/SLICE_293.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[10]
  e 0.908ns _0/tm_u/SLICE_120.Q1 to g_int_u/SLICE_289.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[11]
  e 0.908ns _0/tm_u/SLICE_120.Q1 to g_int_u/SLICE_290.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[11]
  e 0.908ns _0/tm_u/SLICE_116.Q1 to g_int_u/SLICE_385.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[1]
  e 0.908ns _0/tm_u/SLICE_117.Q0 to g_int_u/SLICE_386.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[2]
  e 0.908ns _0/tm_u/SLICE_117.Q1 to g_int_u/SLICE_387.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[3]
  e 0.908ns _0/tm_u/SLICE_118.Q1 to g_int_u/SLICE_283.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[5]
  e 0.908ns _0/tm_u/SLICE_118.Q1 to g_int_u/SLICE_286.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[5]
  e 0.908ns _0/tm_u/SLICE_116.Q0 to g_int_u/SLICE_306.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
  e 0.908ns _0/tm_u/SLICE_116.Q0 to g_int_u/SLICE_307.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
  e 0.908ns _0/tm_u/SLICE_116.Q0 to g_int_u/SLICE_308.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
  e 0.908ns _0/tm_u/SLICE_116.Q0 to _inst_0/SLICE_354.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
  e 0.232ns g_int_u/SLICE_306.F0 to g_int_u/SLICE_306.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1
  e 0.908ns g_int_u/SLICE_308.F1 to g_int_u/SLICE_311.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_1
  e 0.908ns g_int_u/SLICE_310.F0 to g_int_u/SLICE_309.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
  e 0.908ns g_int_u/SLICE_311.F0 to _inst_0/SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
  e 0.232ns _inst_0/SLICE_312.F1 to _inst_0/SLICE_312.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_16
  e 0.908ns g_int_u/SLICE_313.F0 to _inst_0/SLICE_312.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_17
  e 0.908ns _inst_0/SLICE_312.F0 to g_int_u/SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
  e 0.232ns ag_int_u/SLICE_78.F1 to ag_int_u/SLICE_78.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_10_1
  e 0.908ns g_int_u/SLICE_253.F1 to ag_int_u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
  e 0.908ns _inst_0/SLICE_274.F1 to ag_int_u/SLICE_78.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_4
  e 0.908ns g_int_u/SLICE_347.F1 to _inst_0/SLICE_274.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_13
  e 0.908ns g_int_u/SLICE_307.F1 to g_int_u/SLICE_347.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_0_a6_N_3L3_1

--------------------------------------------------------------------------------


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1545 paths, 1 nets, and 2668 connections (93.65% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Mon May 02 15:39:06 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Counter_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/promote.xml Counter_impl1_map.ncd Counter_impl1.prf 
Design file:     counter_impl1_map.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            1545 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_reclk[0]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_reclk[1]  (to ipClk_c +)

   Delay:               0.223ns  (53.8% logic, 46.2% route), 1 logic levels.

 Constraint Details:

      0.223ns physical path delay UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_65 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_65 meets
     -0.014ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.014ns) by 0.237ns

 Physical Path Details:

      Data path UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_65 to UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 */SLICE_65.CLK to *u/SLICE_65.Q0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_65 (from ipClk_c)
ROUTE         1   e 0.103 *u/SLICE_65.Q0 to *u/SLICE_65.M1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_reclk[0] (to ipClk_c)
                  --------
                    0.223   (53.8% logic, 46.2% route), 1 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 207 clocks:

Clock Domain: mg5ahub/rom_rd_addr_s_7   Source: mg5ahub/SLICE_32.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_6   Source: mg5ahub/SLICE_33.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_5   Source: mg5ahub/SLICE_33.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_4   Source: mg5ahub/SLICE_34.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_3   Source: mg5ahub/SLICE_34.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_2   Source: mg5ahub/SLICE_35.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_1   Source: mg5ahub/SLICE_35.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/rom_rd_addr_s_0   Source: mg5ahub/SLICE_31.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/jce1   Source: mg5ahub/genblk0_genblk5_jtage_u.JCE1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/id_enable_0_sqmuxa   Source: mg5ahub/SLICE_411.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_9   Source: mg5ahub/SLICE_228.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_8   Source: mg5ahub/SLICE_227.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_7   Source: mg5ahub/SLICE_227.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_6   Source: mg5ahub/SLICE_226.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_5   Source: mg5ahub/SLICE_226.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_4   Source: mg5ahub/SLICE_225.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_3   Source: mg5ahub/SLICE_225.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_20   Source: mg5ahub/SLICE_233.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_2   Source: mg5ahub/SLICE_224.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_19   Source: mg5ahub/SLICE_233.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_18   Source: mg5ahub/SLICE_232.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_17   Source: mg5ahub/SLICE_232.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_16   Source: mg5ahub/SLICE_231.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_15   Source: mg5ahub/SLICE_231.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_14   Source: mg5ahub/SLICE_230.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_13   Source: mg5ahub/SLICE_230.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_12   Source: mg5ahub/SLICE_229.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_11   Source: mg5ahub/SLICE_229.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/er1_shift_reg_10   Source: mg5ahub/SLICE_228.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/bit_count_3_iv_0_m4_0   Source: mg5ahub/SLICE_221.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_49_i   Source: mg5ahub/SLICE_221.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_48_i   Source: mg5ahub/SLICE_222.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_47_i   Source: mg5ahub/SLICE_223.OFX0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_46_i   Source: mg5ahub/SLICE_222.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: mg5ahub/N_45_i   Source: mg5ahub/SLICE_412.F0   Loads: 10
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jupdate   Source: mg5ahub/genblk0_genblk5_jtage_u.JUPDATE   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jtdi   Source: mg5ahub/genblk0_genblk5_jtage_u.JTDI   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 123
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jshift   Source: mg5ahub/genblk0_genblk5_jtage_u.JSHIFT   Loads: 45
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jrstn   Source: mg5ahub/genblk0_genblk5_jtage_u.JRSTN   Loads: 123
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_jce2   Source: mg5ahub/genblk0_genblk5_jtage_u.JCE2   Loads: 14
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: jtaghub16_ip_enable0   Source: SLICE_415.Q0   Loads: 48
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 105
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/un1_tt_end_1_0   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_269.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_bit_cntr_1_sqmuxa   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_270.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_268.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_end_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_205.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnte   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_351.F1   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_179.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_177.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_176.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_182.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_181.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_180.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_175.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_94_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[7]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB7   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[6]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB6   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[5]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB5   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[4]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB4   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[3]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB3   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[2]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB2   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[1]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_int[0]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0.DOB0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_400.F0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[4]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[3]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[2]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[1]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_lm[0]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr_0_sqmuxa   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[4]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_146.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[3]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[2]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_145.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[1]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_rd_addr_cntr[0]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_144.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd_d1   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_143.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_first_rd   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_142.Q0   Loads: 7
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_399_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320.F0   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/reset_rvl_n   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_409.F0   Loads: 75
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/parity_err   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_4_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_251.F0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/un1_jtdo_1_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_277.F0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_en_3   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_114.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_clr_5   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_113.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[9]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[8]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_109.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[7]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[6]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_108.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[5]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[4]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_107.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[3]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[2]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_106.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[1]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[15]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[14]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_112.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[13]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[12]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_111.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[11]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[10]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_110.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tt_crc_7[0]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_105.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8_iv_i[0]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[2]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_104.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_8[1]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_103.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tr_dout_bit_cnt_0_sqmuxa   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_355.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[9]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[8]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_98.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[7]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[6]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_97.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[5]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[4]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_96.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[3]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[2]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_95.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[1]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[15]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[14]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_101.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[13]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[12]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_100.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[11]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[10]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_99.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_94.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/te_block_3_iv_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_93.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_regce[15]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_378.F0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_14[35]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_87.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[35]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_87.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[34]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_252.Q0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[33]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_85.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[32]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_85.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[23]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84.Q1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg[22]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_84.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_388.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_3   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_115.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_checker_4   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_79.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_78.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_int   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73.F0   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d5   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_75.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d4   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_74.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d3   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_74.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d2   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_d1   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d2   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68.Q1   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jce2_d1   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_68.Q0   Loads: 8
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_0_sqmuxa   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_67.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_389.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d4   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_64.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d3   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_63.Q0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d2   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62.Q1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/capture_dr_d1   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62.Q0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnte   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_294.F1   Loads: 11
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[5]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_15.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[4]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[3]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_16.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[2]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[1]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_17.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/bit_cnt_s[0]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_18.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_73.F1   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_206.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_207.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_208.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_209.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_211.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_212.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_213.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_210.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_334   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_322   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_92.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_306   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_290   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_91.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_274   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_258   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_90.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_242   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89.F1   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_226   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_89.F0   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jshift_d1   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_70.Q1   Loads: 22
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/capture_dr   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_62.F0   Loads: 46
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr_15   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/SLICE_320.Q0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[9]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51.Q1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[8]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_51.Q0   Loads: 16
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[5]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50.Q1   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[4]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_50.Q0   Loads: 10
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[3]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49.Q1   Loads: 20
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[2]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_49.Q0   Loads: 32
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[1]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48.Q1   Loads: 44
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[15]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54.Q1   Loads: 6
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[14]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_54.Q0   Loads: 3
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[13]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53.Q1   Loads: 17
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[12]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_53.Q0   Loads: 15
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[11]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52.Q1   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[10]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_52.Q0   Loads: 4
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK

Clock Domain: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/addr[0]   Source: UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_48.Q0   Loads: 49
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns          ipClk.PADDI to p12e1ac7f_0_0_0.CLKA ipClk_c
  e 0.450ns           ipRx.PADDI to        ipRx_MGIOL.DI ipRx_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_38.CE ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_39.CE ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_40.CE ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_41.CE ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_42.CE ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_43.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_43.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_44.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_44.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_45.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_45.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_46.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_46.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to ART_Inst/SLICE_47.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_219.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_257.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_258.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_259.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_260.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to       ipRx_MGIOL.LSR ipReset_c
  e 0.450ns _u/tu_0/SLICE_201.Q0 to /trig_u/SLICE_267.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[0]
  e 0.450ns _u/tu_0/SLICE_201.Q1 to _u/tu_0/SLICE_367.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[1]
  e 0.103ns _u/tu_0/SLICE_368.Q0 to _u/tu_0/SLICE_368.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/op_code[2]
  e 0.103ns /trig_u/SLICE_267.Q0 to /trig_u/SLICE_267.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tu_0/compare_reg[0]
  e 0.103ns /trig_u/SLICE_267.F0 to /trig_u/SLICE_267.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][0]
  e 0.450ns _u/tu_0/SLICE_367.F0 to /trig_u/SLICE_264.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][1]
  e 0.450ns _u/tu_0/SLICE_368.F0 to /trig_u/SLICE_265.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tu[0][2]
  e 0.450ns 93[1]/SLICE_240.OFX0 to _inst_0/SLICE_274.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_te[0][0]
  e 0.450ns _u/te_0/SLICE_171.Q0 to 8S93[1]/SLICE_240.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/next_then_reg[0]
  e 0.450ns _u/te_0/SLICE_171.Q0 to 8S93[1]/SLICE_240.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/next_then_reg[0]
  e 0.450ns _u/te_0/SLICE_174.Q0 to 8S93[1]/SLICE_240.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_event_cnt_cntg_reg[0]
  e 0.450ns _u/te_0/SLICE_172.Q0 to 8S93[1]/SLICE_240.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/num_then_reg[0]
  e 0.450ns _u/te_0/SLICE_270.F1 to _u/te_0/SLICE_195.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0
  e 0.001ns _u/te_0/SLICE_175.F0 to u/te_0/SLICE_175.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[0]
  e 0.450ns _u/te_0/SLICE_183.Q0 to _u/te_0/SLICE_175.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[0]
  e 0.001ns _u/te_0/SLICE_175.F1 to u/te_0/SLICE_175.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[1]
  e 0.450ns _u/te_0/SLICE_183.Q1 to _u/te_0/SLICE_175.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[1]
  e 0.450ns _u/te_0/SLICE_184.Q0 to _u/te_0/SLICE_176.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[2]
  e 0.001ns _u/te_0/SLICE_176.F0 to u/te_0/SLICE_176.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[2]
  e 0.450ns _u/te_0/SLICE_184.Q1 to _u/te_0/SLICE_176.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[3]
  e 0.001ns _u/te_0/SLICE_176.F1 to u/te_0/SLICE_176.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[3]
  e 0.450ns _u/te_0/SLICE_185.Q0 to _u/te_0/SLICE_177.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[4]
  e 0.001ns _u/te_0/SLICE_177.F0 to u/te_0/SLICE_177.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[4]
  e 0.450ns _u/te_0/SLICE_185.Q1 to _u/te_0/SLICE_177.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[5]
  e 0.001ns _u/te_0/SLICE_177.F1 to u/te_0/SLICE_177.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[5]
  e 0.450ns _u/te_0/SLICE_186.Q0 to _u/te_0/SLICE_178.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[6]
  e 0.001ns _u/te_0/SLICE_178.F0 to u/te_0/SLICE_178.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[6]
  e 0.450ns _u/te_0/SLICE_186.Q1 to _u/te_0/SLICE_178.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[7]
  e 0.001ns _u/te_0/SLICE_178.F1 to u/te_0/SLICE_178.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[7]
  e 0.450ns _u/te_0/SLICE_187.Q0 to _u/te_0/SLICE_179.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[8]
  e 0.001ns _u/te_0/SLICE_179.F0 to u/te_0/SLICE_179.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[8]
  e 0.450ns _u/te_0/SLICE_187.Q1 to _u/te_0/SLICE_179.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[9]
  e 0.001ns _u/te_0/SLICE_179.F1 to u/te_0/SLICE_179.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[9]
  e 0.001ns _u/te_0/SLICE_180.F0 to u/te_0/SLICE_180.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[10]
  e 0.450ns _u/te_0/SLICE_188.Q0 to _u/te_0/SLICE_180.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[10]
  e 0.450ns _u/te_0/SLICE_188.Q1 to _u/te_0/SLICE_180.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[11]
  e 0.001ns _u/te_0/SLICE_180.F1 to u/te_0/SLICE_180.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[11]
  e 0.001ns _u/te_0/SLICE_181.F0 to u/te_0/SLICE_181.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[12]
  e 0.450ns _u/te_0/SLICE_189.Q0 to _u/te_0/SLICE_181.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[12]
  e 0.001ns _u/te_0/SLICE_181.F1 to u/te_0/SLICE_181.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[13]
  e 0.450ns _u/te_0/SLICE_189.Q1 to _u/te_0/SLICE_181.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[13]
  e 0.001ns _u/te_0/SLICE_182.F0 to u/te_0/SLICE_182.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[14]
  e 0.450ns _u/te_0/SLICE_190.Q0 to _u/te_0/SLICE_182.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[14]
  e 0.450ns _u/te_0/SLICE_190.Q1 to _u/te_0/SLICE_182.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[15]
  e 0.001ns _u/te_0/SLICE_182.F1 to u/te_0/SLICE_182.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_lm[15]
  e 0.103ns _u/te_0/SLICE_270.F0 to _u/te_0/SLICE_270.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_97
  e 0.450ns _u/te_0/SLICE_271.F1 to _u/te_0/SLICE_270.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
  e 0.450ns /tcnt_0/SLICE_272.Q0 to /tcnt_0/SLICE_273.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg2[0]
  e 0.450ns /tcnt_0/SLICE_165.Q0 to /tcnt_0/SLICE_273.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[0]
  e 0.450ns /tcnt_0/SLICE_165.Q1 to /tcnt_0/SLICE_377.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[1]
  e 0.103ns /tcnt_0/SLICE_376.Q0 to /tcnt_0/SLICE_376.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg1[2]
  e 0.103ns /tcnt_0/SLICE_273.Q0 to /tcnt_0/SLICE_273.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg0[0]
  e 0.450ns _inst_0/SLICE_312.Q0 to g_int_u/SLICE_115.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/even_parity
  e 0.103ns _inst_0/SLICE_312.Q0 to _inst_0/SLICE_312.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/even_parity
  e 0.450ns _inst_0/SLICE_312.Q0 to /tcnt_0/SLICE_376.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/even_parity
  e 0.450ns /tcnt_0/SLICE_163.Q0 to _inst_0/SLICE_350.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/reg0[3]
  e 0.103ns /tcnt_0/SLICE_273.F1 to /tcnt_0/SLICE_273.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/tcnt_0/N_31
  e 0.450ns /tcnt_0/SLICE_273.F0 to /trig_u/SLICE_267.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[0]
  e 0.450ns /tcnt_0/SLICE_376.F0 to /trig_u/SLICE_265.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[2]
  e 0.450ns /tcnt_0/SLICE_377.F0 to /trig_u/SLICE_264.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/rd_dout_tcnt[1]
  e 0.450ns /trig_u/SLICE_267.F1 to _inst_0/SLICE_274.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/trig_u/N_5
  e 0.103ns _inst_0/SLICE_274.F0 to _inst_0/SLICE_274.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
  e 0.450ns _inst_0/SLICE_274.F0 to g_int_u/SLICE_276.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
  e 0.450ns _inst_0/SLICE_274.F0 to g_int_u/SLICE_310.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
  e 0.450ns _inst_0/SLICE_274.F0 to g_int_u/SLICE_313.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[0]
  e 0.450ns /trig_u/SLICE_265.F1 to g_int_u/SLICE_279.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[2]
  e 0.450ns /trig_u/SLICE_264.F1 to g_int_u/SLICE_278.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[1]
  e 0.450ns _inst_0/SLICE_350.F1 to g_int_u/SLICE_280.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_trig[3]
  e 0.450ns RNO_2/SLICE_241.OFX0 to ag_int_u/SLICE_78.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_2
  e 0.450ns g_int_u/SLICE_309.F1 to c_RNO_2/SLICE_241.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/G_31_0_o4_2
  e 0.450ns _inst_0/SLICE_354.F0 to c_RNO_2/SLICE_241.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_7_0
  e 0.001ns ag_int_u/SLICE_94.F0 to g_int_u/SLICE_94.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/tm_crc_7[0]
  e 0.001ns g_int_u/SLICE_206.F0 to _int_u/SLICE_206.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_378_i
  e 0.001ns g_int_u/SLICE_206.F1 to _int_u/SLICE_206.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_377_i
  e 0.001ns g_int_u/SLICE_207.F0 to _int_u/SLICE_207.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_376_i
  e 0.001ns g_int_u/SLICE_207.F1 to _int_u/SLICE_207.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_375_i
  e 0.001ns g_int_u/SLICE_208.F0 to _int_u/SLICE_208.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_374_i
  e 0.001ns g_int_u/SLICE_208.F1 to _int_u/SLICE_208.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_373_i
  e 0.001ns g_int_u/SLICE_209.F0 to _int_u/SLICE_209.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_372_i
  e 0.001ns g_int_u/SLICE_209.F1 to _int_u/SLICE_209.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_371_i
  e 0.001ns g_int_u/SLICE_210.F0 to _int_u/SLICE_210.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_33_i
  e 0.001ns g_int_u/SLICE_210.F1 to _int_u/SLICE_210.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_370_i
  e 0.001ns g_int_u/SLICE_211.F0 to _int_u/SLICE_211.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_369_i
  e 0.001ns g_int_u/SLICE_211.F1 to _int_u/SLICE_211.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_368_i
  e 0.001ns g_int_u/SLICE_212.F0 to _int_u/SLICE_212.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_367_i
  e 0.001ns g_int_u/SLICE_212.F1 to _int_u/SLICE_212.DI1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_366_i
  e 0.001ns g_int_u/SLICE_213.F0 to _int_u/SLICE_213.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_365_i
  e 0.001ns g_int_u/SLICE_115.F0 to _int_u/SLICE_115.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_err_3
  e 0.001ns ag_int_u/SLICE_78.F0 to g_int_u/SLICE_78.DI0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_5
  e 0.450ns ag_int_u/SLICE_77.Q0 to ag_int_u/SLICE_67.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
  e 0.450ns ag_int_u/SLICE_77.Q1 to ag_int_u/SLICE_67.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
  e 0.103ns ag_int_u/SLICE_67.F1 to ag_int_u/SLICE_67.CE UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/cmd_block_extend_1_sqmuxa_i
  e 0.450ns g_int_u/SLICE_303.F0 to ag_int_u/SLICE_94.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_364
  e 0.450ns g_int_u/SLICE_276.F1 to g_int_u/SLICE_303.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/rd_dout_trig_RNIVO6S2[0]
  e 0.450ns g_int_u/SLICE_306.F1 to g_int_u/SLICE_303.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jtdo_iv_i_2_3
  e 0.450ns g_int_u/SLICE_278.F0 to g_int_u/SLICE_206.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[0]
  e 0.450ns g_int_u/SLICE_279.F0 to g_int_u/SLICE_206.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[1]
  e 0.450ns g_int_u/SLICE_280.F0 to g_int_u/SLICE_207.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[2]
  e 0.450ns g_int_u/SLICE_282.F0 to g_int_u/SLICE_207.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[3]
  e 0.450ns g_int_u/SLICE_283.F0 to g_int_u/SLICE_208.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[4]
  e 0.450ns g_int_u/SLICE_284.F0 to g_int_u/SLICE_208.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[5]
  e 0.450ns g_int_u/SLICE_285.F0 to g_int_u/SLICE_209.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[6]
  e 0.450ns g_int_u/SLICE_286.F0 to g_int_u/SLICE_209.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[7]
  e 0.450ns g_int_u/SLICE_287.F0 to g_int_u/SLICE_210.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[8]
  e 0.450ns g_int_u/SLICE_288.F0 to g_int_u/SLICE_210.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[9]
  e 0.450ns g_int_u/SLICE_289.F0 to g_int_u/SLICE_211.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[10]
  e 0.450ns g_int_u/SLICE_290.F0 to g_int_u/SLICE_211.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[11]
  e 0.450ns g_int_u/SLICE_291.F0 to g_int_u/SLICE_212.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[12]
  e 0.450ns g_int_u/SLICE_292.F0 to g_int_u/SLICE_212.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[13]
  e 0.450ns g_int_u/SLICE_293.F0 to g_int_u/SLICE_213.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11[14]
  e 0.103ns g_int_u/SLICE_278.F1 to g_int_u/SLICE_278.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[0]
  e 0.103ns g_int_u/SLICE_279.F1 to g_int_u/SLICE_279.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[1]
  e 0.103ns g_int_u/SLICE_280.F1 to g_int_u/SLICE_280.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[2]
  e 0.103ns g_int_u/SLICE_282.F1 to g_int_u/SLICE_282.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[3]
  e 0.103ns g_int_u/SLICE_283.F1 to g_int_u/SLICE_283.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[4]
  e 0.103ns g_int_u/SLICE_284.F1 to g_int_u/SLICE_284.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[5]
  e 0.103ns g_int_u/SLICE_285.F1 to g_int_u/SLICE_285.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[6]
  e 0.103ns g_int_u/SLICE_286.F1 to g_int_u/SLICE_286.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[7]
  e 0.103ns g_int_u/SLICE_287.F1 to g_int_u/SLICE_287.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[8]
  e 0.103ns g_int_u/SLICE_288.F1 to g_int_u/SLICE_288.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[9]
  e 0.103ns g_int_u/SLICE_289.F1 to g_int_u/SLICE_289.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[10]
  e 0.103ns g_int_u/SLICE_290.F1 to g_int_u/SLICE_290.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[11]
  e 0.103ns g_int_u/SLICE_291.F1 to g_int_u/SLICE_291.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[12]
  e 0.103ns g_int_u/SLICE_292.F1 to g_int_u/SLICE_292.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[13]
  e 0.103ns g_int_u/SLICE_293.F1 to g_int_u/SLICE_293.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m1[14]
  e 0.450ns g_int_u/SLICE_385.F0 to g_int_u/SLICE_278.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[0]
  e 0.450ns g_int_u/SLICE_386.F0 to g_int_u/SLICE_279.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[1]
  e 0.450ns g_int_u/SLICE_387.F0 to g_int_u/SLICE_280.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/shift_reg_11_m0[2]
  e 0.450ns _0/tm_u/SLICE_118.Q0 to g_int_u/SLICE_282.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[4]
  e 0.450ns _0/tm_u/SLICE_119.Q0 to g_int_u/SLICE_284.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[6]
  e 0.450ns _0/tm_u/SLICE_119.Q0 to g_int_u/SLICE_287.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[6]
  e 0.450ns _0/tm_u/SLICE_119.Q0 to g_int_u/SLICE_292.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[6]
  e 0.450ns _0/tm_u/SLICE_119.Q1 to g_int_u/SLICE_285.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[7]
  e 0.450ns _0/tm_u/SLICE_120.Q0 to g_int_u/SLICE_288.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[10]
  e 0.450ns _0/tm_u/SLICE_120.Q0 to g_int_u/SLICE_291.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[10]
  e 0.450ns _0/tm_u/SLICE_120.Q0 to g_int_u/SLICE_293.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[10]
  e 0.450ns _0/tm_u/SLICE_120.Q1 to g_int_u/SLICE_289.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[11]
  e 0.450ns _0/tm_u/SLICE_120.Q1 to g_int_u/SLICE_290.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[11]
  e 0.450ns _0/tm_u/SLICE_116.Q1 to g_int_u/SLICE_385.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[1]
  e 0.450ns _0/tm_u/SLICE_117.Q0 to g_int_u/SLICE_386.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[2]
  e 0.450ns _0/tm_u/SLICE_117.Q1 to g_int_u/SLICE_387.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[3]
  e 0.450ns _0/tm_u/SLICE_118.Q1 to g_int_u/SLICE_283.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[5]
  e 0.450ns _0/tm_u/SLICE_118.Q1 to g_int_u/SLICE_286.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[5]
  e 0.450ns _0/tm_u/SLICE_116.Q0 to g_int_u/SLICE_306.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
  e 0.450ns _0/tm_u/SLICE_116.Q0 to g_int_u/SLICE_307.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
  e 0.450ns _0/tm_u/SLICE_116.Q0 to g_int_u/SLICE_308.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
  e 0.450ns _0/tm_u/SLICE_116.Q0 to _inst_0/SLICE_354.C0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/rd_dout_tm[0]
  e 0.103ns g_int_u/SLICE_306.F0 to g_int_u/SLICE_306.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1
  e 0.450ns g_int_u/SLICE_308.F1 to g_int_u/SLICE_311.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g1_1_1
  e 0.450ns g_int_u/SLICE_310.F0 to g_int_u/SLICE_309.A1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_26_0_0
  e 0.450ns g_int_u/SLICE_311.F0 to _inst_0/SLICE_312.D0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_0_3
  e 0.103ns _inst_0/SLICE_312.F1 to _inst_0/SLICE_312.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_16
  e 0.450ns g_int_u/SLICE_313.F0 to _inst_0/SLICE_312.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_17
  e 0.450ns _inst_0/SLICE_312.F0 to g_int_u/SLICE_253.D1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g2_1_1_0_0
  e 0.103ns ag_int_u/SLICE_78.F1 to ag_int_u/SLICE_78.A0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/N_10_1
  e 0.450ns g_int_u/SLICE_253.F1 to ag_int_u/SLICE_78.B0 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_1
  e 0.450ns _inst_0/SLICE_274.F1 to ag_int_u/SLICE_78.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_4
  e 0.450ns g_int_u/SLICE_347.F1 to _inst_0/SLICE_274.B1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/parity_calc_RNO_13
  e 0.450ns g_int_u/SLICE_307.F1 to g_int_u/SLICE_347.C1 UART_Packets_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/g0_0_0_a6_N_3L3_1

--------------------------------------------------------------------------------


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1545 paths, 1 nets, and 2668 connections (93.65% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

