

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Fri Dec 22 11:41:15 2023

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     
    48                           ; #config settings
    49                           
    50                           	psect	cinit
    51   000802                     __pcinit:
    52                           	callstack 0
    53   000802                     start_initialization:
    54                           	callstack 0
    55   000802                     __initialization:
    56                           	callstack 0
    57   000802                     end_of_initialization:
    58                           	callstack 0
    59   000802                     __end_of__initialization:
    60                           	callstack 0
    61   000802  0100               	movlb	0
    62   000804  EF04  F004         	goto	_main	;jump to C main() function
    63                           
    64                           	psect	cstackCOMRAM
    65   000000                     __pcstackCOMRAM:
    66                           	callstack 0
    67   000000                     
    68                           ; 1 bytes @ 0x0
    69 ;;
    70 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    71 ;;
    72 ;; *************** function _main *****************
    73 ;; Defined at:
    74 ;;		line 12 in file "main.c"
    75 ;; Parameters:    Size  Location     Type
    76 ;;		None
    77 ;; Auto vars:     Size  Location     Type
    78 ;;		None
    79 ;; Return value:  Size  Location     Type
    80 ;;                  1    wreg      void 
    81 ;; Registers used:
    82 ;;		None
    83 ;; Tracked objects:
    84 ;;		On entry : 0/0
    85 ;;		On exit  : 0/0
    86 ;;		Unchanged: 0/0
    87 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    88 ;;      Params:         0       0       0       0       0       0       0       0       0
    89 ;;      Locals:         0       0       0       0       0       0       0       0       0
    90 ;;      Temps:          0       0       0       0       0       0       0       0       0
    91 ;;      Totals:         0       0       0       0       0       0       0       0       0
    92 ;;Total ram usage:        0 bytes
    93 ;; This function calls:
    94 ;;		Nothing
    95 ;; This function is called by:
    96 ;;		Startup code after reset
    97 ;; This function uses a non-reentrant model
    98 ;;
    99                           
   100                           	psect	text0
   101   000808                     __ptext0:
   102                           	callstack 0
   103   000808                     _main:
   104                           	callstack 31
   105   000808  EF01  F000         	goto	start
   106   00080C                     __end_of_main:
   107                           	callstack 0
   108                           
   109                           	psect	smallconst
   110   000800                     __psmallconst:
   111                           	callstack 0
   112   000800  00                 	db	0
   113   000801  00                 	db	0	; dummy byte at the end
   114   000000                     
   115                           	psect	rparam
   116   000000                     
   117                           	psect	config
   118                           
   119                           ;Config register CONFIG1L @ 0x300000
   120                           ;	PLL Prescaler Selection bits
   121                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   122                           ;	System Clock Postscaler Selection bits
   123                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   124                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   125                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   126   300000                     	org	3145728
   127   300000  01                 	db	1
   128                           
   129                           ;Config register CONFIG1H @ 0x300001
   130                           ;	Oscillator Selection bits
   131                           ;	FOSC = HS, HS oscillator (HS)
   132                           ;	Fail-Safe Clock Monitor Enable bit
   133                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   134                           ;	Internal/External Oscillator Switchover bit
   135                           ;	IESO = OFF, Oscillator Switchover mode disabled
   136   300001                     	org	3145729
   137   300001  0C                 	db	12
   138                           
   139                           ;Config register CONFIG2L @ 0x300002
   140                           ;	Power-up Timer Enable bit
   141                           ;	PWRT = OFF, PWRT disabled
   142                           ;	Brown-out Reset Enable bits
   143                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   144                           ;	Brown-out Reset Voltage bits
   145                           ;	BORV = 3, Minimum setting 2.05V
   146                           ;	USB Voltage Regulator Enable bit
   147                           ;	VREGEN = OFF, USB voltage regulator disabled
   148   300002                     	org	3145730
   149   300002  19                 	db	25
   150                           
   151                           ;Config register CONFIG2H @ 0x300003
   152                           ;	Watchdog Timer Enable bit
   153                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   154                           ;	Watchdog Timer Postscale Select bits
   155                           ;	WDTPS = 32768, 1:32768
   156   300003                     	org	3145731
   157   300003  1E                 	db	30
   158                           
   159                           ; Padding undefined space
   160   300004                     	org	3145732
   161   300004  FF                 	db	255
   162                           
   163                           ;Config register CONFIG3H @ 0x300005
   164                           ;	CCP2 MUX bit
   165                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   166                           ;	PORTB A/D Enable bit
   167                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   168                           ;	Low-Power Timer 1 Oscillator Enable bit
   169                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   170                           ;	MCLR Pin Enable bit
   171                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   172   300005                     	org	3145733
   173   300005  81                 	db	129
   174                           
   175                           ;Config register CONFIG4L @ 0x300006
   176                           ;	Stack Full/Underflow Reset Enable bit
   177                           ;	STVREN = ON, Stack full/underflow will cause Reset
   178                           ;	Single-Supply ICSP Enable bit
   179                           ;	LVP = OFF, Single-Supply ICSP disabled
   180                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   181                           ;	ICPRT = OFF, ICPORT disabled
   182                           ;	Extended Instruction Set Enable bit
   183                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   184                           ;	Background Debugger Enable bit
   185                           ;	DEBUG = 0x1, unprogrammed default
   186   300006                     	org	3145734
   187   300006  81                 	db	129
   188                           
   189                           ; Padding undefined space
   190   300007                     	org	3145735
   191   300007  FF                 	db	255
   192                           
   193                           ;Config register CONFIG5L @ 0x300008
   194                           ;	Code Protection bit
   195                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   196                           ;	Code Protection bit
   197                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   198                           ;	Code Protection bit
   199                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   200                           ;	Code Protection bit
   201                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   202   300008                     	org	3145736
   203   300008  0F                 	db	15
   204                           
   205                           ;Config register CONFIG5H @ 0x300009
   206                           ;	Boot Block Code Protection bit
   207                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   208                           ;	Data EEPROM Code Protection bit
   209                           ;	CPD = OFF, Data EEPROM is not code-protected
   210   300009                     	org	3145737
   211   300009  C0                 	db	192
   212                           
   213                           ;Config register CONFIG6L @ 0x30000A
   214                           ;	Write Protection bit
   215                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   216                           ;	Write Protection bit
   217                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   218                           ;	Write Protection bit
   219                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   220                           ;	Write Protection bit
   221                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   222   30000A                     	org	3145738
   223   30000A  0F                 	db	15
   224                           
   225                           ;Config register CONFIG6H @ 0x30000B
   226                           ;	Configuration Register Write Protection bit
   227                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   228                           ;	Boot Block Write Protection bit
   229                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   230                           ;	Data EEPROM Write Protection bit
   231                           ;	WRTD = OFF, Data EEPROM is not write-protected
   232   30000B                     	org	3145739
   233   30000B  E0                 	db	224
   234                           
   235                           ;Config register CONFIG7L @ 0x30000C
   236                           ;	Table Read Protection bit
   237                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   238                           ;	Table Read Protection bit
   239                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   240                           ;	Table Read Protection bit
   241                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   242                           ;	Table Read Protection bit
   243                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   244   30000C                     	org	3145740
   245   30000C  0F                 	db	15
   246                           
   247                           ;Config register CONFIG7H @ 0x30000D
   248                           ;	Boot Block Table Read Protection bit
   249                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   250   30000D                     	org	3145741
   251   30000D  40                 	db	64
   252                           tosu	equ	0xFFF
   253                           tosh	equ	0xFFE
   254                           tosl	equ	0xFFD
   255                           stkptr	equ	0xFFC
   256                           pclatu	equ	0xFFB
   257                           pclath	equ	0xFFA
   258                           pcl	equ	0xFF9
   259                           tblptru	equ	0xFF8
   260                           tblptrh	equ	0xFF7
   261                           tblptrl	equ	0xFF6
   262                           tablat	equ	0xFF5
   263                           prodh	equ	0xFF4
   264                           prodl	equ	0xFF3
   265                           indf0	equ	0xFEF
   266                           postinc0	equ	0xFEE
   267                           postdec0	equ	0xFED
   268                           preinc0	equ	0xFEC
   269                           plusw0	equ	0xFEB
   270                           fsr0h	equ	0xFEA
   271                           fsr0l	equ	0xFE9
   272                           wreg	equ	0xFE8
   273                           indf1	equ	0xFE7
   274                           postinc1	equ	0xFE6
   275                           postdec1	equ	0xFE5
   276                           preinc1	equ	0xFE4
   277                           plusw1	equ	0xFE3
   278                           fsr1h	equ	0xFE2
   279                           fsr1l	equ	0xFE1
   280                           bsr	equ	0xFE0
   281                           indf2	equ	0xFDF
   282                           postinc2	equ	0xFDE
   283                           postdec2	equ	0xFDD
   284                           preinc2	equ	0xFDC
   285                           plusw2	equ	0xFDB
   286                           fsr2h	equ	0xFDA
   287                           fsr2l	equ	0xFD9
   288                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           239      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
BITBANK0            A0      0       0       3        0.0%
BANK0               A0      0       0       4        0.0%
BITBANK1           100      0       0       5        0.0%
BANK1              100      0       0       6        0.0%
BITBANK2           100      0       0       7        0.0%
BANK2              100      0       0       8        0.0%
BITBANK3            EF      0       0       9        0.0%
BANK3               EF      0       0      10        0.0%
BITBANK4           100      0       0      11        0.0%
BANK4              100      0       0      12        0.0%
BITBANK5           100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
BITBANK6           100      0       0      15        0.0%
BANK6              100      0       0      16        0.0%
BITBANK7           100      0       0      17        0.0%
BANK7              100      0       0      18        0.0%
BITBIGSFR_5          C      0       0      19        0.0%
BITBIGSFR_4          3      0       0      20        0.0%
BITBIGSFR_3          3      0       0      21        0.0%
BITBIGSFR_2          6      0       0      22        0.0%
BITBIGSFR_1         37      0       0      23        0.0%
BITBIGSFR           3C      0       0      24        0.0%
ABS                  0      0       0      25        0.0%
BIGRAM_1           400      0       0      26        0.0%
BIGRAM             3EE      0       0      27        0.0%
DATA                 0      0       0      28        0.0%
BIGSFR_5             0      0       0     200        0.0%
BIGSFR_4             0      0       0     200        0.0%
BIGSFR_3             0      0       0     200        0.0%
BIGSFR_2             0      0       0     200        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Fri Dec 22 11:41:15 2023

                      l5 0808                      l681 0808                     _main 0808  
                   start 0002             ___param_bank 0000                    ?_main 0000  
        __initialization 0802             __end_of_main 080C                   ??_main 0000  
          __activetblptr 0000                   isa$std 0001             __mediumconst 0000  
             __accesstop 0060  __end_of__initialization 0802            ___rparam_used 0001  
         __pcstackCOMRAM 0000                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0800                  __pcinit 0802                  __ramtop 0800  
                __ptext0 0808     end_of_initialization 0802      start_initialization 0802  
            __smallconst 0800                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
