<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.1/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>ClockDivider.rpt</ascFile><devFile>C:/Xilinx/14.1/ISE_DS/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>ClockDivider.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 5-22-2013" design="ClockDivider" device="XC9572XL" eqnType="1" pkg="VQ44" speed="-10" status="1" statusStr="Successful" swVersion="P.15xf" time="  6:10PM" version="1.0"/><global_inputs id="Clock" pinnum="GCK1" use="GCK1" userloc="43"/><global_inputs id="Reset" pinnum="GSR" use="GSR" userloc="33"/><pin id="FB1_MC2_PIN39" pinnum="39" signal="Clock_128" use="O"/><pin id="FB1_MC5_PIN40" pinnum="40"/><pin id="FB1_MC6_PIN41" pinnum="41"/><pin id="FB1_MC8_PIN42" pinnum="42" signal="Clock_16" use="O"/><pin id="FB1_MC9_PIN43" pinnum="43" signal="Clock" use="GCK"/><pin id="FB1_MC11_PIN44" pinnum="44"/><pin id="FB1_MC14_PIN1" pinnum="1"/><pin id="FB1_MC15_PIN2" pinnum="2"/><pin id="FB1_MC17_PIN3" pinnum="3"/><pin id="FB2_MC2_PIN29" pinnum="29" signal="Clock_256" use="O"/><pin id="FB2_MC5_PIN30" pinnum="30"/><pin id="FB2_MC6_PIN31" pinnum="31" signal="Clock_32" use="O"/><pin id="FB2_MC8_PIN32" pinnum="32"/><pin id="FB2_MC9_PIN33" pinnum="33" signal="Reset" use="GSR"/><pin id="FB2_MC11_PIN34" pinnum="34"/><pin id="FB2_MC14_PIN36" pinnum="36"/><pin id="FB2_MC15_PIN37" pinnum="37" signal="Clock_4" use="O"/><pin id="FB2_MC17_PIN38" pinnum="38"/><pin id="FB3_MC2_PIN5" pinnum="5" signal="Clock_512" use="O"/><pin id="FB3_MC5_PIN6" pinnum="6"/><pin id="FB3_MC8_PIN7" pinnum="7"/><pin id="FB3_MC9_PIN8" pinnum="8" signal="Clock_64" use="O"/><pin id="FB3_MC11_PIN12" pinnum="12"/><pin id="FB3_MC14_PIN13" pinnum="13"/><pin id="FB3_MC15_PIN14" pinnum="14" signal="Clock_8" use="O"/><pin id="FB3_MC16_PIN18" pinnum="18"/><pin id="FB3_MC17_PIN16" pinnum="16"/><pin id="FB4_MC2_PIN19" pinnum="19" signal="Clock_1024" use="O"/><pin id="FB4_MC5_PIN20" pinnum="20"/><pin id="FB4_MC8_PIN21" pinnum="21"/><pin id="FB4_MC11_PIN22" pinnum="22"/><pin id="FB4_MC14_PIN23" pinnum="23" signal="Clock_2" use="O"/><pin id="FB4_MC15_PIN27" pinnum="27"/><pin id="FB4_MC17_PIN28" pinnum="28"/><fblock id="FB1" inputUse="2" pinUse="2"><macrocell id="FB1_MC1"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN39" sigUse="1" signal="Clock_128"><pterms pt1="FB1_2_1"/></macrocell><macrocell id="FB1_MC3"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN40"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN41"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN42" sigUse="1" signal="Clock_16"><pterms pt1="FB1_8_1"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN43"/><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN44"/><macrocell id="FB1_MC12"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN1"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN2"/><macrocell id="FB1_MC16"/><macrocell id="FB1_MC17" pin="FB1_MC17_PIN3"/><macrocell id="FB1_MC18"/><fbinput id="FB1_I1" signal="Clock_64"/><fbinput id="FB1_I2" signal="Clock_8"/><pterm id="FB1_2_1"><signal id="Clock_64"/></pterm><pterm id="FB1_8_1"><signal id="Clock_8"/></pterm><equation id="Clock_128" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB1_2_1"/></clk><reset><fastsig signal="Reset"/></reset><prld ptindx="GND"/></equation><equation id="Clock_16" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB1_8_1"/></clk><reset><fastsig signal="Reset"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="3" pinUse="3"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN29" sigUse="1" signal="Clock_256"><pterms pt1="FB2_2_1"/></macrocell><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN30"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN31" sigUse="1" signal="Clock_32"><pterms pt1="FB2_6_1"/></macrocell><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN32"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN33"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN34"/><macrocell id="FB2_MC12"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN36"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN37" sigUse="1" signal="Clock_4"><pterms pt1="FB2_15_1"/></macrocell><macrocell id="FB2_MC16"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN38"/><macrocell id="FB2_MC18"/><fbinput id="FB2_I1" signal="Clock_128"/><fbinput id="FB2_I2" signal="Clock_16"/><fbinput id="FB2_I3" signal="Clock_2"/><pterm id="FB2_2_1"><signal id="Clock_128"/></pterm><pterm id="FB2_6_1"><signal id="Clock_16"/></pterm><pterm id="FB2_15_1"><signal id="Clock_2"/></pterm><equation id="Clock_256" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB2_2_1"/></clk><reset><fastsig signal="Reset"/></reset><prld ptindx="GND"/></equation><equation id="Clock_32" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB2_6_1"/></clk><reset><fastsig signal="Reset"/></reset><prld ptindx="GND"/></equation><equation id="Clock_4" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB2_15_1"/></clk><reset><fastsig signal="Reset"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB3" inputUse="3" pinUse="3"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN5" sigUse="1" signal="Clock_512"><pterms pt1="FB3_2_1"/></macrocell><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN6"/><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN7"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN8" sigUse="1" signal="Clock_64"><pterms pt1="FB3_9_1"/></macrocell><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN12"/><macrocell id="FB3_MC12"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN13"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN14" sigUse="1" signal="Clock_8"><pterms pt1="FB3_15_1"/></macrocell><macrocell id="FB3_MC16" pin="FB3_MC16_PIN18"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN16"/><macrocell id="FB3_MC18"/><fbinput id="FB3_I1" signal="Clock_256"/><fbinput id="FB3_I2" signal="Clock_32"/><fbinput id="FB3_I3" signal="Clock_4"/><pterm id="FB3_2_1"><signal id="Clock_256"/></pterm><pterm id="FB3_9_1"><signal id="Clock_32"/></pterm><pterm id="FB3_15_1"><signal id="Clock_4"/></pterm><equation id="Clock_512" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB3_2_1"/></clk><reset><fastsig signal="Reset"/></reset><prld ptindx="GND"/></equation><equation id="Clock_64" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB3_9_1"/></clk><reset><fastsig signal="Reset"/></reset><prld ptindx="GND"/></equation><equation id="Clock_8" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB3_15_1"/></clk><reset><fastsig signal="Reset"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB4" inputUse="1" pinUse="2"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN19" sigUse="1" signal="Clock_1024"><pterms pt1="FB4_2_1"/></macrocell><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN20"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN21"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN22"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN23" sigUse="0" signal="Clock_2"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN27"/><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN28"/><macrocell id="FB4_MC18"/><fbinput id="FB4_I1" signal="Clock_512"/><pterm id="FB4_2_1"><signal id="Clock_512"/></pterm><equation id="Clock_1024" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><eq_pterm ptindx="FB4_2_1"/></clk><reset><fastsig signal="Reset"/></reset><prld ptindx="GND"/></equation><equation id="Clock_2" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><fastsig signal="Clock"/></clk><reset><fastsig signal="Reset"/></reset><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'ClockDivider.ise'.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9572xl-10-VQ44" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/></document>
