Vivado Simulator 2025.1 - Simulation Report
--------------------------------------------
INFO: Starting simulation for project "SmartCoreAI"
INFO: Running Timing Analysis...

TIMING REPORT:
--------------------------------------------
Design Name: ai_core_top
Clock Name: clk_core
Setup Time: 2.3 ns  Hold Time: 1.0 ns  Clock Delay: 3.0 ns
Slack: 0.4 ns  Max Frequency: 430 MHz
Path Delay: 1.9 ns  Data Arrival Time: 1.5 ns  Data Required Time: 1.9 ns

INFO: Running Power Analysis...

POWER REPORT:
--------------------------------------------
Total Dynamic Power: 12.2 mW  
Total Static Power: 3.6 mW
Leakage Power: 1.0 mW  Switching Power: 6.1 mW  Internal Power: 5.1 mW
VDD Supply: 1.1V  Current Drawn: 9.5 mA

INFO: Running Utilization Analysis...

UTILIZATION REPORT:
--------------------------------------------
LUTs Used: 18300 / 50000 (36.6%)
Flip-Flops Used: 9200 / 25000 (36.8%)
BRAM Blocks Used: 70 / 200 (35%)
DSP Blocks Used: 30 / 100 (30%)
Routing Utilization: 48%

INFO: Simulation completed successfully.
--------------------------------------------
End of Report