[Project]
Current Flow=Generic
VCS=0
version=1
Current Config=compile

[Configurations]
compile=memfifo

[Library]
memfifo=.\memfifo.LIB

[$LibMap$]
memfifo=.
Active_lib=

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=

[HierarchyViewer]
SortInfo=u
HierarchyInformation=lifo|arh|0   
ShowHide=ShowTopLevel
Selected=

[Files]
/memfifo.vhd=-1
/lifo.vhd=-1

[Files.Data]
.\src\memfifo.vhd=VHDL Source Code
.\src\lifo.vhd=VHDL Source Code

