<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/implicit-port3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/implicit-port3.v</a>
defines: 
time_elapsed: 0.340s
ram usage: 30800 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmptuq8wll_/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_m --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/implicit-port3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/implicit-port3.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/implicit-port3.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/implicit-port3.v:2</a>: No timescale set for &#34;m&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/implicit-port3.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/implicit-port3.v:6</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/implicit-port3.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/implicit-port3.v:2</a>: Compile module &#34;work@m&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/implicit-port3.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/implicit-port3.v:6</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/implicit-port3.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/implicit-port3.v:2</a>: Implicit port type (wire) for &#34;b&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/implicit-port3.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/implicit-port3.v:6</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_m --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:16
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:17, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:18
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:19
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:20
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:21
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@m, id:22, file:<a href="../../../../third_party/tests/ivtest/ivltests/implicit-port3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/implicit-port3.v</a>, line:2, parent:work@top
  |vpiDefName:work@m
  |vpiFullName:work@m
  |vpiPort:
  \_port: (a), id:23, line:2
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:26
      |vpiActual:
      \_logic_net: (a), id:25, line:2
        |vpiName:a
        |vpiFullName:work@m.a
  |vpiPort:
  \_port: (b), id:24, line:2
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:28
      |vpiActual:
      \_logic_net: (b), id:27, line:2
        |vpiName:b
        |vpiFullName:work@m.b
  |vpiContAssign:
  \_cont_assign: , id:2, line:3
    |vpiRhs:
    \_ref_obj: (a), id:1, line:3
      |vpiName:a
      |vpiFullName:work@m.a
      |vpiActual:
      \_logic_net: (a), id:25, line:2
    |vpiLhs:
    \_ref_obj: (b), id:0, line:3
      |vpiName:b
      |vpiFullName:work@m.b
      |vpiActual:
      \_logic_net: (b), id:27, line:2
  |vpiNet:
  \_logic_net: (a), id:25, line:2
  |vpiNet:
  \_logic_net: (b), id:27, line:2
|uhdmallModules:
\_module: work@top, id:29, file:<a href="../../../../third_party/tests/ivtest/ivltests/implicit-port3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/implicit-port3.v</a>, line:6, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiNet:
  \_logic_net: (a), id:30, line:7
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (b), id:31, line:8
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (c), id:32, line:9
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:1
|uhdmtopModules:
\_module: work@top (work@top), id:33, file:<a href="../../../../third_party/tests/ivtest/ivltests/implicit-port3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/implicit-port3.v</a>, line:6
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiModule:
  \_module: work@m (foo), id:34, file:<a href="../../../../third_party/tests/ivtest/ivltests/implicit-port3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/implicit-port3.v</a>, line:10, parent:work@top
    |vpiDefName:work@m
    |vpiName:foo
    |vpiFullName:work@top.foo
    |vpiPort:
    \_port: (a), id:6, line:2, parent:foo
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (a), id:12, line:10
        |vpiName:a
        |vpiActual:
        \_logic_net: (a), id:3, line:7, parent:work@top
          |vpiName:a
          |vpiFullName:work@top.a
          |vpiNetType:48
      |vpiLowConn:
      \_ref_obj: , id:10
        |vpiActual:
        \_logic_net: (a), id:8, line:2, parent:foo
          |vpiName:a
          |vpiFullName:work@top.foo.a
    |vpiPort:
    \_port: (b), id:7, line:2, parent:foo
      |vpiName:b
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (b), id:13, line:10
        |vpiName:b
        |vpiActual:
        \_logic_net: (b), id:4, line:8, parent:work@top
          |vpiName:b
          |vpiFullName:work@top.b
          |vpiNetType:1
      |vpiLowConn:
      \_ref_obj: , id:11
        |vpiActual:
        \_logic_net: (b), id:9, line:2, parent:foo
          |vpiName:b
          |vpiFullName:work@top.foo.b
    |vpiPort:
    \_port: (c), id:14, parent:foo
      |vpiName:c
      |vpiHighConn:
      \_ref_obj: (c), id:15, line:10
        |vpiName:c
        |vpiActual:
        \_logic_net: (c), id:5, line:9, parent:work@top
          |vpiName:c
          |vpiFullName:work@top.c
          |vpiNetType:1
    |vpiNet:
    \_logic_net: (a), id:8, line:2, parent:foo
    |vpiNet:
    \_logic_net: (b), id:9, line:2, parent:foo
    |vpiInstance:
    \_module: work@top (work@top), id:33, file:<a href="../../../../third_party/tests/ivtest/ivltests/implicit-port3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/implicit-port3.v</a>, line:6
    |vpiModule:
    \_module: work@top (work@top), id:33, file:<a href="../../../../third_party/tests/ivtest/ivltests/implicit-port3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/implicit-port3.v</a>, line:6
  |vpiNet:
  \_logic_net: (a), id:3, line:7, parent:work@top
  |vpiNet:
  \_logic_net: (b), id:4, line:8, parent:work@top
  |vpiNet:
  \_logic_net: (c), id:5, line:9, parent:work@top

Object: work_m of type 32 @ 2
Object:  of type 8 @ 3
Object: a of type 608 @ 3
Object: b of type 608 @ 3
Object: work_top of type 32 @ 6
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 6
Object: foo of type 32 @ 10
Object: a of type 44 @ 2
Object: b of type 44 @ 2
Object: c of type 44 @ 0
Object: a of type 36 @ 2
Object: b of type 36 @ 2
Object: a of type 608 @ 10
Object: b of type 608 @ 10
Object: c of type 608 @ 10
Object: a of type 36 @ 7
Object: b of type 36 @ 8
Object: c of type 36 @ 9
%Error: Specified --top-module &#39;work_m&#39; isn&#39;t at the top level, it&#39;s under another cell &#39;work_top&#39;
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_m --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>