Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jul  2 18:04:35 2025
| Host         : DESKTOP-CSNIEDM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file my_top_timing_summary_routed.rpt -pb my_top_timing_summary_routed.pb -rpx my_top_timing_summary_routed.rpx -warn_on_violation
| Design       : my_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1           
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dut_btn/o_clean_btn_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.545        0.000                      0                   20        0.222        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.545        0.000                      0                   20        0.222        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.545ns  (required time - arrival time)
  Source:                 dut_btn/u_tick_generator/r_tick_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/u_tick_generator/r_tick_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 1.825ns (53.208%)  route 1.605ns (46.792%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    dut_btn/u_tick_generator/CLK
    SLICE_X1Y28          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  dut_btn/u_tick_generator/r_tick_counter_reg[3]/Q
                         net (fo=2, routed)           0.744     6.345    dut_btn/u_tick_generator/r_tick_counter[3]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.867 r  dut_btn/u_tick_generator/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.867    dut_btn/u_tick_generator/r_tick_counter0_carry_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  dut_btn/u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.981    dut_btn/u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dut_btn/u_tick_generator/r_tick_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.095    dut_btn/u_tick_generator/r_tick_counter0_carry__1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.408 r  dut_btn/u_tick_generator/r_tick_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.861     8.269    dut_btn/u_tick_generator/data0[16]
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.306     8.575 r  dut_btn/u_tick_generator/r_tick_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.575    dut_btn/u_tick_generator/r_tick_counter_0[16]
    SLICE_X1Y31          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.509    14.850    dut_btn/u_tick_generator/CLK
    SLICE_X1Y31          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[16]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y31          FDCE (Setup_fdce_C_D)        0.031    15.120    dut_btn/u_tick_generator/r_tick_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                  6.545    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 dut_btn/u_tick_generator/r_tick_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/u_tick_generator/r_tick_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 1.727ns (54.711%)  route 1.430ns (45.289%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    dut_btn/u_tick_generator/CLK
    SLICE_X1Y28          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  dut_btn/u_tick_generator/r_tick_counter_reg[3]/Q
                         net (fo=2, routed)           0.744     6.345    dut_btn/u_tick_generator/r_tick_counter[3]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.867 r  dut_btn/u_tick_generator/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.867    dut_btn/u_tick_generator/r_tick_counter0_carry_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  dut_btn/u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.981    dut_btn/u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dut_btn/u_tick_generator/r_tick_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.095    dut_btn/u_tick_generator/r_tick_counter0_carry__1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.317 r  dut_btn/u_tick_generator/r_tick_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.686     8.003    dut_btn/u_tick_generator/data0[13]
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.299     8.302 r  dut_btn/u_tick_generator/r_tick_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.302    dut_btn/u_tick_generator/r_tick_counter_0[13]
    SLICE_X1Y31          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.509    14.850    dut_btn/u_tick_generator/CLK
    SLICE_X1Y31          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[13]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y31          FDCE (Setup_fdce_C_D)        0.029    15.118    dut_btn/u_tick_generator/r_tick_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  6.816    

Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 dut_btn/u_tick_generator/r_tick_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/u_tick_generator/r_tick_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 1.711ns (54.897%)  route 1.406ns (45.103%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    dut_btn/u_tick_generator/CLK
    SLICE_X1Y28          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  dut_btn/u_tick_generator/r_tick_counter_reg[3]/Q
                         net (fo=2, routed)           0.744     6.345    dut_btn/u_tick_generator/r_tick_counter[3]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.867 r  dut_btn/u_tick_generator/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.867    dut_btn/u_tick_generator/r_tick_counter0_carry_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  dut_btn/u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.981    dut_btn/u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.294 r  dut_btn/u_tick_generator/r_tick_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.662     7.956    dut_btn/u_tick_generator/data0[12]
    SLICE_X1Y30          LUT5 (Prop_lut5_I4_O)        0.306     8.262 r  dut_btn/u_tick_generator/r_tick_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.262    dut_btn/u_tick_generator/r_tick_counter_0[12]
    SLICE_X1Y30          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    dut_btn/u_tick_generator/CLK
    SLICE_X1Y30          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[12]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y30          FDCE (Setup_fdce_C_D)        0.029    15.117    dut_btn/u_tick_generator/r_tick_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  6.855    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 dut_btn/u_tick_generator/r_tick_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/u_tick_generator/r_tick_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 1.597ns (50.681%)  route 1.554ns (49.319%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    dut_btn/u_tick_generator/CLK
    SLICE_X1Y28          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  dut_btn/u_tick_generator/r_tick_counter_reg[3]/Q
                         net (fo=2, routed)           0.744     6.345    dut_btn/u_tick_generator/r_tick_counter[3]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.867 r  dut_btn/u_tick_generator/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.867    dut_btn/u_tick_generator/r_tick_counter0_carry_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.180 r  dut_btn/u_tick_generator/r_tick_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.810     7.990    dut_btn/u_tick_generator/data0[8]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.306     8.296 r  dut_btn/u_tick_generator/r_tick_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.296    dut_btn/u_tick_generator/r_tick_counter_0[8]
    SLICE_X2Y29          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    dut_btn/u_tick_generator/CLK
    SLICE_X2Y29          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[8]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y29          FDCE (Setup_fdce_C_D)        0.079    15.167    dut_btn/u_tick_generator/r_tick_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  6.871    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 dut_btn/u_tick_generator/r_tick_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/u_tick_generator/r_tick_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 1.613ns (53.611%)  route 1.396ns (46.389%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    dut_btn/u_tick_generator/CLK
    SLICE_X1Y28          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  dut_btn/u_tick_generator/r_tick_counter_reg[3]/Q
                         net (fo=2, routed)           0.744     6.345    dut_btn/u_tick_generator/r_tick_counter[3]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.867 r  dut_btn/u_tick_generator/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.867    dut_btn/u_tick_generator/r_tick_counter0_carry_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  dut_btn/u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.981    dut_btn/u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.203 r  dut_btn/u_tick_generator/r_tick_counter0_carry__1/O[0]
                         net (fo=1, routed)           0.652     7.855    dut_btn/u_tick_generator/data0[9]
    SLICE_X1Y30          LUT5 (Prop_lut5_I4_O)        0.299     8.154 r  dut_btn/u_tick_generator/r_tick_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.154    dut_btn/u_tick_generator/r_tick_counter_0[9]
    SLICE_X1Y30          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    dut_btn/u_tick_generator/CLK
    SLICE_X1Y30          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[9]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y30          FDCE (Setup_fdce_C_D)        0.031    15.119    dut_btn/u_tick_generator/r_tick_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 dut_btn/u_tick_generator/r_tick_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/u_tick_generator/r_tick_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 1.542ns (52.238%)  route 1.410ns (47.762%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    dut_btn/u_tick_generator/CLK
    SLICE_X1Y29          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.419     5.565 r  dut_btn/u_tick_generator/r_tick_counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.109    dut_btn/u_tick_generator/r_tick_counter[0]
    SLICE_X0Y28          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.817     6.926 r  dut_btn/u_tick_generator/r_tick_counter0_carry/O[3]
                         net (fo=1, routed)           0.866     7.792    dut_btn/u_tick_generator/data0[4]
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.306     8.098 r  dut_btn/u_tick_generator/r_tick_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.098    dut_btn/u_tick_generator/r_tick_counter_0[4]
    SLICE_X1Y28          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    dut_btn/u_tick_generator/CLK
    SLICE_X1Y28          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X1Y28          FDCE (Setup_fdce_C_D)        0.032    15.119    dut_btn/u_tick_generator/r_tick_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 dut_btn/u_tick_generator/r_tick_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/u_tick_generator/r_tick_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 1.843ns (62.788%)  route 1.092ns (37.212%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    dut_btn/u_tick_generator/CLK
    SLICE_X1Y28          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  dut_btn/u_tick_generator/r_tick_counter_reg[3]/Q
                         net (fo=2, routed)           0.744     6.345    dut_btn/u_tick_generator/r_tick_counter[3]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.867 r  dut_btn/u_tick_generator/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.867    dut_btn/u_tick_generator/r_tick_counter0_carry_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  dut_btn/u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.981    dut_btn/u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  dut_btn/u_tick_generator/r_tick_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.095    dut_btn/u_tick_generator/r_tick_counter0_carry__1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.429 r  dut_btn/u_tick_generator/r_tick_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.348     7.778    dut_btn/u_tick_generator/data0[14]
    SLICE_X1Y31          LUT5 (Prop_lut5_I4_O)        0.303     8.081 r  dut_btn/u_tick_generator/r_tick_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.081    dut_btn/u_tick_generator/r_tick_counter_0[14]
    SLICE_X1Y31          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.509    14.850    dut_btn/u_tick_generator/CLK
    SLICE_X1Y31          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[14]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y31          FDCE (Setup_fdce_C_D)        0.031    15.120    dut_btn/u_tick_generator/r_tick_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.053ns  (required time - arrival time)
  Source:                 dut_btn/u_tick_generator/r_tick_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/u_tick_generator/r_tick_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 1.633ns (55.048%)  route 1.334ns (44.952%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    dut_btn/u_tick_generator/CLK
    SLICE_X1Y28          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  dut_btn/u_tick_generator/r_tick_counter_reg[3]/Q
                         net (fo=2, routed)           0.744     6.345    dut_btn/u_tick_generator/r_tick_counter[3]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.867 r  dut_btn/u_tick_generator/r_tick_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.867    dut_btn/u_tick_generator/r_tick_counter0_carry_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  dut_btn/u_tick_generator/r_tick_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.981    dut_btn/u_tick_generator/r_tick_counter0_carry__0_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.220 r  dut_btn/u_tick_generator/r_tick_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.590     7.810    dut_btn/u_tick_generator/data0[11]
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.302     8.112 r  dut_btn/u_tick_generator/r_tick_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.112    dut_btn/u_tick_generator/r_tick_counter_0[11]
    SLICE_X2Y30          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    dut_btn/u_tick_generator/CLK
    SLICE_X2Y30          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[11]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y30          FDCE (Setup_fdce_C_D)        0.077    15.165    dut_btn/u_tick_generator/r_tick_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  7.053    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 dut_btn/u_tick_generator/r_tick_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/u_tick_generator/r_tick_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.766ns (26.758%)  route 2.097ns (73.242%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.627     5.148    dut_btn/u_tick_generator/CLK
    SLICE_X2Y31          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.518     5.666 f  dut_btn/u_tick_generator/r_tick_counter_reg[15]/Q
                         net (fo=2, routed)           1.034     6.700    dut_btn/u_tick_generator/r_tick_counter[15]
    SLICE_X1Y29          LUT5 (Prop_lut5_I1_O)        0.124     6.824 r  dut_btn/u_tick_generator/r_tick_counter[16]_i_3/O
                         net (fo=17, routed)          1.063     7.887    dut_btn/u_tick_generator/r_tick_counter[16]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I1_O)        0.124     8.011 r  dut_btn/u_tick_generator/r_tick_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.011    dut_btn/u_tick_generator/r_tick_counter_0[10]
    SLICE_X1Y30          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    dut_btn/u_tick_generator/CLK
    SLICE_X1Y30          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[10]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y30          FDCE (Setup_fdce_C_D)        0.031    15.119    dut_btn/u_tick_generator/r_tick_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  7.108    

Slack (MET) :             7.111ns  (required time - arrival time)
  Source:                 dut_btn/u_tick_generator/r_tick_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/u_tick_generator/r_tick_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.704ns (24.615%)  route 2.156ns (75.385%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    dut_btn/u_tick_generator/CLK
    SLICE_X1Y30          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  dut_btn/u_tick_generator/r_tick_counter_reg[12]/Q
                         net (fo=2, routed)           0.825     6.429    dut_btn/u_tick_generator/r_tick_counter[12]
    SLICE_X1Y31          LUT4 (Prop_lut4_I0_O)        0.124     6.553 r  dut_btn/u_tick_generator/r_tick_counter[16]_i_4/O
                         net (fo=17, routed)          1.331     7.883    dut_btn/u_tick_generator/r_tick_counter[16]_i_4_n_0
    SLICE_X1Y28          LUT5 (Prop_lut5_I2_O)        0.124     8.007 r  dut_btn/u_tick_generator/r_tick_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.007    dut_btn/u_tick_generator/r_tick_counter_0[2]
    SLICE_X1Y28          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    dut_btn/u_tick_generator/CLK
    SLICE_X1Y28          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X1Y28          FDCE (Setup_fdce_C_D)        0.031    15.118    dut_btn/u_tick_generator/r_tick_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  7.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dut_btn/prev_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/o_clean_btn_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.099%)  route 0.140ns (42.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.587     1.470    dut_btn/CLK
    SLICE_X0Y30          FDCE                                         r  dut_btn/prev_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  dut_btn/prev_btn_reg/Q
                         net (fo=1, routed)           0.140     1.751    dut_btn/u_tick_generator/prev_btn
    SLICE_X1Y29          LUT4 (Prop_lut4_I2_O)        0.045     1.796 r  dut_btn/u_tick_generator/o_clean_btn_i_1/O
                         net (fo=1, routed)           0.000     1.796    dut_btn/u_tick_generator_n_1
    SLICE_X1Y29          FDCE                                         r  dut_btn/o_clean_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    dut_btn/CLK
    SLICE_X1Y29          FDCE                                         r  dut_btn/o_clean_btn_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.091     1.574    dut_btn/o_clean_btn_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 dut_btn/u_tick_generator/tick_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/prev_btn_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.662%)  route 0.111ns (40.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.587     1.470    dut_btn/u_tick_generator/CLK
    SLICE_X2Y30          FDPE                                         r  dut_btn/u_tick_generator/tick_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDPE (Prop_fdpe_C_Q)         0.164     1.634 r  dut_btn/u_tick_generator/tick_reg_inv/Q
                         net (fo=2, routed)           0.111     1.745    dut_btn/p_0_in
    SLICE_X0Y30          FDCE                                         r  dut_btn/prev_btn_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    dut_btn/CLK
    SLICE_X0Y30          FDCE                                         r  dut_btn/prev_btn_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y30          FDCE (Hold_fdce_C_CE)       -0.039     1.445    dut_btn/prev_btn_reg
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 dut_btn/u_tick_generator/r_tick_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/u_tick_generator/tick_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.254ns (48.250%)  route 0.272ns (51.750%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    dut_btn/u_tick_generator/CLK
    SLICE_X2Y29          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 f  dut_btn/u_tick_generator/r_tick_counter_reg[7]/Q
                         net (fo=2, routed)           0.108     1.741    dut_btn/u_tick_generator/r_tick_counter[7]
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.045     1.786 r  dut_btn/u_tick_generator/r_tick_counter[16]_i_5/O
                         net (fo=17, routed)          0.165     1.951    dut_btn/u_tick_generator/r_tick_counter[16]_i_5_n_0
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.045     1.996 r  dut_btn/u_tick_generator/tick_inv_i_1/O
                         net (fo=1, routed)           0.000     1.996    dut_btn/u_tick_generator/tick
    SLICE_X2Y30          FDPE                                         r  dut_btn/u_tick_generator/tick_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    dut_btn/u_tick_generator/CLK
    SLICE_X2Y30          FDPE                                         r  dut_btn/u_tick_generator/tick_reg_inv/C
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y30          FDPE (Hold_fdpe_C_D)         0.121     1.605    dut_btn/u_tick_generator/tick_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dut_btn/u_tick_generator/r_tick_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/u_tick_generator/r_tick_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.254ns (48.067%)  route 0.274ns (51.933%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    dut_btn/u_tick_generator/CLK
    SLICE_X2Y29          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 f  dut_btn/u_tick_generator/r_tick_counter_reg[7]/Q
                         net (fo=2, routed)           0.108     1.741    dut_btn/u_tick_generator/r_tick_counter[7]
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.045     1.786 r  dut_btn/u_tick_generator/r_tick_counter[16]_i_5/O
                         net (fo=17, routed)          0.167     1.953    dut_btn/u_tick_generator/r_tick_counter[16]_i_5_n_0
    SLICE_X2Y30          LUT5 (Prop_lut5_I3_O)        0.045     1.998 r  dut_btn/u_tick_generator/r_tick_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.998    dut_btn/u_tick_generator/r_tick_counter_0[11]
    SLICE_X2Y30          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    dut_btn/u_tick_generator/CLK
    SLICE_X2Y30          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[11]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y30          FDCE (Hold_fdce_C_D)         0.120     1.604    dut_btn/u_tick_generator/r_tick_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 dut_btn/u_tick_generator/r_tick_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/u_tick_generator/r_tick_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.254ns (50.663%)  route 0.247ns (49.337%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    dut_btn/u_tick_generator/CLK
    SLICE_X2Y29          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 f  dut_btn/u_tick_generator/r_tick_counter_reg[7]/Q
                         net (fo=2, routed)           0.108     1.741    dut_btn/u_tick_generator/r_tick_counter[7]
    SLICE_X1Y30          LUT4 (Prop_lut4_I0_O)        0.045     1.786 r  dut_btn/u_tick_generator/r_tick_counter[16]_i_5/O
                         net (fo=17, routed)          0.140     1.925    dut_btn/u_tick_generator/r_tick_counter[16]_i_5_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I3_O)        0.045     1.970 r  dut_btn/u_tick_generator/r_tick_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.970    dut_btn/u_tick_generator/r_tick_counter_0[10]
    SLICE_X1Y30          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    dut_btn/u_tick_generator/CLK
    SLICE_X1Y30          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[10]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.092     1.576    dut_btn/u_tick_generator/r_tick_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dut_btn/u_tick_generator/r_tick_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/u_tick_generator/r_tick_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.254ns (49.317%)  route 0.261ns (50.683%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    dut_btn/u_tick_generator/CLK
    SLICE_X2Y29          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  dut_btn/u_tick_generator/r_tick_counter_reg[5]/Q
                         net (fo=2, routed)           0.109     1.742    dut_btn/u_tick_generator/r_tick_counter[5]
    SLICE_X1Y29          LUT4 (Prop_lut4_I3_O)        0.045     1.787 r  dut_btn/u_tick_generator/r_tick_counter[16]_i_2/O
                         net (fo=17, routed)          0.152     1.939    dut_btn/u_tick_generator/r_tick_counter[16]_i_2_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I0_O)        0.045     1.984 r  dut_btn/u_tick_generator/r_tick_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.984    dut_btn/u_tick_generator/r_tick_counter_0[5]
    SLICE_X2Y29          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    dut_btn/u_tick_generator/CLK
    SLICE_X2Y29          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[5]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.120     1.589    dut_btn/u_tick_generator/r_tick_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dut_btn/u_tick_generator/r_tick_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/u_tick_generator/r_tick_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.231ns (45.844%)  route 0.273ns (54.156%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.588     1.471    dut_btn/u_tick_generator/CLK
    SLICE_X1Y31          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  dut_btn/u_tick_generator/r_tick_counter_reg[13]/Q
                         net (fo=2, routed)           0.145     1.757    dut_btn/u_tick_generator/r_tick_counter[13]
    SLICE_X1Y31          LUT4 (Prop_lut4_I3_O)        0.045     1.802 r  dut_btn/u_tick_generator/r_tick_counter[16]_i_4/O
                         net (fo=17, routed)          0.128     1.930    dut_btn/u_tick_generator/r_tick_counter[16]_i_4_n_0
    SLICE_X1Y31          LUT5 (Prop_lut5_I2_O)        0.045     1.975 r  dut_btn/u_tick_generator/r_tick_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.975    dut_btn/u_tick_generator/r_tick_counter_0[16]
    SLICE_X1Y31          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.857     1.984    dut_btn/u_tick_generator/CLK
    SLICE_X1Y31          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[16]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y31          FDCE (Hold_fdce_C_D)         0.092     1.563    dut_btn/u_tick_generator/r_tick_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dut_btn/u_tick_generator/r_tick_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/u_tick_generator/r_tick_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.231ns (43.416%)  route 0.301ns (56.584%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    dut_btn/u_tick_generator/CLK
    SLICE_X1Y28          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  dut_btn/u_tick_generator/r_tick_counter_reg[1]/Q
                         net (fo=2, routed)           0.150     1.759    dut_btn/u_tick_generator/r_tick_counter[1]
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.045     1.804 r  dut_btn/u_tick_generator/r_tick_counter[16]_i_3/O
                         net (fo=17, routed)          0.151     1.955    dut_btn/u_tick_generator/r_tick_counter[16]_i_3_n_0
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.045     2.000 r  dut_btn/u_tick_generator/r_tick_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.000    dut_btn/u_tick_generator/r_tick_counter_0[3]
    SLICE_X1Y28          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    dut_btn/u_tick_generator/CLK
    SLICE_X1Y28          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y28          FDCE (Hold_fdce_C_D)         0.092     1.560    dut_btn/u_tick_generator/r_tick_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 dut_btn/u_tick_generator/r_tick_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/u_tick_generator/r_tick_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.358ns (66.288%)  route 0.182ns (33.712%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    dut_btn/u_tick_generator/CLK
    SLICE_X1Y29          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  dut_btn/u_tick_generator/r_tick_counter_reg[6]/Q
                         net (fo=2, routed)           0.069     1.679    dut_btn/u_tick_generator/r_tick_counter[6]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.789 r  dut_btn/u_tick_generator/r_tick_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.113     1.902    dut_btn/u_tick_generator/data0[6]
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.107     2.009 r  dut_btn/u_tick_generator/r_tick_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.009    dut_btn/u_tick_generator/r_tick_counter_0[6]
    SLICE_X1Y29          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    dut_btn/u_tick_generator/CLK
    SLICE_X1Y29          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[6]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y29          FDCE (Hold_fdce_C_D)         0.092     1.561    dut_btn/u_tick_generator/r_tick_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 dut_btn/u_tick_generator/r_tick_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut_btn/u_tick_generator/r_tick_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.231ns (41.687%)  route 0.323ns (58.313%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    dut_btn/u_tick_generator/CLK
    SLICE_X1Y28          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  dut_btn/u_tick_generator/r_tick_counter_reg[1]/Q
                         net (fo=2, routed)           0.150     1.759    dut_btn/u_tick_generator/r_tick_counter[1]
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.045     1.804 r  dut_btn/u_tick_generator/r_tick_counter[16]_i_3/O
                         net (fo=17, routed)          0.173     1.977    dut_btn/u_tick_generator/r_tick_counter[16]_i_3_n_0
    SLICE_X1Y28          LUT5 (Prop_lut5_I1_O)        0.045     2.022 r  dut_btn/u_tick_generator/r_tick_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.022    dut_btn/u_tick_generator/r_tick_counter_0[2]
    SLICE_X1Y28          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    dut_btn/u_tick_generator/CLK
    SLICE_X1Y28          FDCE                                         r  dut_btn/u_tick_generator/r_tick_counter_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y28          FDCE (Hold_fdce_C_D)         0.092     1.560    dut_btn/u_tick_generator/r_tick_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.462    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    dut_btn/o_clean_btn_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30    dut_btn/prev_btn_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29    dut_btn/u_tick_generator/r_tick_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y30    dut_btn/u_tick_generator/r_tick_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y30    dut_btn/u_tick_generator/r_tick_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y30    dut_btn/u_tick_generator/r_tick_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31    dut_btn/u_tick_generator/r_tick_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31    dut_btn/u_tick_generator/r_tick_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31    dut_btn/u_tick_generator/r_tick_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    dut_btn/o_clean_btn_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    dut_btn/o_clean_btn_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    dut_btn/prev_btn_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    dut_btn/prev_btn_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    dut_btn/u_tick_generator/r_tick_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    dut_btn/u_tick_generator/r_tick_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    dut_btn/u_tick_generator/r_tick_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    dut_btn/u_tick_generator/r_tick_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    dut_btn/u_tick_generator/r_tick_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    dut_btn/u_tick_generator/r_tick_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    dut_btn/o_clean_btn_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    dut_btn/o_clean_btn_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    dut_btn/prev_btn_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y30    dut_btn/prev_btn_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    dut_btn/u_tick_generator/r_tick_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29    dut_btn/u_tick_generator/r_tick_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    dut_btn/u_tick_generator/r_tick_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    dut_btn/u_tick_generator/r_tick_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    dut_btn/u_tick_generator/r_tick_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    dut_btn/u_tick_generator/r_tick_counter_reg[11]/C



