// Seed: 2019350147
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_4;
  assign id_4 = "" * 1;
  localparam id_5 = -1;
  id_6 :
  assert property (@(id_5) 1)
  else if (id_5) id_4 <= {1'd0 - id_3, id_2 + 1};
  genvar id_7;
  assign id_7[1'b0] = id_6;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output wire id_2,
    input wand id_3
    , id_14,
    input supply1 id_4,
    input wor id_5,
    output tri1 id_6,
    input supply1 id_7,
    output tri0 id_8,
    output supply0 id_9
    , id_15,
    input wire id_10,
    input wand id_11,
    input tri0 id_12
    , id_16
);
  assign id_2 = id_12;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15
  );
  assign modCall_1.id_4 = 0;
endmodule
