0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/ASUS/Documents/FPGA_mini_projects/Binary_to_7_Segment/Binary_to_7_Segment.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/ASUS/Documents/FPGA_mini_projects/Binary_to_7_Segment/Binary_to_7_Segment.srcs/sources_1/new/top.v,1744092262,verilog,,,,top,,,,,,,,
