

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Fri Apr  9 19:01:24 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dasd
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5| 25.000 ns | 25.000 ns |    5|    5|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+--------+---------+---------+-----------+-----------+-----+-----+----------+
        |                  |        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |     Instance     | Module |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------+--------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_BLOCK1_fu_52  |BLOCK1  |        2|        2| 10.000 ns | 10.000 ns |    3|    3| function |
        |grp_BLOCK0_fu_61  |BLOCK0  |        2|        2| 10.000 ns | 10.000 ns |    3|    3| function |
        +------------------+--------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        0|      -|      15|     48|    -|
|Instance         |        -|      -|      22|    145|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    128|    -|
|Register         |        -|      -|       7|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      44|    323|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------+---------+-------+----+----+-----+
    |     Instance     | Module | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------+--------+---------+-------+----+----+-----+
    |grp_BLOCK0_fu_61  |BLOCK0  |        0|      0|  11|  63|    0|
    |grp_BLOCK1_fu_52  |BLOCK1  |        0|      0|  11|  82|    0|
    +------------------+--------+---------+-------+----+----+-----+
    |Total             |        |        0|      0|  22| 145|    0|
    +------------------+--------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------+---------+---+----+-----+------+-----+---------+
    |            Name            | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------+---------+---+----+-----+------+-----+---------+
    |inst_tmp_V_data_0_V_fifo_U  |        0|  5|   0|    -|     3|    4|       12|
    |inst_tmp_V_data_1_V_fifo_U  |        0|  5|   0|    -|     3|    4|       12|
    |inst_tmp_V_data_2_V_fifo_U  |        0|  5|   0|    -|     3|    4|       12|
    +----------------------------+---------+---+----+-----+------+-----+---------+
    |Total                       |        0| 15|   0|    0|     9|   12|       36|
    +----------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  38|          7|    1|          7|
    |din_V_V_blk_n              |   9|          2|    1|          2|
    |din_V_V_read               |   9|          2|    1|          2|
    |dout_V_V_blk_n             |   9|          2|    1|          2|
    |dout_V_V_write             |   9|          2|    1|          2|
    |inst_tmp_V_data_0_V_read   |   9|          2|    1|          2|
    |inst_tmp_V_data_0_V_write  |   9|          2|    1|          2|
    |inst_tmp_V_data_1_V_read   |   9|          2|    1|          2|
    |inst_tmp_V_data_1_V_write  |   9|          2|    1|          2|
    |inst_tmp_V_data_2_V_read   |   9|          2|    1|          2|
    |inst_tmp_V_data_2_V_write  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 128|         27|   11|         27|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                      |  6|   0|    6|          0|
    |grp_BLOCK1_fu_52_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          |  7|   0|    7|          0|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      top     | return value |
|din_V_V_dout     |  in |    4|   ap_fifo  |    din_V_V   |    pointer   |
|din_V_V_empty_n  |  in |    1|   ap_fifo  |    din_V_V   |    pointer   |
|din_V_V_read     | out |    1|   ap_fifo  |    din_V_V   |    pointer   |
|dout_V_V_din     | out |    4|   ap_fifo  |   dout_V_V   |    pointer   |
|dout_V_V_full_n  |  in |    1|   ap_fifo  |   dout_V_V   |    pointer   |
|dout_V_V_write   | out |    1|   ap_fifo  |   dout_V_V   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

