 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 50000
        -capacitance
        -sort_by slack
Design : wrap
Version: R-2020.09-SP4
Date   : Thu Feb 22 09:58:33 2024
****************************************

Operating Conditions: tt_v1p2_25c   Library: scc55nll_hd_rvt_tt_v1p2_25c_basic
Wire Load Model Mode: top

  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 r
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 f
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 r
  U1670/ZN (INHDV1)                             0.00      0.02       0.27 f
  U3097/ZN (OAI21HDV2)                          0.01      0.18       0.45 r
  U3114/ZN (OAI22HDV0)                          0.00      0.08       0.53 f
  U2131/ZN (AOI21HDV0)                          0.00      0.06       0.59 r
  U3116/ZN (OAI21HDV2)                          0.00      0.04       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_35_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2702/ZN (NOR2HDV2)                           0.00      0.06       0.20 r
  U3162/ZN (OAI21HDV2)                          0.00      0.06       0.26 f
  U3163/ZN (AOI21HDV2)                          0.00      0.08       0.34 r
  U3166/ZN (OAI21HDV2)                          0.00      0.05       0.39 f
  U1862/ZN (AOI21HDV0)                          0.00      0.06       0.45 r
  U3170/ZN (OAI21HDV4)                          0.00      0.04       0.50 f
  U3172/ZN (AOI21HDV2)                          0.00      0.05       0.55 r
  U3217/Z (XOR2HDV0)                            0.00      0.08       0.63 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_35_/D (DRNQHDV0)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_35_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_34_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2702/ZN (NOR2HDV2)                           0.00      0.06       0.20 r
  U3162/ZN (OAI21HDV2)                          0.00      0.06       0.26 f
  U3163/ZN (AOI21HDV2)                          0.00      0.08       0.34 r
  U3166/ZN (OAI21HDV2)                          0.00      0.05       0.39 f
  U1862/ZN (AOI21HDV0)                          0.00      0.06       0.45 r
  U3170/ZN (OAI21HDV4)                          0.00      0.04       0.50 f
  U3176/ZN (AOI21HDV2)                          0.00      0.05       0.55 r
  U3177/Z (CLKXOR2HDV2)                         0.00      0.08       0.63 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_34_/D (DRNQHDV0)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_34_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U3611/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U2683/ZN (OAI21HDV2)                          0.00      0.04       0.45 f
  U2631/Z (BUFHDV4)                             0.01      0.06       0.52 f
  U3613/ZN (OAI222HDV1)                         0.00      0.07       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U2640/ZN (INHDV2)                             0.00      0.04       0.41 r
  U3612/ZN (OAI21HDV4)                          0.01      0.08       0.50 f
  U3726/ZN (OAI222HDV1)                         0.00      0.09       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 f
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 f
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 r
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 f
  U1670/ZN (INHDV1)                             0.00      0.03       0.28 r
  U1669/ZN (NAND2HDV2)                          0.00      0.04       0.32 f
  U2714/ZN (NOR2HDV2)                           0.00      0.06       0.38 r
  U2154/ZN (INHDV1)                             0.00      0.03       0.42 f
  U2637/ZN (OAI21HDV4)                          0.01      0.05       0.46 r
  U3575/ZN (INHDV2)                             0.01      0.07       0.53 f
  U2120/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3466/ZN (OAI211HDV0)                         0.00      0.05       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3636/ZN (OAI21HDV4)                          0.02      0.09       0.51 f
  U2632/ZN (OAI222HDV2)                         0.00      0.08       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U3535/ZN (OAI21HDV4)                          0.01      0.09       0.49 f
  U2939/ZN (OAI222HDV0)                         0.00      0.09       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.17       0.17 r
  U1674/ZN (CLKNHDV6)                           0.00      0.04       0.21 f
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.24 r
  U2344/ZN (INHDV3)                             0.00      0.02       0.26 f
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.29 r
  U3120/ZN (NOR2HDV4)                           0.00      0.02       0.31 f
  U2641/ZN (CLKNAND2HDV2)                       0.00      0.04       0.35 r
  U1656/ZN (CLKNHDV1)                           0.00      0.03       0.38 f
  U3122/ZN (AOI21HDV4)                          0.01      0.11       0.49 r
  U3728/ZN (AOI22HDV2)                          0.00      0.07       0.55 f
  U3730/ZN (OAI211HDV2)                         0.00      0.04       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2037/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U2343/ZN (OAI21HDV1)                          0.00      0.06       0.25 f
  U2627/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2626/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U1658/ZN (AOI21HDV2)                          0.00      0.06       0.42 r
  U2704/ZN (INHDV4)                             0.01      0.06       0.49 f
  U3213/ZN (AOI21HDV2)                          0.00      0.06       0.55 r
  U3065/Z (CLKXOR2HDV2)                         0.00      0.08       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U3534/ZN (NAND3HDV4)                          0.00      0.06       0.31 f
  U2629/Z (OR2HDV8)                             0.00      0.08       0.38 f
  U2628/ZN (AOI21HDV4)                          0.01      0.10       0.49 r
  U2630/ZN (INHDV3)                             0.00      0.03       0.52 f
  U2636/ZN (OAI222HDV2)                         0.00      0.06       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2037/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U2343/ZN (OAI21HDV1)                          0.00      0.06       0.25 f
  U2627/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2626/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U1658/ZN (AOI21HDV2)                          0.00      0.06       0.42 r
  U2704/ZN (INHDV4)                             0.01      0.06       0.49 f
  U3051/ZN (AOI21HDV2)                          0.00      0.06       0.55 r
  U3154/Z (XOR2HDV0)                            0.00      0.08       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2037/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U2343/ZN (OAI21HDV1)                          0.00      0.06       0.25 f
  U2627/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2626/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U1658/ZN (AOI21HDV2)                          0.00      0.06       0.42 r
  U2704/ZN (INHDV4)                             0.01      0.06       0.49 f
  U3195/ZN (AOI21HDV2)                          0.00      0.06       0.55 r
  U3056/Z (CLKXOR2HDV2)                         0.00      0.08       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2037/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U2343/ZN (OAI21HDV1)                          0.00      0.06       0.25 f
  U2627/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2626/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U1658/ZN (AOI21HDV2)                          0.00      0.06       0.42 r
  U2704/ZN (INHDV4)                             0.01      0.06       0.49 f
  U3211/ZN (AOI21HDV2)                          0.00      0.06       0.55 r
  U3064/Z (CLKXOR2HDV2)                         0.00      0.08       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2037/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U2343/ZN (OAI21HDV1)                          0.00      0.06       0.25 f
  U2627/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2626/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U1658/ZN (AOI21HDV2)                          0.00      0.06       0.42 r
  U2704/ZN (INHDV4)                             0.01      0.06       0.49 f
  U2758/ZN (AOI21HDV2)                          0.00      0.06       0.55 r
  U2757/Z (CLKXOR2HDV2)                         0.00      0.08       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_29_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2037/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U2343/ZN (OAI21HDV1)                          0.00      0.06       0.25 f
  U2627/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2626/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U1658/ZN (AOI21HDV2)                          0.00      0.06       0.42 r
  U2704/ZN (INHDV4)                             0.01      0.06       0.49 f
  U3200/ZN (AOI21HDV2)                          0.00      0.06       0.55 r
  U3058/Z (CLKXOR2HDV2)                         0.00      0.08       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2037/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U2343/ZN (OAI21HDV1)                          0.00      0.06       0.25 f
  U2627/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2626/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U1658/ZN (AOI21HDV2)                          0.00      0.06       0.42 r
  U2704/ZN (INHDV4)                             0.01      0.06       0.49 f
  U3208/ZN (AOI21HDV2)                          0.00      0.06       0.55 r
  U3062/Z (CLKXOR2HDV2)                         0.00      0.08       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2037/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U2343/ZN (OAI21HDV1)                          0.00      0.06       0.25 f
  U2627/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2626/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U1658/ZN (AOI21HDV2)                          0.00      0.06       0.42 r
  U2704/ZN (INHDV4)                             0.01      0.06       0.49 f
  U3206/ZN (AOI21HDV2)                          0.00      0.06       0.55 r
  U3061/Z (CLKXOR2HDV2)                         0.00      0.08       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2037/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U2343/ZN (OAI21HDV1)                          0.00      0.06       0.25 f
  U2627/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2626/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U1658/ZN (AOI21HDV2)                          0.00      0.06       0.42 r
  U2704/ZN (INHDV4)                             0.01      0.06       0.49 f
  U3055/ZN (AOI21HDV2)                          0.00      0.06       0.55 r
  U3054/Z (CLKXOR2HDV2)                         0.00      0.08       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2037/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U2343/ZN (OAI21HDV1)                          0.00      0.06       0.25 f
  U2627/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2626/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U1658/ZN (AOI21HDV2)                          0.00      0.06       0.42 r
  U2704/ZN (INHDV4)                             0.01      0.06       0.49 f
  U3088/ZN (AOI21HDV2)                          0.00      0.06       0.55 r
  U3046/Z (CLKXOR2HDV2)                         0.00      0.08       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_31_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_31_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2037/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U2343/ZN (OAI21HDV1)                          0.00      0.06       0.25 f
  U2627/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2626/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U1658/ZN (AOI21HDV2)                          0.00      0.06       0.42 r
  U2704/ZN (INHDV4)                             0.01      0.06       0.49 f
  U3049/ZN (AOI21HDV2)                          0.00      0.06       0.55 r
  U3048/Z (CLKXOR2HDV2)                         0.00      0.08       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_30_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_30_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_32_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2037/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U2343/ZN (OAI21HDV1)                          0.00      0.06       0.25 f
  U2627/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2626/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U1658/ZN (AOI21HDV2)                          0.00      0.06       0.42 r
  U2704/ZN (INHDV4)                             0.01      0.06       0.49 f
  U3045/ZN (AOI21HDV2)                          0.00      0.06       0.55 r
  U3044/Z (CLKXOR2HDV2)                         0.00      0.08       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_32_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_32_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2037/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U2343/ZN (OAI21HDV1)                          0.00      0.06       0.25 f
  U2627/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2626/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U1658/ZN (AOI21HDV2)                          0.00      0.06       0.42 r
  U2704/ZN (INHDV4)                             0.01      0.06       0.49 f
  U3053/ZN (AOI21HDV2)                          0.00      0.06       0.55 r
  U3052/Z (CLKXOR2HDV2)                         0.00      0.08       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2037/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U2343/ZN (OAI21HDV1)                          0.00      0.06       0.25 f
  U2627/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2626/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U1658/ZN (AOI21HDV2)                          0.00      0.06       0.42 r
  U2704/ZN (INHDV4)                             0.01      0.06       0.49 f
  U3203/ZN (AOI21HDV2)                          0.00      0.06       0.55 r
  U3059/Z (CLKXOR2HDV2)                         0.00      0.08       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2037/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U2343/ZN (OAI21HDV1)                          0.00      0.06       0.25 f
  U2627/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2626/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U1658/ZN (AOI21HDV2)                          0.00      0.06       0.42 r
  U2704/ZN (INHDV4)                             0.01      0.06       0.49 f
  U3214/ZN (AOI21HDV2)                          0.00      0.06       0.55 r
  U3067/Z (CLKXOR2HDV2)                         0.00      0.08       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U2640/ZN (INHDV2)                             0.00      0.04       0.41 r
  U3625/ZN (AOI21HDV2)                          0.00      0.02       0.43 f
  U1653/Z (BUFHDV4)                             0.01      0.08       0.51 f
  U2624/ZN (INHDV2)                             0.00      0.03       0.54 r
  U2623/ZN (OAI222HDV2)                         0.00      0.07       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 r
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 f
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 r
  U1670/ZN (INHDV1)                             0.00      0.02       0.27 f
  U3097/ZN (OAI21HDV2)                          0.01      0.18       0.45 r
  U3027/ZN (OAI22HDV0)                          0.00      0.08       0.53 f
  U3590/ZN (AOI21HDV2)                          0.00      0.05       0.58 r
  U3591/ZN (OAI21HDV2)                          0.00      0.04       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 r
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 f
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 r
  U1670/ZN (INHDV1)                             0.00      0.02       0.27 f
  U3097/ZN (OAI21HDV2)                          0.01      0.18       0.45 r
  U2961/ZN (OAI22HDV0)                          0.00      0.08       0.53 f
  U3553/ZN (AOI21HDV2)                          0.00      0.05       0.58 r
  U3554/ZN (OAI21HDV2)                          0.00      0.04       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 r
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 f
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 r
  U1670/ZN (INHDV1)                             0.00      0.02       0.27 f
  U3097/ZN (OAI21HDV2)                          0.01      0.18       0.45 r
  U3099/ZN (OAI22HDV0)                          0.00      0.08       0.53 f
  U3100/ZN (AOI21HDV2)                          0.00      0.05       0.58 r
  U3101/ZN (OAI21HDV2)                          0.00      0.04       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 r
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 f
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 r
  U1670/ZN (INHDV1)                             0.00      0.02       0.27 f
  U3097/ZN (OAI21HDV2)                          0.01      0.18       0.45 r
  U3104/ZN (OAI22HDV0)                          0.00      0.08       0.53 f
  U3105/ZN (AOI21HDV2)                          0.00      0.05       0.58 r
  U3106/ZN (OAI21HDV2)                          0.00      0.04       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 r
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 f
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 r
  U1670/ZN (INHDV1)                             0.00      0.02       0.27 f
  U3097/ZN (OAI21HDV2)                          0.01      0.18       0.45 r
  U3109/ZN (OAI22HDV0)                          0.00      0.08       0.53 f
  U3110/ZN (AOI21HDV2)                          0.00      0.05       0.58 r
  U3111/ZN (OAI21HDV2)                          0.00      0.04       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U3534/ZN (NAND3HDV4)                          0.00      0.06       0.31 f
  U2629/Z (OR2HDV8)                             0.00      0.08       0.38 f
  U2633/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3592/ZN (OAI21HDV4)                          0.00      0.04       0.46 f
  U1741/Z (BUFHDV8)                             0.01      0.06       0.52 f
  U2634/ZN (OAI222HDV1)                         0.00      0.07       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U3534/ZN (NAND3HDV4)                          0.00      0.06       0.31 f
  U2629/Z (OR2HDV8)                             0.00      0.08       0.38 f
  U1752/ZN (CLKNHDV1)                           0.00      0.02       0.41 r
  U3536/ZN (AOI21HDV4)                          0.01      0.03       0.43 f
  U1647/ZN (INHDV2)                             0.01      0.07       0.51 r
  U2933/ZN (OAI222HDV0)                         0.00      0.10       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 r
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 f
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 r
  U1670/ZN (INHDV1)                             0.00      0.02       0.27 f
  U3097/ZN (OAI21HDV2)                          0.01      0.18       0.45 r
  U2759/ZN (OAI22HDV0)                          0.00      0.08       0.53 f
  U3549/ZN (IAO21HDV2)                          0.00      0.05       0.59 r
  U3550/ZN (OAI21HDV2)                          0.00      0.03       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 r
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 f
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 r
  U1670/ZN (INHDV1)                             0.00      0.02       0.27 f
  U3097/ZN (OAI21HDV2)                          0.01      0.18       0.45 r
  U3132/ZN (OAI22HDV0)                          0.00      0.08       0.53 f
  U2450/ZN (AOI21HDV0)                          0.00      0.06       0.59 r
  U3134/ZN (IOA21HDV2)                          0.00      0.03       0.62 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2641/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U1656/ZN (CLKNHDV1)                           0.00      0.03       0.41 r
  U3122/ZN (AOI21HDV4)                          0.01      0.08       0.48 f
  U3728/ZN (AOI22HDV2)                          0.00      0.08       0.56 r
  U3729/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U3611/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U2683/ZN (OAI21HDV2)                          0.00      0.04       0.45 f
  U2631/Z (BUFHDV4)                             0.01      0.06       0.52 f
  U2905/ZN (OAI222HDV0)                         0.00      0.06       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U3525/ZN (OAI21HDV2)                          0.01      0.08       0.42 r
  U2043/ZN (INHDV0)                             0.01      0.10       0.52 f
  U2398/ZN (CLKNAND2HDV0)                       0.00      0.04       0.56 r
  U3568/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U1739/ZN (INHDV2)                             0.00      0.02       0.44 f
  U1657/ZN (OAI21HDV2)                          0.00      0.03       0.47 r
  U1652/ZN (INHDV4)                             0.01      0.06       0.53 f
  U2468/ZN (CLKNAND2HDV0)                       0.00      0.04       0.57 r
  U3618/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U1739/ZN (INHDV2)                             0.00      0.02       0.44 f
  U1657/ZN (OAI21HDV2)                          0.00      0.03       0.47 r
  U1652/ZN (INHDV4)                             0.01      0.06       0.53 f
  U2658/ZN (CLKNAND2HDV0)                       0.00      0.04       0.57 r
  U3670/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2641/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U1656/ZN (CLKNHDV1)                           0.00      0.03       0.41 r
  U3122/ZN (AOI21HDV4)                          0.01      0.08       0.48 f
  U3614/ZN (AOI22HDV2)                          0.00      0.08       0.56 r
  U3619/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2641/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U1656/ZN (CLKNHDV1)                           0.00      0.03       0.41 r
  U3122/ZN (AOI21HDV4)                          0.01      0.08       0.48 f
  U3654/ZN (AOI22HDV2)                          0.00      0.08       0.56 r
  U3656/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2641/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U1656/ZN (CLKNHDV1)                           0.00      0.03       0.41 r
  U3122/ZN (AOI21HDV4)                          0.01      0.08       0.48 f
  U3650/ZN (AOI22HDV2)                          0.00      0.08       0.56 r
  U3658/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2641/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U1656/ZN (CLKNHDV1)                           0.00      0.03       0.41 r
  U3122/ZN (AOI21HDV4)                          0.01      0.08       0.48 f
  U3652/ZN (AOI22HDV2)                          0.00      0.08       0.56 r
  U3666/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2641/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U1656/ZN (CLKNHDV1)                           0.00      0.03       0.41 r
  U3122/ZN (AOI21HDV4)                          0.01      0.08       0.48 f
  U3704/ZN (AOI22HDV2)                          0.00      0.08       0.56 r
  U3706/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2641/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U1656/ZN (CLKNHDV1)                           0.00      0.03       0.41 r
  U3122/ZN (AOI21HDV4)                          0.01      0.08       0.48 f
  U3702/ZN (AOI22HDV2)                          0.00      0.08       0.56 r
  U3708/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2641/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U1656/ZN (CLKNHDV1)                           0.00      0.03       0.41 r
  U3122/ZN (AOI21HDV4)                          0.01      0.08       0.48 f
  U3123/ZN (AOI22HDV2)                          0.00      0.08       0.56 r
  U3126/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2641/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U1656/ZN (CLKNHDV1)                           0.00      0.03       0.41 r
  U3122/ZN (AOI21HDV4)                          0.01      0.08       0.48 f
  U3614/ZN (AOI22HDV2)                          0.00      0.08       0.56 r
  U3615/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2641/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U1656/ZN (CLKNHDV1)                           0.00      0.03       0.41 r
  U3122/ZN (AOI21HDV4)                          0.01      0.08       0.48 f
  U3654/ZN (AOI22HDV2)                          0.00      0.08       0.56 r
  U3655/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2641/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U1656/ZN (CLKNHDV1)                           0.00      0.03       0.41 r
  U3122/ZN (AOI21HDV4)                          0.01      0.08       0.48 f
  U3650/ZN (AOI22HDV2)                          0.00      0.08       0.56 r
  U3651/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2641/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U1656/ZN (CLKNHDV1)                           0.00      0.03       0.41 r
  U3122/ZN (AOI21HDV4)                          0.01      0.08       0.48 f
  U3652/ZN (AOI22HDV2)                          0.00      0.08       0.56 r
  U3653/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2641/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U1656/ZN (CLKNHDV1)                           0.00      0.03       0.41 r
  U3122/ZN (AOI21HDV4)                          0.01      0.08       0.48 f
  U3704/ZN (AOI22HDV2)                          0.00      0.08       0.56 r
  U3705/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2641/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U1656/ZN (CLKNHDV1)                           0.00      0.03       0.41 r
  U3122/ZN (AOI21HDV4)                          0.01      0.08       0.48 f
  U3702/ZN (AOI22HDV2)                          0.00      0.08       0.56 r
  U3703/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2641/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U1656/ZN (CLKNHDV1)                           0.00      0.03       0.41 r
  U3122/ZN (AOI21HDV4)                          0.01      0.08       0.48 f
  U3123/ZN (AOI22HDV2)                          0.00      0.08       0.56 r
  U3727/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 f
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 f
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 r
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 f
  U1670/ZN (INHDV1)                             0.00      0.03       0.28 r
  U1669/ZN (NAND2HDV2)                          0.00      0.04       0.32 f
  U2714/ZN (NOR2HDV2)                           0.00      0.06       0.38 r
  U2154/ZN (INHDV1)                             0.00      0.03       0.42 f
  U2637/ZN (OAI21HDV4)                          0.01      0.05       0.46 r
  U3575/ZN (INHDV2)                             0.01      0.07       0.53 f
  U2129/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3587/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U3525/ZN (OAI21HDV2)                          0.01      0.08       0.42 r
  U2043/ZN (INHDV0)                             0.01      0.10       0.52 f
  U2153/ZN (NAND2HDV1)                          0.00      0.04       0.55 r
  U3050/ZN (OAI211HDV0)                         0.00      0.06       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U3525/ZN (OAI21HDV2)                          0.01      0.08       0.42 r
  U2043/ZN (INHDV0)                             0.01      0.10       0.52 f
  U2150/ZN (NAND2HDV1)                          0.00      0.04       0.55 r
  U3128/ZN (OAI211HDV0)                         0.00      0.06       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 f
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 f
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 r
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 f
  U1670/ZN (INHDV1)                             0.00      0.03       0.28 r
  U1669/ZN (NAND2HDV2)                          0.00      0.04       0.32 f
  U2714/ZN (NOR2HDV2)                           0.00      0.06       0.38 r
  U2154/ZN (INHDV1)                             0.00      0.03       0.42 f
  U2637/ZN (OAI21HDV4)                          0.01      0.05       0.46 r
  U3575/ZN (INHDV2)                             0.01      0.07       0.53 f
  U3579/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3580/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 f
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 f
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 r
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 f
  U1670/ZN (INHDV1)                             0.00      0.03       0.28 r
  U1669/ZN (NAND2HDV2)                          0.00      0.04       0.32 f
  U2714/ZN (NOR2HDV2)                           0.00      0.06       0.38 r
  U2154/ZN (INHDV1)                             0.00      0.03       0.42 f
  U2637/ZN (OAI21HDV4)                          0.01      0.05       0.46 r
  U3575/ZN (INHDV2)                             0.01      0.07       0.53 f
  U2124/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3582/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 f
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 f
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 r
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 f
  U1670/ZN (INHDV1)                             0.00      0.03       0.28 r
  U1669/ZN (NAND2HDV2)                          0.00      0.04       0.32 f
  U2714/ZN (NOR2HDV2)                           0.00      0.06       0.38 r
  U2154/ZN (INHDV1)                             0.00      0.03       0.42 f
  U2637/ZN (OAI21HDV4)                          0.01      0.05       0.46 r
  U3575/ZN (INHDV2)                             0.01      0.07       0.53 f
  U2121/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3576/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 f
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 f
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 r
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 f
  U1670/ZN (INHDV1)                             0.00      0.03       0.28 r
  U1669/ZN (NAND2HDV2)                          0.00      0.04       0.32 f
  U2714/ZN (NOR2HDV2)                           0.00      0.06       0.38 r
  U2154/ZN (INHDV1)                             0.00      0.03       0.42 f
  U2637/ZN (OAI21HDV4)                          0.01      0.05       0.46 r
  U3575/ZN (INHDV2)                             0.01      0.07       0.53 f
  U2123/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3584/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 f
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 f
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 r
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 f
  U1670/ZN (INHDV1)                             0.00      0.03       0.28 r
  U1669/ZN (NAND2HDV2)                          0.00      0.04       0.32 f
  U2714/ZN (NOR2HDV2)                           0.00      0.06       0.38 r
  U2154/ZN (INHDV1)                             0.00      0.03       0.42 f
  U2637/ZN (OAI21HDV4)                          0.01      0.05       0.46 r
  U3575/ZN (INHDV2)                             0.01      0.07       0.53 f
  U2128/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3577/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 f
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 f
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 r
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 f
  U1670/ZN (INHDV1)                             0.00      0.03       0.28 r
  U1669/ZN (NAND2HDV2)                          0.00      0.04       0.32 f
  U2714/ZN (NOR2HDV2)                           0.00      0.06       0.38 r
  U2154/ZN (INHDV1)                             0.00      0.03       0.42 f
  U2637/ZN (OAI21HDV4)                          0.01      0.05       0.46 r
  U3575/ZN (INHDV2)                             0.01      0.07       0.53 f
  U2130/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3586/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3636/ZN (OAI21HDV4)                          0.02      0.09       0.51 f
  U2132/ZN (OAI211HDV1)                         0.00      0.08       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U2161/ZN (INHDV1)                             0.00      0.03       0.43 f
  U2738/ZN (OAI21HDV2)                          0.00      0.04       0.46 r
  U1737/ZN (INHDV4)                             0.01      0.06       0.52 f
  U2347/ZN (CLKNAND2HDV0)                       0.00      0.04       0.55 r
  U1691/ZN (OAI211HDV0)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U3611/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3620/Z (OA21HDV2)                            0.01      0.10       0.51 r
  U3674/ZN (NAND2HDV0)                          0.00      0.04       0.55 f
  U3588/ZN (OAI211HDV0)                         0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U2161/ZN (INHDV1)                             0.00      0.03       0.43 f
  U2738/ZN (OAI21HDV2)                          0.00      0.04       0.46 r
  U1737/ZN (INHDV4)                             0.01      0.06       0.52 f
  U1707/ZN (NAND2HDV0)                          0.00      0.03       0.55 r
  U1687/ZN (OAI211HDV0)                         0.00      0.06       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U1739/ZN (INHDV2)                             0.00      0.02       0.44 f
  U1657/ZN (OAI21HDV2)                          0.00      0.03       0.47 r
  U1652/ZN (INHDV4)                             0.01      0.06       0.53 f
  U2115/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3731/ZN (OAI211HDV2)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U2161/ZN (INHDV1)                             0.00      0.03       0.43 f
  U2738/ZN (OAI21HDV2)                          0.00      0.04       0.46 r
  U1737/ZN (INHDV4)                             0.01      0.06       0.52 f
  U1718/ZN (NAND2HDV0)                          0.00      0.03       0.55 r
  U1686/ZN (OAI211HDV0)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3636/ZN (OAI21HDV4)                          0.02      0.09       0.51 f
  U3565/ZN (OAI211HDV0)                         0.00      0.08       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U1739/ZN (INHDV2)                             0.00      0.02       0.44 f
  U1657/ZN (OAI21HDV2)                          0.00      0.03       0.47 r
  U1652/ZN (INHDV4)                             0.01      0.06       0.53 f
  U3037/ZN (NAND2HDV0)                          0.00      0.03       0.56 r
  U3623/ZN (OAI211HDV2)                         0.00      0.04       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U2161/ZN (INHDV1)                             0.00      0.03       0.43 f
  U2738/ZN (OAI21HDV2)                          0.00      0.04       0.46 r
  U1737/ZN (INHDV4)                             0.01      0.06       0.52 f
  U1714/ZN (NAND2HDV0)                          0.00      0.03       0.55 r
  U1681/ZN (OAI211HDV0)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U2161/ZN (INHDV1)                             0.00      0.03       0.43 f
  U2738/ZN (OAI21HDV2)                          0.00      0.04       0.46 r
  U1737/ZN (INHDV4)                             0.01      0.06       0.52 f
  U1705/ZN (NAND2HDV0)                          0.00      0.03       0.55 r
  U1692/ZN (OAI211HDV0)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U2161/ZN (INHDV1)                             0.00      0.03       0.43 f
  U2738/ZN (OAI21HDV2)                          0.00      0.04       0.46 r
  U1737/ZN (INHDV4)                             0.01      0.06       0.52 f
  U1703/ZN (NAND2HDV0)                          0.00      0.03       0.55 r
  U1685/ZN (OAI211HDV0)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U2161/ZN (INHDV1)                             0.00      0.03       0.43 f
  U2738/ZN (OAI21HDV2)                          0.00      0.04       0.46 r
  U1737/ZN (INHDV4)                             0.01      0.06       0.52 f
  U1706/ZN (NAND2HDV0)                          0.00      0.03       0.55 r
  U1693/ZN (OAI211HDV0)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U3611/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3620/Z (OA21HDV2)                            0.01      0.10       0.51 r
  U3667/ZN (NAND2HDV0)                          0.00      0.04       0.55 f
  U3091/ZN (OAI211HDV2)                         0.00      0.03       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U3611/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3620/Z (OA21HDV2)                            0.01      0.10       0.51 r
  U3713/ZN (NAND2HDV0)                          0.00      0.04       0.55 f
  U3089/ZN (OAI211HDV2)                         0.00      0.03       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U1739/ZN (INHDV2)                             0.00      0.02       0.44 f
  U1657/ZN (OAI21HDV2)                          0.00      0.03       0.47 r
  U1652/ZN (INHDV4)                             0.01      0.06       0.53 f
  U3629/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3631/ZN (OAI211HDV2)                         0.00      0.04       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 r
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 f
  U2409/ZN (OAI21HDV0)                          0.01      0.17       0.39 r
  U2650/ZN (INHDV2)                             0.00      0.09       0.48 f
  U3732/ZN (AOI22HDV0)                          0.00      0.06       0.54 r
  U3733/ZN (OAI211HDV0)                         0.00      0.06       0.60 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 r
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 f
  U2409/ZN (OAI21HDV0)                          0.01      0.17       0.39 r
  U2650/ZN (INHDV2)                             0.00      0.09       0.48 f
  U3742/ZN (AOI22HDV0)                          0.00      0.06       0.54 r
  U3743/ZN (OAI211HDV0)                         0.00      0.06       0.60 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 r
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 f
  U2409/ZN (OAI21HDV0)                          0.01      0.17       0.39 r
  U2650/ZN (INHDV2)                             0.00      0.09       0.48 f
  U3740/ZN (AOI22HDV0)                          0.00      0.06       0.54 r
  U3741/ZN (OAI211HDV0)                         0.00      0.06       0.60 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 r
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 f
  U2409/ZN (OAI21HDV0)                          0.01      0.17       0.39 r
  U2650/ZN (INHDV2)                             0.00      0.09       0.48 f
  U3738/ZN (AOI22HDV0)                          0.00      0.06       0.54 r
  U3739/ZN (OAI211HDV0)                         0.00      0.06       0.60 f
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 r
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 f
  U2409/ZN (OAI21HDV0)                          0.01      0.17       0.39 r
  U2650/ZN (INHDV2)                             0.00      0.09       0.48 f
  U3736/ZN (AOI22HDV0)                          0.00      0.06       0.54 r
  U3737/ZN (OAI211HDV0)                         0.00      0.06       0.60 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 r
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 f
  U2409/ZN (OAI21HDV0)                          0.01      0.17       0.39 r
  U2650/ZN (INHDV2)                             0.00      0.09       0.48 f
  U3734/ZN (AOI22HDV0)                          0.00      0.06       0.54 r
  U3735/ZN (OAI211HDV0)                         0.00      0.06       0.60 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U1739/ZN (INHDV2)                             0.00      0.02       0.44 f
  U1657/ZN (OAI21HDV2)                          0.00      0.03       0.47 r
  U1652/ZN (INHDV4)                             0.01      0.06       0.53 f
  U2097/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3660/ZN (OAI211HDV2)                         0.00      0.04       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U3525/ZN (OAI21HDV2)                          0.01      0.08       0.42 r
  U2043/ZN (INHDV0)                             0.01      0.10       0.52 f
  U2157/ZN (NAND2HDV1)                          0.00      0.04       0.55 r
  U2145/ZN (OAI211HDV1)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U3525/ZN (OAI21HDV2)                          0.01      0.08       0.42 r
  U2043/ZN (INHDV0)                             0.01      0.10       0.52 f
  U2151/ZN (NAND2HDV1)                          0.00      0.04       0.55 r
  U2139/ZN (OAI211HDV1)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U3525/ZN (OAI21HDV2)                          0.01      0.08       0.42 r
  U2043/ZN (INHDV0)                             0.01      0.10       0.52 f
  U2147/ZN (NAND2HDV1)                          0.00      0.04       0.55 r
  U2143/ZN (OAI211HDV1)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U1739/ZN (INHDV2)                             0.00      0.02       0.44 f
  U1657/ZN (OAI21HDV2)                          0.00      0.03       0.47 r
  U1652/ZN (INHDV4)                             0.01      0.06       0.53 f
  U2103/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U2959/ZN (OAI211HDV2)                         0.00      0.04       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U1739/ZN (INHDV2)                             0.00      0.02       0.44 f
  U1657/ZN (OAI21HDV2)                          0.00      0.03       0.47 r
  U1652/ZN (INHDV4)                             0.01      0.06       0.53 f
  U2107/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3665/ZN (OAI211HDV2)                         0.00      0.04       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U1739/ZN (INHDV2)                             0.00      0.02       0.44 f
  U1657/ZN (OAI21HDV2)                          0.00      0.03       0.47 r
  U1652/ZN (INHDV4)                             0.01      0.06       0.53 f
  U2098/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3678/ZN (OAI211HDV2)                         0.00      0.04       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U1739/ZN (INHDV2)                             0.00      0.02       0.44 f
  U1657/ZN (OAI21HDV2)                          0.00      0.03       0.47 r
  U1652/ZN (INHDV4)                             0.01      0.06       0.53 f
  U2104/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3710/ZN (OAI211HDV2)                         0.00      0.04       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U3525/ZN (OAI21HDV2)                          0.01      0.08       0.42 r
  U2043/ZN (INHDV0)                             0.01      0.10       0.52 f
  U2152/ZN (NAND2HDV1)                          0.00      0.04       0.55 r
  U2146/ZN (OAI211HDV1)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U3525/ZN (OAI21HDV2)                          0.01      0.08       0.42 r
  U2043/ZN (INHDV0)                             0.01      0.10       0.52 f
  U2148/ZN (NAND2HDV1)                          0.00      0.04       0.55 r
  U2140/ZN (OAI211HDV1)                         0.00      0.05       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U3611/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3620/Z (OA21HDV2)                            0.01      0.10       0.51 r
  U3627/ZN (NAND2HDV0)                          0.00      0.04       0.55 f
  U3628/ZN (OAI211HDV2)                         0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U3611/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3620/Z (OA21HDV2)                            0.01      0.10       0.51 r
  U3689/ZN (NAND2HDV0)                          0.00      0.04       0.55 f
  U3691/ZN (OAI211HDV2)                         0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U3611/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3620/Z (OA21HDV2)                            0.01      0.10       0.51 r
  U3638/ZN (NAND2HDV0)                          0.00      0.04       0.55 f
  U3023/ZN (OAI211HDV2)                         0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U1739/ZN (INHDV2)                             0.00      0.02       0.44 f
  U1657/ZN (OAI21HDV2)                          0.00      0.03       0.47 r
  U1652/ZN (INHDV4)                             0.01      0.06       0.53 f
  U2108/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3663/ZN (OAI211HDV2)                         0.00      0.04       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U1739/ZN (INHDV2)                             0.00      0.02       0.44 f
  U1657/ZN (OAI21HDV2)                          0.00      0.03       0.47 r
  U1652/ZN (INHDV4)                             0.01      0.06       0.53 f
  U2092/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3712/ZN (OAI211HDV2)                         0.00      0.04       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U3611/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3620/Z (OA21HDV2)                            0.01      0.10       0.51 r
  U3621/ZN (NAND2HDV0)                          0.00      0.04       0.55 f
  U2796/ZN (OAI211HDV2)                         0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U1739/ZN (INHDV2)                             0.00      0.02       0.44 f
  U1657/ZN (OAI21HDV2)                          0.00      0.03       0.47 r
  U1652/ZN (INHDV4)                             0.01      0.06       0.53 f
  U2102/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3036/ZN (OAI211HDV2)                         0.00      0.04       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U2161/ZN (INHDV1)                             0.00      0.03       0.43 f
  U2738/ZN (OAI21HDV2)                          0.00      0.04       0.46 r
  U1737/ZN (INHDV4)                             0.01      0.06       0.52 f
  U3557/ZN (NAND2HDV1)                          0.00      0.03       0.55 r
  U1682/ZN (OAI211HDV0)                         0.00      0.05       0.60 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U1739/ZN (INHDV2)                             0.00      0.02       0.44 f
  U1657/ZN (OAI21HDV2)                          0.00      0.03       0.47 r
  U1652/ZN (INHDV4)                             0.01      0.06       0.53 f
  U2093/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3635/ZN (OAI211HDV2)                         0.00      0.04       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U3611/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3620/Z (OA21HDV2)                            0.01      0.10       0.51 r
  U2587/ZN (CLKNAND2HDV0)                       0.00      0.04       0.55 f
  U2960/ZN (OAI211HDV2)                         0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U1739/ZN (INHDV2)                             0.00      0.02       0.44 f
  U1657/ZN (OAI21HDV2)                          0.00      0.03       0.47 r
  U1652/ZN (INHDV4)                             0.01      0.06       0.53 f
  U2113/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3715/ZN (OAI211HDV2)                         0.00      0.04       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U1739/ZN (INHDV2)                             0.00      0.02       0.44 f
  U1657/ZN (OAI21HDV2)                          0.00      0.03       0.47 r
  U1652/ZN (INHDV4)                             0.01      0.06       0.53 f
  U2106/ZN (NAND2HDV1)                          0.00      0.03       0.56 r
  U3684/ZN (OAI211HDV2)                         0.00      0.04       0.61 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U2161/ZN (INHDV1)                             0.00      0.03       0.43 f
  U2738/ZN (OAI21HDV2)                          0.00      0.04       0.46 r
  U1737/ZN (INHDV4)                             0.01      0.06       0.52 f
  U1716/ZN (NAND2HDV0)                          0.00      0.03       0.55 r
  U1697/ZN (OAI211HDV0)                         0.00      0.05       0.60 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3636/ZN (OAI21HDV4)                          0.02      0.09       0.51 f
  U2133/ZN (OAI211HDV1)                         0.00      0.08       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3636/ZN (OAI21HDV4)                          0.02      0.09       0.51 f
  U2118/ZN (OAI211HDV1)                         0.00      0.07       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3636/ZN (OAI21HDV4)                          0.02      0.09       0.51 f
  U2119/ZN (OAI211HDV1)                         0.00      0.07       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3636/ZN (OAI21HDV4)                          0.02      0.09       0.51 f
  U2127/ZN (OAI211HDV1)                         0.00      0.07       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3636/ZN (OAI21HDV4)                          0.02      0.09       0.51 f
  U2126/ZN (OAI211HDV1)                         0.00      0.07       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3636/ZN (OAI21HDV4)                          0.02      0.09       0.51 f
  U2122/ZN (OAI211HDV1)                         0.00      0.07       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U2161/ZN (INHDV1)                             0.00      0.03       0.43 f
  U2738/ZN (OAI21HDV2)                          0.00      0.04       0.46 r
  U1737/ZN (INHDV4)                             0.01      0.06       0.52 f
  U1709/ZN (NAND2HDV0)                          0.00      0.03       0.55 r
  U2125/ZN (OAI211HDV1)                         0.00      0.05       0.60 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U2161/ZN (INHDV1)                             0.00      0.03       0.43 f
  U2738/ZN (OAI21HDV2)                          0.00      0.04       0.46 r
  U1737/ZN (INHDV4)                             0.01      0.06       0.52 f
  U1719/ZN (NAND2HDV0)                          0.00      0.03       0.55 r
  U1698/ZN (OAI211HDV0)                         0.00      0.05       0.60 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U2161/ZN (INHDV1)                             0.00      0.03       0.43 f
  U2738/ZN (OAI21HDV2)                          0.00      0.04       0.46 r
  U1737/ZN (INHDV4)                             0.01      0.06       0.52 f
  U1721/ZN (NAND2HDV0)                          0.00      0.03       0.55 r
  U1690/ZN (OAI211HDV0)                         0.00      0.05       0.60 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U2161/ZN (INHDV1)                             0.00      0.03       0.43 f
  U2738/ZN (OAI21HDV2)                          0.00      0.04       0.46 r
  U1737/ZN (INHDV4)                             0.01      0.06       0.52 f
  U1713/ZN (NAND2HDV0)                          0.00      0.03       0.55 r
  U1696/ZN (OAI211HDV0)                         0.00      0.05       0.60 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U2161/ZN (INHDV1)                             0.00      0.03       0.43 f
  U2738/ZN (OAI21HDV2)                          0.00      0.04       0.46 r
  U1737/ZN (INHDV4)                             0.01      0.06       0.52 f
  U1717/ZN (NAND2HDV0)                          0.00      0.03       0.55 r
  U1694/ZN (OAI211HDV0)                         0.00      0.05       0.60 f
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U2161/ZN (INHDV1)                             0.00      0.03       0.43 f
  U2738/ZN (OAI21HDV2)                          0.00      0.04       0.46 r
  U1737/ZN (INHDV4)                             0.01      0.06       0.52 f
  U1715/ZN (NAND2HDV0)                          0.00      0.03       0.55 r
  U1684/ZN (OAI211HDV0)                         0.00      0.05       0.60 f
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2037/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U2343/ZN (OAI21HDV1)                          0.00      0.06       0.25 f
  U2627/ZN (AOI21HDV2)                          0.00      0.07       0.32 r
  U2626/ZN (OAI21HDV2)                          0.00      0.04       0.36 f
  U1658/ZN (AOI21HDV2)                          0.00      0.06       0.42 r
  U2704/ZN (INHDV4)                             0.01      0.06       0.49 f
  U1743/ZN (XNOR2HDV0)                          0.00      0.10       0.59 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.17       0.17 r
  U1674/ZN (CLKNHDV6)                           0.00      0.04       0.21 f
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.24 r
  U2344/ZN (INHDV3)                             0.00      0.02       0.26 f
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.29 r
  U3120/ZN (NOR2HDV4)                           0.00      0.02       0.31 f
  U2641/ZN (CLKNAND2HDV2)                       0.00      0.04       0.35 r
  U1656/ZN (CLKNHDV1)                           0.00      0.03       0.38 f
  U3122/ZN (AOI21HDV4)                          0.01      0.11       0.49 r
  U2579/ZN (AOI21HDV0)                          0.00      0.07       0.55 f
  U2088/ZN (OAI21HDV1)                          0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multb_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_3_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_3_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2662/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2091/ZN (NOR2HDV0)                           0.01      0.14       0.41 r
  U3112/ZN (INHDV2)                             0.01      0.10       0.50 f
  U1753/ZN (OAI211HDV0)                         0.00      0.07       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multb_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_9_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_9_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2677/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2114/ZN (NOR2HDV0)                           0.01      0.14       0.41 r
  U3094/ZN (INHDV2)                             0.01      0.09       0.50 f
  U1780/ZN (OAI211HDV0)                         0.00      0.07       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U2625/ZN (CLKNAND2HDV2)                       0.00      0.05       0.38 f
  U3140/ZN (NOR2HDV4)                           0.00      0.04       0.42 r
  U3636/ZN (OAI21HDV4)                          0.02      0.09       0.51 f
  U3092/ZN (OAI211HDV2)                         0.00      0.07       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 r
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 f
  U2409/ZN (OAI21HDV0)                          0.01      0.17       0.39 r
  U2650/ZN (INHDV2)                             0.00      0.09       0.48 f
  U3137/ZN (AOI22HDV0)                          0.00      0.07       0.54 r
  U3138/ZN (OAI211HDV2)                         0.00      0.05       0.60 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multb_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_3_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_3_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2662/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2091/ZN (NOR2HDV0)                           0.01      0.14       0.41 r
  U3112/ZN (INHDV2)                             0.01      0.10       0.50 f
  U1758/ZN (OAI222HDV0)                         0.00      0.06       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multb_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_9_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_9_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2677/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2114/ZN (NOR2HDV0)                           0.01      0.14       0.41 r
  U3094/ZN (INHDV2)                             0.01      0.09       0.50 f
  U3609/ZN (OAI211HDV0)                         0.00      0.07       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 f
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 f
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 r
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 f
  U1670/ZN (INHDV1)                             0.00      0.03       0.28 r
  U1669/ZN (NAND2HDV2)                          0.00      0.04       0.32 f
  U2714/ZN (NOR2HDV2)                           0.00      0.06       0.38 r
  U3563/ZN (OAI21HDV4)                          0.01      0.09       0.48 f
  U3589/ZN (OAI222HDV1)                         0.00      0.09       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multb_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_9_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_9_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2677/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2114/ZN (NOR2HDV0)                           0.01      0.14       0.41 r
  U3094/ZN (INHDV2)                             0.01      0.09       0.50 f
  U1764/ZN (OAI222HDV0)                         0.00      0.06       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNQHDV1)                             0.00       0.00 r
  multb_reg_15_/Q (DRNQHDV1)                    0.00      0.16       0.16 f
  U3125/ZN (INHDV2)                             0.00      0.04       0.19 r
  U2387/ZN (NAND2HDV0)                          0.00      0.03       0.22 f
  U2050/ZN (NOR2HDV0)                           0.01      0.13       0.36 r
  U3528/ZN (INHDV2)                             0.01      0.10       0.46 f
  U2744/ZN (OAI22HDV0)                          0.00      0.06       0.52 r
  U1751/ZN (AOI21HDV1)                          0.00      0.03       0.55 f
  U3551/ZN (OAI21HDV2)                          0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multb_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_3_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_3_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2662/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2091/ZN (NOR2HDV0)                           0.01      0.14       0.41 r
  U3112/ZN (INHDV2)                             0.01      0.10       0.50 f
  U2095/ZN (OAI211HDV1)                         0.00      0.07       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multb_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_9_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_9_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2677/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2114/ZN (NOR2HDV0)                           0.01      0.14       0.41 r
  U3094/ZN (INHDV2)                             0.01      0.09       0.50 f
  U2116/ZN (OAI211HDV1)                         0.00      0.07       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 r
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 f
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 r
  U1670/ZN (INHDV1)                             0.00      0.02       0.27 f
  U3097/ZN (OAI21HDV2)                          0.01      0.18       0.45 r
  U3519/ZN (OAI222HDV0)                         0.00      0.13       0.59 f
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNQHDV1)                             0.00       0.00 r
  multb_reg_15_/Q (DRNQHDV1)                    0.00      0.16       0.16 r
  U2654/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U3084/ZN (NOR2HDV2)                           0.01      0.17       0.44 r
  U2254/ZN (INHDV0)                             0.00      0.06       0.50 f
  U1762/ZN (OAI222HDV1)                         0.00      0.07       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U3534/ZN (NAND3HDV4)                          0.00      0.06       0.31 f
  U2629/Z (OR2HDV8)                             0.00      0.08       0.38 f
  U2628/ZN (AOI21HDV4)                          0.01      0.10       0.49 r
  U1704/ZN (NAND2HDV0)                          0.00      0.05       0.54 f
  U3394/ZN (OAI211HDV0)                         0.00      0.04       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multb_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_13_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_13_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U2688/ZN (XNOR2HDV2)                          0.00      0.11       0.28 f
  U2686/ZN (NOR2HDV2)                           0.01      0.17       0.45 r
  U3040/ZN (CLKNHDV0)                           0.00      0.05       0.49 f
  U1767/ZN (OAI222HDV0)                         0.00      0.07       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U3534/ZN (NAND3HDV4)                          0.00      0.06       0.31 f
  U2629/Z (OR2HDV8)                             0.00      0.08       0.38 f
  U2628/ZN (AOI21HDV4)                          0.01      0.10       0.49 r
  U1710/ZN (NAND2HDV0)                          0.00      0.05       0.54 f
  U1700/ZN (OAI211HDV1)                         0.00      0.04       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U3534/ZN (NAND3HDV4)                          0.00      0.06       0.31 f
  U2629/Z (OR2HDV8)                             0.00      0.08       0.38 f
  U2628/ZN (AOI21HDV4)                          0.01      0.10       0.49 r
  U1726/ZN (NAND2HDV0)                          0.00      0.05       0.54 f
  U1689/ZN (OAI211HDV1)                         0.00      0.04       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U3534/ZN (NAND3HDV4)                          0.00      0.06       0.31 f
  U2629/Z (OR2HDV8)                             0.00      0.08       0.38 f
  U2628/ZN (AOI21HDV4)                          0.01      0.10       0.49 r
  U1708/ZN (NAND2HDV0)                          0.00      0.05       0.54 f
  U1695/ZN (OAI211HDV1)                         0.00      0.04       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U3534/ZN (NAND3HDV4)                          0.00      0.06       0.31 f
  U2629/Z (OR2HDV8)                             0.00      0.08       0.38 f
  U2628/ZN (AOI21HDV4)                          0.01      0.10       0.49 r
  U1729/ZN (NAND2HDV0)                          0.00      0.05       0.54 f
  U1701/ZN (OAI211HDV1)                         0.00      0.04       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U3534/ZN (NAND3HDV4)                          0.00      0.06       0.31 f
  U2629/Z (OR2HDV8)                             0.00      0.08       0.38 f
  U2628/ZN (AOI21HDV4)                          0.01      0.10       0.49 r
  U1732/ZN (NAND2HDV0)                          0.00      0.05       0.54 f
  U1688/ZN (OAI211HDV1)                         0.00      0.04       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U3534/ZN (NAND3HDV4)                          0.00      0.06       0.31 f
  U2629/Z (OR2HDV8)                             0.00      0.08       0.38 f
  U2628/ZN (AOI21HDV4)                          0.01      0.10       0.49 r
  U1730/ZN (NAND2HDV0)                          0.00      0.05       0.54 f
  U1683/ZN (OAI211HDV1)                         0.00      0.04       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U3534/ZN (NAND3HDV4)                          0.00      0.06       0.31 f
  U2629/Z (OR2HDV8)                             0.00      0.08       0.38 f
  U2628/ZN (AOI21HDV4)                          0.01      0.10       0.49 r
  U1728/ZN (NAND2HDV0)                          0.00      0.05       0.54 f
  U1699/ZN (OAI211HDV1)                         0.00      0.04       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U2161/ZN (INHDV1)                             0.00      0.03       0.43 f
  U2738/ZN (OAI21HDV2)                          0.00      0.04       0.46 r
  U1737/ZN (INHDV4)                             0.01      0.06       0.52 f
  U1722/ZN (NAND2HDV0)                          0.00      0.03       0.55 r
  U3527/ZN (OAI211HDV2)                         0.00      0.04       0.60 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U3534/ZN (NAND3HDV4)                          0.00      0.06       0.31 f
  U2629/Z (OR2HDV8)                             0.00      0.08       0.38 f
  U2628/ZN (AOI21HDV4)                          0.01      0.10       0.49 r
  U1725/ZN (NAND2HDV0)                          0.00      0.06       0.54 f
  U3593/ZN (OAI211HDV2)                         0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U3534/ZN (NAND3HDV4)                          0.00      0.06       0.31 f
  U2629/Z (OR2HDV8)                             0.00      0.08       0.38 f
  U2628/ZN (AOI21HDV4)                          0.01      0.10       0.49 r
  U1734/ZN (NAND2HDV0)                          0.00      0.06       0.54 f
  U3700/ZN (OAI211HDV2)                         0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U3534/ZN (NAND3HDV4)                          0.00      0.06       0.31 f
  U2629/Z (OR2HDV8)                             0.00      0.08       0.38 f
  U2628/ZN (AOI21HDV4)                          0.01      0.10       0.49 r
  U1727/ZN (NAND2HDV0)                          0.00      0.06       0.54 f
  U3090/ZN (OAI211HDV2)                         0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U3534/ZN (NAND3HDV4)                          0.00      0.06       0.31 f
  U2629/Z (OR2HDV8)                             0.00      0.08       0.38 f
  U2628/ZN (AOI21HDV4)                          0.01      0.10       0.49 r
  U1731/ZN (NAND2HDV0)                          0.00      0.06       0.54 f
  U3038/ZN (OAI211HDV2)                         0.00      0.03       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U3534/ZN (NAND3HDV4)                          0.00      0.06       0.31 f
  U2629/Z (OR2HDV8)                             0.00      0.08       0.38 f
  U2628/ZN (AOI21HDV4)                          0.01      0.10       0.49 r
  U3647/ZN (CLKNAND2HDV0)                       0.00      0.05       0.54 f
  U3648/ZN (OAI211HDV2)                         0.00      0.04       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U3534/ZN (NAND3HDV4)                          0.00      0.06       0.31 f
  U2629/Z (OR2HDV8)                             0.00      0.08       0.38 f
  U2628/ZN (AOI21HDV4)                          0.01      0.10       0.49 r
  U2740/ZN (CLKNAND2HDV0)                       0.00      0.05       0.54 f
  U3025/ZN (OAI211HDV2)                         0.00      0.03       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multb_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_1_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_1_/Q (DRNQHDV0)                     0.01      0.17       0.17 r
  U2657/ZN (XNOR2HDV2)                          0.00      0.11       0.28 f
  U3673/ZN (NOR2HDV2)                           0.01      0.17       0.45 r
  U2964/ZN (CLKNHDV0)                           0.00      0.05       0.50 f
  U2167/ZN (OAI222HDV1)                         0.00      0.07       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multb_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_3_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_3_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2662/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2091/ZN (NOR2HDV0)                           0.01      0.14       0.41 r
  U3112/ZN (INHDV2)                             0.01      0.10       0.50 f
  U3723/ZN (OAI211HDV2)                         0.00      0.07       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 r
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 f
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 r
  U1670/ZN (INHDV1)                             0.00      0.02       0.27 f
  U3097/ZN (OAI21HDV2)                          0.01      0.18       0.45 r
  U2950/ZN (OAI222HDV0)                         0.00      0.13       0.58 f
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.58 f
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 f
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 f
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 r
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 f
  U1670/ZN (INHDV1)                             0.00      0.03       0.28 r
  U1669/ZN (NAND2HDV2)                          0.00      0.04       0.32 f
  U2714/ZN (NOR2HDV2)                           0.00      0.06       0.38 r
  U3563/ZN (OAI21HDV4)                          0.01      0.09       0.48 f
  U3571/ZN (OAI222HDV0)                         0.00      0.08       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.17       0.17 r
  U1674/ZN (CLKNHDV6)                           0.00      0.04       0.21 f
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.24 r
  U2344/ZN (INHDV3)                             0.00      0.02       0.26 f
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.29 r
  U3120/ZN (NOR2HDV4)                           0.00      0.02       0.31 f
  U2641/ZN (CLKNAND2HDV2)                       0.00      0.04       0.35 r
  U1656/ZN (CLKNHDV1)                           0.00      0.03       0.38 f
  U3122/ZN (AOI21HDV4)                          0.01      0.11       0.49 r
  U3572/ZN (CLKNHDV1)                           0.00      0.04       0.53 f
  U1680/ZN (OAI21HDV0)                          0.00      0.05       0.58 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U2640/ZN (INHDV2)                             0.00      0.04       0.41 r
  U3625/ZN (AOI21HDV2)                          0.00      0.02       0.43 f
  U1653/Z (BUFHDV4)                             0.01      0.08       0.51 f
  U3680/ZN (NAND2HDV0)                          0.00      0.03       0.54 r
  U2111/ZN (OAI211HDV1)                         0.00      0.05       0.59 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U2640/ZN (INHDV2)                             0.00      0.04       0.41 r
  U3625/ZN (AOI21HDV2)                          0.00      0.02       0.43 f
  U1653/Z (BUFHDV4)                             0.01      0.08       0.51 f
  U3720/ZN (NAND2HDV0)                          0.00      0.03       0.54 r
  U2096/ZN (OAI211HDV1)                         0.00      0.05       0.59 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U2640/ZN (INHDV2)                             0.00      0.04       0.41 r
  U3625/ZN (AOI21HDV2)                          0.00      0.02       0.43 f
  U1653/Z (BUFHDV4)                             0.01      0.08       0.51 f
  U3626/ZN (NAND2HDV0)                          0.00      0.03       0.54 r
  U2105/ZN (OAI211HDV1)                         0.00      0.05       0.59 f
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U2640/ZN (INHDV2)                             0.00      0.04       0.41 r
  U3625/ZN (AOI21HDV2)                          0.00      0.02       0.43 f
  U1653/Z (BUFHDV4)                             0.01      0.08       0.51 f
  U3642/ZN (NAND2HDV0)                          0.00      0.03       0.54 r
  U2090/ZN (OAI211HDV1)                         0.00      0.05       0.59 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U2640/ZN (INHDV2)                             0.00      0.04       0.41 r
  U3612/ZN (OAI21HDV4)                          0.01      0.08       0.50 f
  U2109/ZN (OAI211HDV1)                         0.00      0.07       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U2640/ZN (INHDV2)                             0.00      0.04       0.41 r
  U3612/ZN (OAI21HDV4)                          0.01      0.08       0.50 f
  U2099/ZN (OAI211HDV1)                         0.00      0.07       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U2640/ZN (INHDV2)                             0.00      0.04       0.41 r
  U3612/ZN (OAI21HDV4)                          0.01      0.08       0.50 f
  U2110/ZN (OAI211HDV1)                         0.00      0.07       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U2640/ZN (INHDV2)                             0.00      0.04       0.41 r
  U3612/ZN (OAI21HDV4)                          0.01      0.08       0.50 f
  U2100/ZN (OAI211HDV1)                         0.00      0.07       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U2640/ZN (INHDV2)                             0.00      0.04       0.41 r
  U3625/ZN (AOI21HDV2)                          0.00      0.02       0.43 f
  U1653/Z (BUFHDV4)                             0.01      0.08       0.51 f
  U3637/ZN (NAND2HDV0)                          0.00      0.03       0.54 r
  U2089/ZN (OAI211HDV1)                         0.00      0.05       0.59 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U2640/ZN (INHDV2)                             0.00      0.04       0.41 r
  U3625/ZN (AOI21HDV2)                          0.00      0.02       0.43 f
  U1653/Z (BUFHDV4)                             0.01      0.08       0.51 f
  U3724/ZN (NAND2HDV0)                          0.00      0.03       0.54 r
  U2112/ZN (OAI211HDV1)                         0.00      0.05       0.59 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U2640/ZN (INHDV2)                             0.00      0.04       0.41 r
  U3625/ZN (AOI21HDV2)                          0.00      0.02       0.43 f
  U1653/Z (BUFHDV4)                             0.01      0.08       0.51 f
  U3698/ZN (NAND2HDV0)                          0.00      0.03       0.54 r
  U2101/ZN (OAI211HDV1)                         0.00      0.05       0.59 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U2640/ZN (INHDV2)                             0.00      0.04       0.41 r
  U3625/ZN (AOI21HDV2)                          0.00      0.02       0.43 f
  U1653/Z (BUFHDV4)                             0.01      0.08       0.51 f
  U3632/ZN (NAND2HDV0)                          0.00      0.03       0.54 r
  U2094/ZN (OAI211HDV1)                         0.00      0.05       0.59 f
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U2640/ZN (INHDV2)                             0.00      0.04       0.41 r
  U3625/ZN (AOI21HDV2)                          0.00      0.02       0.43 f
  U1653/Z (BUFHDV4)                             0.01      0.08       0.51 f
  U3688/ZN (NAND2HDV0)                          0.00      0.03       0.54 r
  U2117/ZN (OAI211HDV1)                         0.00      0.05       0.59 f
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U3535/ZN (OAI21HDV4)                          0.01      0.09       0.49 f
  U1702/ZN (OAI211HDV0)                         0.00      0.07       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U3535/ZN (OAI21HDV4)                          0.01      0.09       0.49 f
  U1724/ZN (OAI211HDV0)                         0.00      0.07       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U3535/ZN (OAI21HDV4)                          0.01      0.09       0.49 f
  U1735/ZN (OAI211HDV0)                         0.00      0.07       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U3535/ZN (OAI21HDV4)                          0.01      0.09       0.49 f
  U1733/ZN (OAI211HDV0)                         0.00      0.07       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U3535/ZN (OAI21HDV4)                          0.01      0.09       0.49 f
  U1723/ZN (OAI211HDV0)                         0.00      0.07       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multb_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_11_/CK (DRNQHDV0)                             0.00       0.00 r
  multb_reg_11_/Q (DRNQHDV0)                    0.00      0.16       0.16 r
  U3087/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2680/ZN (NOR2HDV2)                           0.01      0.17       0.44 r
  U3031/ZN (CLKNHDV0)                           0.00      0.05       0.49 f
  U1781/ZN (OAI222HDV0)                         0.00      0.07       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multb_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_5_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_5_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2667/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2665/ZN (NOR2HDV2)                           0.01      0.17       0.44 r
  U3004/ZN (CLKNHDV0)                           0.00      0.05       0.49 f
  U1760/ZN (OAI222HDV0)                         0.00      0.07       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multb_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_7_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_7_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2672/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2670/ZN (NOR2HDV2)                           0.01      0.17       0.44 r
  U2755/ZN (CLKNHDV0)                           0.00      0.05       0.49 f
  U1759/ZN (OAI222HDV0)                         0.00      0.07       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multb_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_1_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_1_/Q (DRNQHDV0)                     0.01      0.17       0.17 r
  U2657/ZN (XNOR2HDV2)                          0.00      0.11       0.28 f
  U3673/ZN (NOR2HDV2)                           0.01      0.17       0.45 r
  U3544/ZN (AOI22HDV0)                          0.00      0.07       0.52 f
  U2135/ZN (OAI211HDV1)                         0.00      0.04       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_8_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_8_/Q (DRNQHDV4)                     0.01      0.16       0.16 f
  U1674/ZN (CLKNHDV6)                           0.00      0.03       0.19 r
  U2713/ZN (NAND2HDV2)                          0.00      0.03       0.22 f
  U2344/ZN (INHDV3)                             0.00      0.03       0.25 r
  U2638/ZN (NAND2HDV2)                          0.00      0.03       0.28 f
  U3120/ZN (NOR2HDV4)                           0.00      0.05       0.33 r
  U1665/ZN (NAND2HDV2)                          0.00      0.05       0.38 f
  U2640/ZN (INHDV2)                             0.00      0.04       0.41 r
  U3625/ZN (AOI21HDV2)                          0.00      0.02       0.43 f
  U1653/Z (BUFHDV4)                             0.01      0.08       0.51 f
  U3645/ZN (NAND2HDV0)                          0.00      0.03       0.54 r
  U3024/ZN (OAI211HDV2)                         0.00      0.05       0.59 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multb_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_13_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_13_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U2688/ZN (XNOR2HDV2)                          0.00      0.11       0.28 f
  U2686/ZN (NOR2HDV2)                           0.01      0.17       0.45 r
  U3542/ZN (AOI22HDV0)                          0.00      0.08       0.52 f
  U2136/ZN (OAI211HDV1)                         0.00      0.04       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U3535/ZN (OAI21HDV4)                          0.01      0.09       0.49 f
  U3538/ZN (OAI211HDV2)                         0.00      0.07       0.56 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multb_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_1_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_1_/Q (DRNQHDV0)                     0.01      0.17       0.17 r
  U2657/ZN (XNOR2HDV2)                          0.00      0.11       0.28 f
  U3673/ZN (NOR2HDV2)                           0.01      0.17       0.45 r
  U2962/ZN (NAND2HDV0)                          0.00      0.06       0.51 f
  U1783/ZN (OAI211HDV0)                         0.00      0.04       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_33_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2702/ZN (NOR2HDV2)                           0.00      0.06       0.20 r
  U3162/ZN (OAI21HDV2)                          0.00      0.06       0.26 f
  U3163/ZN (AOI21HDV2)                          0.00      0.08       0.34 r
  U3166/ZN (OAI21HDV2)                          0.00      0.05       0.39 f
  U1862/ZN (AOI21HDV0)                          0.00      0.06       0.45 r
  U3170/ZN (OAI21HDV4)                          0.00      0.04       0.50 f
  U3235/ZN (XNOR2HDV2)                          0.00      0.07       0.57 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_33_/D (DRNQHDV0)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_33_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multb_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_13_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_13_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U2688/ZN (XNOR2HDV2)                          0.00      0.11       0.28 f
  U2686/ZN (NOR2HDV2)                           0.01      0.17       0.45 r
  U3039/ZN (NAND2HDV0)                          0.00      0.06       0.51 f
  U1782/ZN (OAI211HDV0)                         0.00      0.04       0.55 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.55 r
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: multb_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_11_/CK (DRNQHDV0)                             0.00       0.00 r
  multb_reg_11_/Q (DRNQHDV0)                    0.00      0.16       0.16 r
  U3087/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2680/ZN (NOR2HDV2)                           0.01      0.17       0.44 r
  U3029/ZN (NAND2HDV0)                          0.00      0.06       0.50 f
  U1772/ZN (OAI211HDV0)                         0.00      0.04       0.54 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: multb_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_5_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_5_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2667/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2665/ZN (NOR2HDV2)                           0.01      0.17       0.44 r
  U3002/ZN (NAND2HDV0)                          0.00      0.06       0.50 f
  U1761/ZN (OAI211HDV0)                         0.00      0.04       0.54 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 f
  U3095/ZN (NOR2HDV4)                           0.01      0.06       0.21 r
  U2377/ZN (INHDV1)                             0.00      0.03       0.23 f
  U3085/ZN (NOR2HDV2)                           0.00      0.05       0.28 r
  U1776/ZN (CLKNAND2HDV0)                       0.00      0.06       0.34 f
  U1666/ZN (NOR2HDV2)                           0.00      0.06       0.40 r
  U2161/ZN (INHDV1)                             0.00      0.03       0.43 f
  U2738/ZN (OAI21HDV2)                          0.00      0.04       0.46 r
  U1738/ZN (OAI222HDV0)                         0.00      0.10       0.56 f
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.05       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: multb_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_7_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_7_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2672/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2670/ZN (NOR2HDV2)                           0.01      0.17       0.44 r
  U2393/ZN (CLKNAND2HDV0)                       0.00      0.06       0.50 f
  U1754/ZN (OAI211HDV0)                         0.00      0.04       0.54 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNQHDV1)                             0.00       0.00 r
  multb_reg_15_/Q (DRNQHDV1)                    0.00      0.16       0.16 r
  U2654/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2651/ZN (NOR2HDV2)                           0.01      0.11       0.38 r
  U3548/ZN (INHDV2)                             0.01      0.09       0.47 f
  U1774/ZN (OAI211HDV0)                         0.00      0.07       0.53 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3142/ZN (NAND2HDV2)                          0.00      0.04       0.18 f
  U3143/ZN (OAI21HDV2)                          0.00      0.06       0.24 r
  U3144/ZN (AOI21HDV2)                          0.00      0.05       0.29 f
  U3147/ZN (OAI21HDV2)                          0.00      0.06       0.35 r
  U3216/ZN (INHDV2)                             0.01      0.06       0.41 f
  U2423/ZN (OAI21HDV0)                          0.00      0.07       0.48 r
  U1747/ZN (XNOR2HDV0)                          0.00      0.08       0.56 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3142/ZN (NAND2HDV2)                          0.00      0.04       0.18 f
  U3143/ZN (OAI21HDV2)                          0.00      0.06       0.24 r
  U3144/ZN (AOI21HDV2)                          0.00      0.05       0.29 f
  U3147/ZN (OAI21HDV2)                          0.00      0.06       0.35 r
  U3216/ZN (INHDV2)                             0.01      0.06       0.41 f
  U2162/ZN (OAI21HDV1)                          0.00      0.06       0.47 r
  U1745/ZN (XNOR2HDV0)                          0.00      0.08       0.55 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3142/ZN (NAND2HDV2)                          0.00      0.04       0.18 f
  U3143/ZN (OAI21HDV2)                          0.00      0.06       0.24 r
  U3144/ZN (AOI21HDV2)                          0.00      0.05       0.29 f
  U3147/ZN (OAI21HDV2)                          0.00      0.06       0.35 r
  U3216/ZN (INHDV2)                             0.01      0.06       0.41 f
  U2156/ZN (OAI21HDV1)                          0.00      0.06       0.47 r
  U1744/ZN (XNOR2HDV0)                          0.00      0.08       0.55 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3142/ZN (NAND2HDV2)                          0.00      0.04       0.18 f
  U3143/ZN (OAI21HDV2)                          0.00      0.06       0.24 r
  U3144/ZN (AOI21HDV2)                          0.00      0.05       0.29 f
  U3147/ZN (OAI21HDV2)                          0.00      0.06       0.35 r
  U3216/ZN (INHDV2)                             0.01      0.06       0.41 f
  U2160/ZN (OAI21HDV1)                          0.00      0.06       0.47 r
  U1749/ZN (XNOR2HDV0)                          0.00      0.08       0.55 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3142/ZN (NAND2HDV2)                          0.00      0.04       0.18 f
  U3143/ZN (OAI21HDV2)                          0.00      0.06       0.24 r
  U3144/ZN (AOI21HDV2)                          0.00      0.05       0.29 f
  U3147/ZN (OAI21HDV2)                          0.00      0.06       0.35 r
  U3216/ZN (INHDV2)                             0.01      0.06       0.41 f
  U2149/ZN (OAI21HDV1)                          0.00      0.06       0.47 r
  U1742/ZN (XNOR2HDV0)                          0.00      0.08       0.55 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3142/ZN (NAND2HDV2)                          0.00      0.04       0.18 f
  U3143/ZN (OAI21HDV2)                          0.00      0.06       0.24 r
  U3144/ZN (AOI21HDV2)                          0.00      0.05       0.29 f
  U3147/ZN (OAI21HDV2)                          0.00      0.06       0.35 r
  U3216/ZN (INHDV2)                             0.01      0.06       0.41 f
  U2155/ZN (OAI21HDV1)                          0.00      0.06       0.47 r
  U1740/ZN (XNOR2HDV0)                          0.00      0.08       0.55 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3142/ZN (NAND2HDV2)                          0.00      0.04       0.18 f
  U3143/ZN (OAI21HDV2)                          0.00      0.06       0.24 r
  U3144/ZN (AOI21HDV2)                          0.00      0.05       0.29 f
  U3147/ZN (OAI21HDV2)                          0.00      0.06       0.35 r
  U3216/ZN (INHDV2)                             0.01      0.06       0.41 f
  U2165/ZN (OAI21HDV1)                          0.00      0.06       0.47 r
  U1748/ZN (XNOR2HDV0)                          0.00      0.08       0.55 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2604/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U3143/ZN (OAI21HDV2)                          0.00      0.05       0.24 f
  U3144/ZN (AOI21HDV2)                          0.00      0.06       0.29 r
  U2168/ZN (INHDV1)                             0.00      0.04       0.33 f
  U1755/ZN (AOI21HDV2)                          0.00      0.06       0.40 r
  U1750/ZN (OAI21HDV0)                          0.00      0.06       0.45 f
  U1746/ZN (XNOR2HDV0)                          0.00      0.08       0.53 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2684/Z (BUFHDV8)                             0.01      0.06       0.19 r
  U1672/ZN (INHDV4)                             0.00      0.03       0.22 f
  U2642/ZN (NAND2HDV2)                          0.00      0.03       0.25 r
  U2409/ZN (OAI21HDV0)                          0.01      0.13       0.38 f
  U3522/ZN (OAI222HDV2)                         0.00      0.11       0.48 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3142/ZN (NAND2HDV2)                          0.00      0.04       0.18 f
  U3143/ZN (OAI21HDV2)                          0.00      0.06       0.24 r
  U3144/ZN (AOI21HDV2)                          0.00      0.05       0.29 f
  U3147/ZN (OAI21HDV2)                          0.00      0.06       0.35 r
  U3216/ZN (INHDV2)                             0.01      0.06       0.41 f
  U3168/Z (XOR2HDV0)                            0.00      0.08       0.49 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.49 r
  data arrival time                                                  0.49

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV2)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV2)                     0.00      0.14       0.14 r
  U3095/ZN (NOR2HDV4)                           0.01      0.04       0.18 f
  U3520/ZN (AOI21HDV2)                          0.01      0.10       0.28 r
  U3521/ZN (INHDV2)                             0.01      0.08       0.37 f
  U1843/ZN (OAI222HDV0)                         0.00      0.08       0.45 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.45 r
  data arrival time                                                  0.45

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.08       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U3485/ZN (NOR2HDV2)                           0.00      0.08       0.24 r
  U2395/ZN (INOR2HDV2)                          0.00      0.05       0.29 f
  U2721/ZN (CLKNHDV1)                           0.00      0.03       0.32 r
  U1799/ZN (AOI32HDV0)                          0.00      0.06       0.38 f
  U1779/ZN (AOI211HDV0)                         0.00      0.07       0.45 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_31_/D (DRNQHDV0)
                                                          0.00       0.45 r
  data arrival time                                                  0.45

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_31_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3142/ZN (NAND2HDV2)                          0.00      0.04       0.18 f
  U3143/ZN (OAI21HDV2)                          0.00      0.06       0.24 r
  U3144/ZN (AOI21HDV2)                          0.00      0.05       0.29 f
  U2168/ZN (INHDV1)                             0.00      0.04       0.34 r
  U1778/ZN (AOI21HDV0)                          0.00      0.05       0.39 f
  U3076/Z (CLKXOR2HDV2)                         0.00      0.07       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2604/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U3143/ZN (OAI21HDV2)                          0.00      0.05       0.24 f
  U3144/ZN (AOI21HDV2)                          0.00      0.06       0.29 r
  U2168/ZN (INHDV1)                             0.00      0.04       0.33 f
  U1755/ZN (AOI21HDV2)                          0.00      0.06       0.40 r
  U3074/Z (CLKXOR2HDV2)                         0.00      0.08       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U3336/ZN (NAND2HDV2)                          0.00      0.07       0.23 f
  U1649/Z (OA21HDV2)                            0.01      0.10       0.33 f
  U2227/ZN (NAND2HDV1)                          0.00      0.04       0.37 r
  U1789/Z (OA21HDV0)                            0.00      0.06       0.43 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U3336/ZN (NAND2HDV2)                          0.00      0.07       0.23 f
  U1649/Z (OA21HDV2)                            0.01      0.10       0.33 f
  U2215/ZN (NAND2HDV1)                          0.00      0.04       0.37 r
  U1849/Z (OA21HDV0)                            0.00      0.06       0.43 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/D (DRNQHDV0)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U3336/ZN (NAND2HDV2)                          0.00      0.07       0.23 f
  U1649/Z (OA21HDV2)                            0.01      0.10       0.33 f
  U2222/ZN (NAND2HDV1)                          0.00      0.04       0.37 r
  U1852/Z (OA21HDV0)                            0.00      0.06       0.43 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U3336/ZN (NAND2HDV2)                          0.00      0.07       0.23 f
  U1649/Z (OA21HDV2)                            0.01      0.10       0.33 f
  U2211/ZN (NAND2HDV1)                          0.00      0.04       0.37 r
  U1851/Z (OA21HDV0)                            0.00      0.06       0.43 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U3336/ZN (NAND2HDV2)                          0.00      0.07       0.23 f
  U1649/Z (OA21HDV2)                            0.01      0.10       0.33 f
  U2220/ZN (NAND2HDV1)                          0.00      0.04       0.37 r
  U1847/Z (OA21HDV0)                            0.00      0.06       0.43 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U3336/ZN (NAND2HDV2)                          0.00      0.07       0.23 f
  U1649/Z (OA21HDV2)                            0.01      0.10       0.33 f
  U2230/ZN (NAND2HDV1)                          0.00      0.04       0.37 r
  U1798/Z (OA21HDV0)                            0.00      0.06       0.43 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U3336/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U1649/Z (OA21HDV2)                            0.01      0.12       0.33 r
  U2215/ZN (NAND2HDV1)                          0.00      0.05       0.38 f
  U2888/ZN (NAND2HDV0)                          0.00      0.03       0.41 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_29_/D (DRNQHDV0)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U3336/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U1649/Z (OA21HDV2)                            0.01      0.12       0.33 r
  U2222/ZN (NAND2HDV1)                          0.00      0.05       0.38 f
  U2887/ZN (NAND2HDV0)                          0.00      0.03       0.41 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U3336/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U1649/Z (OA21HDV2)                            0.01      0.12       0.33 r
  U2211/ZN (NAND2HDV1)                          0.00      0.05       0.38 f
  U2886/ZN (NAND2HDV0)                          0.00      0.03       0.41 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U3336/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U1649/Z (OA21HDV2)                            0.01      0.12       0.33 r
  U2220/ZN (NAND2HDV1)                          0.00      0.05       0.38 f
  U2885/ZN (NAND2HDV0)                          0.00      0.03       0.41 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U3336/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U1649/Z (OA21HDV2)                            0.01      0.12       0.33 r
  U2230/ZN (NAND2HDV1)                          0.00      0.05       0.38 f
  U2884/ZN (NAND2HDV0)                          0.00      0.03       0.41 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U3336/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U1649/Z (OA21HDV2)                            0.01      0.12       0.33 r
  U2227/ZN (NAND2HDV1)                          0.00      0.05       0.38 f
  U2883/ZN (NAND2HDV0)                          0.00      0.03       0.41 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV0)
                                                0.01      0.22       0.22 r
  U2054/ZN (NAND2HDV0)                          0.00      0.07       0.29 f
  U2465/ZN (OAI21HDV0)                          0.00      0.04       0.33 r
  U2794/ZN (NAND2HDV0)                          0.00      0.04       0.37 f
  U1820/ZN (OAI21HDV0)                          0.00      0.03       0.40 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.40 r
  data arrival time                                                  0.40

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV0)
                                                0.01      0.22       0.22 r
  U2069/ZN (NAND2HDV0)                          0.00      0.07       0.29 f
  U2390/ZN (OAI21HDV0)                          0.00      0.04       0.33 r
  U2790/ZN (NAND2HDV0)                          0.00      0.04       0.37 f
  U1821/ZN (OAI21HDV0)                          0.00      0.03       0.40 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.40 r
  data arrival time                                                  0.40

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV0)
                                                0.01      0.22       0.22 r
  U2065/ZN (NAND2HDV0)                          0.00      0.07       0.29 f
  U2455/ZN (OAI21HDV0)                          0.00      0.04       0.33 r
  U2779/ZN (NAND2HDV0)                          0.00      0.04       0.37 f
  U1811/ZN (OAI21HDV0)                          0.00      0.03       0.40 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.40 r
  data arrival time                                                  0.40

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV0)
                                                0.01      0.22       0.22 r
  U2158/ZN (CLKNAND2HDV0)                       0.00      0.07       0.29 f
  U2449/ZN (OAI21HDV0)                          0.00      0.04       0.33 r
  U2787/ZN (NAND2HDV0)                          0.00      0.04       0.37 f
  U1845/ZN (OAI21HDV0)                          0.00      0.03       0.40 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.40 r
  data arrival time                                                  0.40

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV0)
                                                0.01      0.22       0.22 r
  U2141/ZN (CLKNAND2HDV0)                       0.00      0.07       0.29 f
  U2461/ZN (OAI21HDV0)                          0.00      0.04       0.33 r
  U2783/ZN (NAND2HDV0)                          0.00      0.04       0.37 f
  U1837/ZN (OAI21HDV0)                          0.00      0.03       0.40 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.40 r
  data arrival time                                                  0.40

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2604/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U3143/ZN (OAI21HDV2)                          0.00      0.05       0.24 f
  U3144/ZN (AOI21HDV2)                          0.00      0.06       0.29 r
  U2168/ZN (INHDV1)                             0.00      0.04       0.33 f
  U1771/ZN (XNOR2HDV0)                          0.00      0.07       0.41 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3142/ZN (NAND2HDV2)                          0.00      0.04       0.18 f
  U3143/ZN (OAI21HDV2)                          0.00      0.06       0.24 r
  U1885/ZN (CLKNHDV1)                           0.00      0.04       0.28 f
  U1784/ZN (OAI21HDV0)                          0.00      0.06       0.34 r
  U2166/ZN (XNOR2HDV0)                          0.00      0.08       0.42 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.42 f
  data arrival time                                                  0.42

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2735/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U1736/ZN (INHDV0)                             0.00      0.04       0.33 r
  U2890/ZN (NAND2HDV0)                          0.00      0.03       0.37 f
  U2954/ZN (CLKNAND2HDV0)                       0.00      0.03       0.40 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.40 r
  data arrival time                                                  0.40

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2735/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U1736/ZN (INHDV0)                             0.00      0.04       0.33 r
  U2882/ZN (NAND2HDV0)                          0.00      0.03       0.37 f
  U2881/ZN (NAND2HDV0)                          0.00      0.03       0.39 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2735/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U1736/ZN (INHDV0)                             0.00      0.04       0.33 r
  U2879/ZN (NAND2HDV0)                          0.00      0.03       0.37 f
  U2878/ZN (NAND2HDV0)                          0.00      0.03       0.39 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2739/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U1928/ZN (CLKNHDV1)                           0.00      0.03       0.33 r
  U2979/ZN (NAND2HDV0)                          0.00      0.03       0.36 f
  U3072/ZN (CLKNAND2HDV0)                       0.00      0.03       0.39 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2739/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U1928/ZN (CLKNHDV1)                           0.00      0.03       0.33 r
  U2711/ZN (NAND2HDV0)                          0.00      0.03       0.36 f
  U2710/ZN (NAND2HDV0)                          0.00      0.03       0.39 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2739/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U1928/ZN (CLKNHDV1)                           0.00      0.03       0.33 r
  U2355/ZN (CLKNAND2HDV0)                       0.00      0.03       0.36 f
  U2976/ZN (NAND2HDV0)                          0.00      0.03       0.38 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U3487/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U2395/ZN (INOR2HDV2)                          0.00      0.07       0.28 r
  U2721/ZN (CLKNHDV1)                           0.00      0.03       0.32 f
  U1857/ZN (AOI22HDV0)                          0.00      0.05       0.37 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_30_/D (DRNQHDV0)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_30_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/Q (DRNQHDV0)
                                                0.01      0.17       0.17 r
  U2062/Z (OR2HDV2)                             0.00      0.07       0.24 r
  U3517/ZN (NAND2HDV2)                          0.00      0.06       0.29 f
  U2708/ZN (XNOR2HDV0)                          0.00      0.08       0.38 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/Q (DRNQHDV0)
                                                0.01      0.17       0.17 r
  U2062/Z (OR2HDV2)                             0.00      0.07       0.24 r
  U3517/ZN (NAND2HDV2)                          0.00      0.06       0.29 f
  U2277/ZN (XNOR2HDV0)                          0.00      0.08       0.38 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/Q (DRNQHDV0)
                                                0.01      0.17       0.17 r
  U2062/Z (OR2HDV2)                             0.00      0.07       0.24 r
  U3517/ZN (NAND2HDV2)                          0.00      0.06       0.29 f
  U2281/ZN (XNOR2HDV0)                          0.00      0.08       0.38 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2739/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U2418/ZN (XNOR2HDV0)                          0.00      0.08       0.37 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2739/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U2435/ZN (XNOR2HDV0)                          0.00      0.08       0.37 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2739/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U2752/ZN (XNOR2HDV0)                          0.00      0.08       0.37 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_17_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1648/ZN (INAND2HDV2)                         0.01      0.13       0.29 f
  U2746/ZN (NOR2HDV0)                           0.00      0.06       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_17_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1648/ZN (INAND2HDV2)                         0.01      0.13       0.29 f
  U2871/ZN (NOR2HDV0)                           0.00      0.06       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_17_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1648/ZN (INAND2HDV2)                         0.01      0.13       0.29 f
  U2870/ZN (NOR2HDV0)                           0.00      0.06       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_17_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1648/ZN (INAND2HDV2)                         0.01      0.13       0.29 f
  U2869/ZN (NOR2HDV0)                           0.00      0.06       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_17_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1648/ZN (INAND2HDV2)                         0.01      0.13       0.29 f
  U2868/ZN (NOR2HDV0)                           0.00      0.06       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_17_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1648/ZN (INAND2HDV2)                         0.01      0.13       0.29 f
  U2867/ZN (NOR2HDV0)                           0.00      0.06       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_17_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1648/ZN (INAND2HDV2)                         0.01      0.13       0.29 f
  U2866/ZN (NOR2HDV0)                           0.00      0.06       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_17_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1648/ZN (INAND2HDV2)                         0.01      0.13       0.29 f
  U2865/ZN (NOR2HDV0)                           0.00      0.06       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_17_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1648/ZN (INAND2HDV2)                         0.01      0.13       0.29 f
  U2864/ZN (NOR2HDV0)                           0.00      0.06       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_17_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1648/ZN (INAND2HDV2)                         0.01      0.13       0.29 f
  U2863/ZN (NOR2HDV0)                           0.00      0.06       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_17_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1648/ZN (INAND2HDV2)                         0.01      0.13       0.29 f
  U2862/ZN (NOR2HDV0)                           0.00      0.06       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_17_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1648/ZN (INAND2HDV2)                         0.01      0.13       0.29 f
  U2861/ZN (NOR2HDV0)                           0.00      0.06       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_17_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1648/ZN (INAND2HDV2)                         0.01      0.13       0.29 f
  U2860/ZN (NOR2HDV0)                           0.00      0.06       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_17_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1648/ZN (INAND2HDV2)                         0.01      0.13       0.29 f
  U2859/ZN (NOR2HDV0)                           0.00      0.06       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2735/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U2437/ZN (XNOR2HDV0)                          0.00      0.08       0.37 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2735/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U2419/ZN (XNOR2HDV0)                          0.00      0.08       0.37 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2735/ZN (XNOR2HDV2)                          0.01      0.13       0.29 f
  U2424/ZN (XNOR2HDV0)                          0.00      0.08       0.37 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_17_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1648/ZN (INAND2HDV2)                         0.01      0.13       0.29 f
  U2855/ZN (NOR2HDV0)                           0.00      0.07       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_17_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1648/ZN (INAND2HDV2)                         0.01      0.13       0.29 f
  U2858/ZN (NOR2HDV0)                           0.00      0.07       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_17_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1648/ZN (INAND2HDV2)                         0.01      0.13       0.29 f
  U2857/ZN (NOR2HDV0)                           0.00      0.07       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_17_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U1648/ZN (INAND2HDV2)                         0.01      0.13       0.29 f
  U2856/ZN (NOR2HDV0)                           0.00      0.07       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/Q (DRNQHDV0)
                                                0.01      0.17       0.17 r
  U2789/Z (CLKXOR2HDV2)                         0.00      0.12       0.29 f
  U2788/Z (CLKXOR2HDV2)                         0.00      0.07       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3142/ZN (NAND2HDV2)                          0.00      0.04       0.18 f
  U3143/ZN (OAI21HDV2)                          0.00      0.06       0.24 r
  U1885/ZN (CLKNHDV1)                           0.00      0.04       0.28 f
  U3080/Z (CLKXOR2HDV2)                         0.00      0.07       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2728/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2501/ZN (NAND3HDV0)                          0.00      0.03       0.26 r
  U1868/ZN (NAND2HDV0)                          0.00      0.04       0.30 f
  U2187/ZN (IOA22HDV0)                          0.00      0.05       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_12_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2058/ZN (NAND2HDV0)                          0.00      0.04       0.18 f
  U2720/ZN (NAND2HDV0)                          0.00      0.03       0.21 r
  U1902/ZN (NOR2HDV0)                           0.00      0.03       0.24 f
  U2792/ZN (INAND2HDV1)                         0.00      0.06       0.30 f
  U1757/ZN (OAI22HDV0)                          0.00      0.04       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_30_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_30_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2724/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1923/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1864/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U2171/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2734/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1909/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1900/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U2185/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2733/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1948/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1904/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U2184/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_2_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2732/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1967/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1876/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U2188/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2730/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1953/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1879/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U2186/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2729/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1949/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1860/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U2194/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_7_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2727/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1998/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1863/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U2191/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2726/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1989/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1867/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U2193/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2725/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2009/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1861/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U2192/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2723/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1914/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1903/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U2189/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_29_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_3_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2731/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1958/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1878/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U2190/ZN (IOA22HDV0)                          0.00      0.05       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2013/ZN (NAND2HDV0)                          0.00      0.04       0.18 f
  U1915/Z (OA21HDV0)                            0.00      0.06       0.24 f
  U2384/ZN (CLKNAND2HDV0)                       0.00      0.04       0.28 r
  U1809/Z (OA21HDV0)                            0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2038/ZN (NAND2HDV0)                          0.00      0.04       0.18 f
  U1945/Z (OA21HDV0)                            0.00      0.06       0.24 f
  U2250/ZN (CLKNAND2HDV0)                       0.00      0.04       0.28 r
  U1818/Z (OA21HDV0)                            0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2029/ZN (NAND2HDV0)                          0.00      0.04       0.18 f
  U1940/Z (OA21HDV0)                            0.00      0.06       0.24 f
  U2242/ZN (CLKNAND2HDV0)                       0.00      0.04       0.28 r
  U1819/Z (OA21HDV0)                            0.00      0.06       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/Q (DRNQHDV0)
                                                0.01      0.17       0.17 f
  U2059/ZN (NAND2HDV0)                          0.00      0.05       0.22 r
  U3594/ZN (INHDV0)                             0.00      0.02       0.24 f
  U1870/ZN (OAI21HDV0)                          0.00      0.04       0.29 r
  U3596/Z (AND2HDV1)                            0.00      0.06       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2049/ZN (NAND2HDV0)                          0.00      0.04       0.18 f
  U1931/Z (OA21HDV0)                            0.00      0.06       0.24 f
  U2207/ZN (NAND2HDV1)                          0.00      0.03       0.28 r
  U1853/Z (OA21HDV0)                            0.00      0.06       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2072/ZN (NAND2HDV0)                          0.00      0.04       0.18 f
  U1916/Z (OA21HDV0)                            0.00      0.06       0.24 f
  U2270/ZN (NAND2HDV1)                          0.00      0.03       0.28 r
  U1830/Z (OA21HDV0)                            0.00      0.06       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2021/ZN (NAND2HDV0)                          0.00      0.04       0.18 f
  U1918/Z (OA21HDV0)                            0.00      0.06       0.24 f
  U2262/ZN (NAND2HDV1)                          0.00      0.03       0.28 r
  U1827/Z (OA21HDV0)                            0.00      0.06       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2084/ZN (NAND2HDV0)                          0.00      0.04       0.18 f
  U1935/Z (OA21HDV0)                            0.00      0.06       0.24 f
  U2210/ZN (NAND2HDV1)                          0.00      0.03       0.28 r
  U1840/Z (OA21HDV0)                            0.00      0.06       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2025/ZN (NAND2HDV0)                          0.00      0.04       0.18 f
  U1925/Z (OA21HDV0)                            0.00      0.06       0.24 f
  U2266/ZN (NAND2HDV1)                          0.00      0.03       0.28 r
  U1829/Z (OA21HDV0)                            0.00      0.06       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2085/ZN (NAND2HDV0)                          0.00      0.04       0.18 f
  U1939/Z (OA21HDV0)                            0.00      0.06       0.24 f
  U2199/ZN (NAND2HDV1)                          0.00      0.03       0.28 r
  U1838/Z (OA21HDV0)                            0.00      0.06       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2074/ZN (NAND2HDV0)                          0.00      0.04       0.18 f
  U1908/Z (OA21HDV0)                            0.00      0.06       0.24 f
  U2275/ZN (NAND2HDV1)                          0.00      0.03       0.28 r
  U1835/Z (OA21HDV0)                            0.00      0.06       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U2071/ZN (NAND2HDV0)                          0.00      0.05       0.21 r
  U3606/ZN (INHDV0)                             0.00      0.02       0.23 f
  U1866/ZN (OAI21HDV0)                          0.00      0.04       0.28 r
  U3608/Z (AND2HDV1)                            0.00      0.06       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U2067/ZN (NAND2HDV0)                          0.00      0.05       0.21 r
  U3603/ZN (INHDV0)                             0.00      0.02       0.23 f
  U1865/ZN (OAI21HDV0)                          0.00      0.04       0.28 r
  U3605/Z (AND2HDV1)                            0.00      0.06       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U2066/ZN (NAND2HDV0)                          0.00      0.05       0.21 r
  U3600/ZN (INHDV0)                             0.00      0.02       0.23 f
  U1859/ZN (OAI21HDV0)                          0.00      0.04       0.28 r
  U3602/Z (AND2HDV1)                            0.00      0.06       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2271/ZN (CLKNAND2HDV0)                       0.00      0.06       0.21 f
  U3330/Z (OA21HDV0)                            0.00      0.06       0.28 f
  U2244/Z (OA21HDV1)                            0.00      0.08       0.35 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.35 f
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U2060/ZN (NAND2HDV0)                          0.00      0.05       0.21 r
  U3597/ZN (INHDV0)                             0.00      0.02       0.23 f
  U1871/ZN (OAI21HDV0)                          0.00      0.04       0.28 r
  U3599/Z (AND2HDV1)                            0.00      0.06       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2388/ZN (CLKNAND2HDV0)                       0.00      0.04       0.18 f
  U1910/Z (OA21HDV0)                            0.00      0.06       0.24 f
  U2237/ZN (NAND2HDV1)                          0.00      0.03       0.27 r
  U1813/Z (OA21HDV0)                            0.00      0.06       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV0)
                                                0.01      0.22       0.22 r
  U2054/ZN (NAND2HDV0)                          0.00      0.07       0.29 f
  U1963/ZN (OAI21HDV0)                          0.00      0.03       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV0)
                                                0.01      0.22       0.22 r
  U2069/ZN (NAND2HDV0)                          0.00      0.07       0.29 f
  U1996/ZN (OAI21HDV0)                          0.00      0.03       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV0)
                                                0.01      0.22       0.22 r
  U2065/ZN (NAND2HDV0)                          0.00      0.07       0.29 f
  U2005/ZN (OAI21HDV0)                          0.00      0.03       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2268/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 f
  U3307/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2946/Z (OA21HDV0)                            0.00      0.09       0.35 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.35 f
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV0)
                                                0.01      0.22       0.22 r
  U2158/ZN (CLKNAND2HDV0)                       0.00      0.07       0.29 f
  U1969/ZN (OAI21HDV0)                          0.00      0.03       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV0)
                                                0.01      0.22       0.22 r
  U2141/ZN (CLKNAND2HDV0)                       0.00      0.07       0.29 f
  U1950/ZN (OAI21HDV0)                          0.00      0.03       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: multb_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_1_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_1_/Q (DRNQHDV0)                     0.01      0.17       0.17 r
  U2657/ZN (XNOR2HDV2)                          0.00      0.11       0.28 f
  U2965/ZN (NOR2HDV0)                           0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2566/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3264/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U3115/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2612/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3333/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2993/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2572/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3269/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2984/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2583/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3280/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2978/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2592/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3288/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2977/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_22_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2496/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3302/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2951/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2529/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3326/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2900/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2521/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3321/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2889/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2491/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3297/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2844/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_26_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_34_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_26_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2534/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3329/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2769/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_34_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_34_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2531/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3328/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2768/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_31_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_31_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_24_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_32_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_24_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2542/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3242/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2777/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_32_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_32_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2306/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U3276/Z (OA21HDV0)                            0.00      0.07       0.26 r
  U2269/Z (OA21HDV1)                            0.00      0.06       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2303/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U3283/Z (OA21HDV0)                            0.00      0.07       0.26 r
  U2224/Z (OA21HDV1)                            0.00      0.06       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2296/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U3290/Z (OA21HDV0)                            0.00      0.07       0.26 r
  U2294/Z (OA21HDV1)                            0.00      0.06       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2226/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U3301/Z (OA21HDV0)                            0.00      0.07       0.26 r
  U2240/Z (OA21HDV1)                            0.00      0.06       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2551/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3250/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U2804/Z (OA21HDV0)                            0.00      0.09       0.34 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_29_/D (DRNQHDV0)
                                                          0.00       0.34 f
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/Q (DRNQHDV0)
                                                0.01      0.17       0.17 r
  U2601/ZN (NOR2HDV0)                           0.00      0.04       0.21 f
  U2358/ZN (INAND3HDV1)                         0.00      0.07       0.29 f
  U2791/ZN (NAND2HDV0)                          0.00      0.03       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: multb_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_13_/CK (DRNHDV0)                              0.00       0.00 r
  multb_reg_13_/Q (DRNHDV0)                     0.00      0.17       0.17 r
  U2688/ZN (XNOR2HDV2)                          0.00      0.11       0.28 f
  U3042/ZN (NOR2HDV0)                           0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3465/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1920/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U2376/ZN (NAND3HDV0)                          0.00      0.04       0.24 r
  U1797/Z (AOA211HDV0)                          0.00      0.08       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3459/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1978/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U2273/ZN (NAND3HDV0)                          0.00      0.04       0.24 r
  U1842/Z (AOA211HDV0)                          0.00      0.08       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2605/ZN (NOR2HDV0)                           0.00      0.04       0.20 f
  U2434/ZN (INAND3HDV0)                         0.00      0.08       0.28 f
  U2874/ZN (NAND2HDV0)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV0)
                                                0.01      0.22       0.22 r
  U2772/ZN (NAND2HDV0)                          0.00      0.06       0.28 f
  U2285/ZN (OAI21HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.07       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U2271/ZN (CLKNAND2HDV0)                       0.00      0.05       0.21 r
  U1936/ZN (OAI211HDV0)                         0.00      0.07       0.28 f
  U2880/ZN (NAND2HDV0)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: multb_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_11_/CK (DRNQHDV0)                             0.00       0.00 r
  multb_reg_11_/Q (DRNQHDV0)                    0.00      0.16       0.16 r
  U3087/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U3032/ZN (NOR2HDV0)                           0.00      0.04       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: multb_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_7_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_7_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2672/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U3011/ZN (NOR2HDV0)                           0.00      0.04       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: multb_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_5_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_5_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2667/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U3005/ZN (NOR2HDV0)                           0.00      0.04       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2494/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3300/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2253/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2516/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3318/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2235/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2513/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3317/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2322/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2602/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3334/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2280/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2615/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3332/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2249/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2543/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3243/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2309/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2553/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3252/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2212/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2545/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3245/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2323/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2550/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3249/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2231/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2554/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3253/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2206/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2556/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3255/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2196/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2562/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3260/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2263/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2564/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3262/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2252/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2567/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3265/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2259/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2569/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3267/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2274/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2576/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3273/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2247/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2577/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3274/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2255/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2581/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3278/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2288/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2586/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3282/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2216/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2588/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3284/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2232/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2590/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3286/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2317/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2595/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3291/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2290/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2596/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3292/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2302/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2598/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3294/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2318/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2492/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3298/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2218/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2493/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3299/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2282/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2498/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3304/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2264/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2499/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3305/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2213/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2503/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3309/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2325/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2506/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3312/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2292/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2508/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3313/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2301/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2600/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3335/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2289/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2510/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3314/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2305/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2512/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3316/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2320/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2520/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3320/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2221/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2523/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3322/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2208/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2526/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3324/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2195/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2578/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3275/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2261/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2546/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3246/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2316/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2528/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3325/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2283/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2525/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3323/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2203/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2511/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3315/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2313/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2505/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3311/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2297/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2530/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3327/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2256/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2497/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3303/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2245/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2599/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3295/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2310/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2593/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3289/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2300/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2591/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3287/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2312/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2589/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3285/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2324/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2584/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3281/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2205/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2580/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3277/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2279/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2573/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3270/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2204/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2565/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3263/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2248/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2561/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3259/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2272/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2555/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3254/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2201/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_25_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_33_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_25_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2560/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3258/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2278/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_33_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_33_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_33_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_15_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2541/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3241/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2299/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_33_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_33_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_34_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_16_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2539/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3239/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2293/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_34_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_34_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_32_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_14_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2540/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3240/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2291/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_32_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_32_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_13_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2507/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3238/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2304/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_31_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_31_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2500/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3306/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2326/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2570/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3268/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2209/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_1_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2558/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3257/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2284/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2504/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3310/Z (OA21HDV0)                            0.00      0.06       0.26 f
  U2307/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3420/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1954/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3421/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1795/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3477/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1946/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3478/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1788/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3483/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1933/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3484/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1786/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3435/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1927/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3436/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1796/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3453/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1937/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3454/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1844/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3447/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1987/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3448/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1825/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3444/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1917/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3445/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1785/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3414/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1997/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3415/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1855/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3438/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1941/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3439/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1802/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3426/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1955/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3427/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1817/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3456/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1990/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3457/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1816/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3480/ZN (INHDV0)                             0.00      0.02       0.16 r
  U2000/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3481/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1810/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3417/ZN (INHDV0)                             0.00      0.02       0.16 r
  U2004/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3418/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1834/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3450/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1968/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3451/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1856/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3441/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1983/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3442/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1833/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3432/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1913/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3433/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1801/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3429/ZN (INHDV0)                             0.00      0.02       0.16 r
  U2006/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3430/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1794/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3474/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1966/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3475/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1822/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3471/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1957/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3472/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1846/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2078/ZN (NAND2HDV0)                          0.00      0.05       0.21 f
  U1964/ZN (OAI21HDV0)                          0.00      0.04       0.24 r
  U2798/ZN (NAND2HDV0)                          0.00      0.04       0.28 f
  U1791/ZN (OAI21HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_29_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: multb_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_9_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_9_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2677/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U3019/ZN (NOR2HDV0)                           0.00      0.04       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: multb_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_3_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_3_/Q (DRNQHDV0)                     0.00      0.16       0.16 r
  U2662/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2973/ZN (NOR2HDV0)                           0.00      0.04       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3468/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1947/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3469/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1807/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3462/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1942/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3463/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1803/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2388/ZN (CLKNAND2HDV0)                       0.00      0.04       0.18 r
  U1910/Z (OA21HDV0)                            0.00      0.07       0.25 r
  U2237/ZN (NAND2HDV1)                          0.00      0.04       0.29 f
  U2998/ZN (NAND2HDV0)                          0.00      0.03       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3423/ZN (INHDV0)                             0.00      0.02       0.16 r
  U1991/ZN (NAND2HDV0)                          0.00      0.04       0.20 f
  U3424/ZN (NAND3HDV2)                          0.00      0.03       0.24 r
  U1787/Z (AOA211HDV0)                          0.00      0.08       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2544/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3244/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U2314/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2582/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3279/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U2197/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2548/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3247/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U2321/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2552/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3251/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U2219/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2549/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3248/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U2234/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2557/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3256/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U2202/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2568/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3266/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U2251/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2537/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3296/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U2295/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2622/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3331/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U2241/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2517/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3319/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U2228/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2502/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3308/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U2308/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2597/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3293/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U2311/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2575/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3272/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U2239/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_28_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_28_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2563/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3261/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U2257/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U2574/ZN (NAND2HDV1)                          0.00      0.05       0.20 f
  U3271/Z (OA21HDV0)                            0.00      0.06       0.25 f
  U2260/Z (OA21HDV1)                            0.00      0.08       0.33 f
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_30_/D (DRNQHDV0)
                                                          0.00       0.33 f
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_30_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2620/ZN (NOR2HDV0)                           0.00      0.04       0.20 f
  U2370/ZN (INAND3HDV1)                         0.00      0.07       0.28 f
  U2975/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2621/ZN (NOR2HDV0)                           0.00      0.04       0.20 f
  U2361/ZN (INAND3HDV1)                         0.00      0.07       0.28 f
  U2974/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2614/ZN (NOR2HDV0)                           0.00      0.04       0.20 f
  U2350/ZN (INAND3HDV1)                         0.00      0.07       0.28 f
  U2876/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_12_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2058/ZN (NAND2HDV0)                          0.00      0.03       0.17 r
  U2720/ZN (NAND2HDV0)                          0.00      0.03       0.21 f
  U1902/ZN (NOR2HDV0)                           0.00      0.05       0.26 r
  U2792/ZN (INAND2HDV1)                         0.00      0.05       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_30_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_30_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNQHDV1)                             0.00       0.00 r
  multb_reg_15_/Q (DRNQHDV1)                    0.00      0.16       0.16 r
  U2654/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2854/ZN (NOR2HDV0)                           0.00      0.04       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2013/ZN (NAND2HDV0)                          0.00      0.03       0.17 r
  U1915/Z (OA21HDV0)                            0.00      0.07       0.24 r
  U2384/ZN (CLKNAND2HDV0)                       0.00      0.04       0.28 f
  U2995/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2038/ZN (NAND2HDV0)                          0.00      0.03       0.17 r
  U1945/Z (OA21HDV0)                            0.00      0.07       0.24 r
  U2250/ZN (CLKNAND2HDV0)                       0.00      0.04       0.28 f
  U2843/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2029/ZN (NAND2HDV0)                          0.00      0.03       0.17 r
  U1940/Z (OA21HDV0)                            0.00      0.07       0.24 r
  U2242/ZN (CLKNAND2HDV0)                       0.00      0.04       0.28 f
  U2835/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2084/ZN (NAND2HDV0)                          0.00      0.03       0.17 r
  U1935/Z (OA21HDV0)                            0.00      0.07       0.24 r
  U2210/ZN (NAND2HDV1)                          0.00      0.04       0.28 f
  U2750/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2049/ZN (NAND2HDV0)                          0.00      0.03       0.17 r
  U1931/Z (OA21HDV0)                            0.00      0.07       0.24 r
  U2207/ZN (NAND2HDV1)                          0.00      0.04       0.28 f
  U2992/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2072/ZN (NAND2HDV0)                          0.00      0.03       0.17 r
  U1916/Z (OA21HDV0)                            0.00      0.07       0.24 r
  U2270/ZN (NAND2HDV1)                          0.00      0.04       0.28 f
  U2990/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2021/ZN (NAND2HDV0)                          0.00      0.03       0.17 r
  U1918/Z (OA21HDV0)                            0.00      0.07       0.24 r
  U2262/ZN (NAND2HDV1)                          0.00      0.04       0.28 f
  U2938/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2025/ZN (NAND2HDV0)                          0.00      0.03       0.17 r
  U1925/Z (OA21HDV0)                            0.00      0.07       0.24 r
  U2266/ZN (NAND2HDV1)                          0.00      0.04       0.28 f
  U2924/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2085/ZN (NAND2HDV0)                          0.00      0.03       0.17 r
  U1939/Z (OA21HDV0)                            0.00      0.07       0.24 r
  U2199/ZN (NAND2HDV1)                          0.00      0.04       0.28 f
  U2831/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2074/ZN (NAND2HDV0)                          0.00      0.03       0.17 r
  U1908/Z (OA21HDV0)                            0.00      0.07       0.24 r
  U2275/ZN (NAND2HDV1)                          0.00      0.04       0.28 f
  U2823/ZN (NAND2HDV0)                          0.00      0.03       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2268/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U2380/ZN (OAI211HDV1)                         0.00      0.07       0.26 f
  U2872/ZN (NAND2HDV0)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_35_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_17_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2776/ZN (XNOR2HDV0)                          0.00      0.10       0.24 r
  U2775/ZN (NAND2HDV0)                          0.00      0.03       0.27 f
  U1872/ZN (OAI21HDV0)                          0.00      0.02       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_35_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_35_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2306/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U2412/ZN (OAI211HDV1)                         0.00      0.07       0.26 f
  U2921/ZN (NAND2HDV0)                          0.00      0.03       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2303/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U2428/ZN (OAI211HDV1)                         0.00      0.07       0.26 f
  U2913/ZN (NAND2HDV0)                          0.00      0.03       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2296/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U2396/ZN (OAI211HDV1)                         0.00      0.07       0.26 f
  U2907/ZN (NAND2HDV0)                          0.00      0.03       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2226/ZN (CLKNAND2HDV0)                       0.00      0.05       0.20 r
  U2459/ZN (OAI211HDV1)                         0.00      0.07       0.26 f
  U2820/ZN (NAND2HDV0)                          0.00      0.03       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2604/ZN (NOR2HDV1)                           0.00      0.05       0.19 r
  U3220/ZN (INHDV0)                             0.00      0.02       0.21 f
  U1895/ZN (NAND2HDV0)                          0.00      0.03       0.24 r
  U3082/Z (CLKXOR2HDV2)                         0.00      0.07       0.32 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.32 f
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_27_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_35_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_27_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2778/ZN (XNOR2HDV0)                          0.00      0.10       0.24 r
  U2138/ZN (CLKNAND2HDV0)                       0.00      0.03       0.27 f
  U1874/ZN (OAI21HDV0)                          0.00      0.02       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_35_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_35_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/Q (DRNQHDV0)
                                                0.01      0.17       0.17 f
  U2062/Z (OR2HDV2)                             0.00      0.08       0.25 f
  U1972/ZN (IOA21HDV0)                          0.00      0.06       0.31 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.31 f
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/Q (DRNQHDV0)
                                                0.01      0.17       0.17 f
  U2062/Z (OR2HDV2)                             0.00      0.08       0.25 f
  U1974/ZN (IOA21HDV0)                          0.00      0.06       0.31 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.31 f
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2551/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2179/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2797/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_29_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2552/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2444/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2751/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2544/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2448/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U3000/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2548/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2340/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2949/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2549/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2328/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2942/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2557/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2319/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2935/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2568/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2315/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2927/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2537/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2287/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2901/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2622/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2243/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2839/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2517/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2238/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2830/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2502/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2229/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2825/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2597/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2225/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2817/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2582/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2431/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2809/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2575/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2214/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2806/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_28_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_28_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2563/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2198/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2801/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2574/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2159/ZN (OAI211HDV0)                         0.00      0.07       0.25 f
  U2793/ZN (NAND2HDV0)                          0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_30_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_30_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_24_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_32_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_24_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2542/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2426/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U3169/ZN (CLKNAND2HDV0)                       0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_32_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_32_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_13_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2507/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2353/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U3232/ZN (CLKNAND2HDV0)                       0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_31_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_31_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_1_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2558/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2463/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U3191/ZN (CLKNAND2HDV0)                       0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2504/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2363/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2934/ZN (CLKNAND2HDV0)                       0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2500/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2334/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2852/ZN (CLKNAND2HDV0)                       0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2570/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2453/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2811/ZN (CLKNAND2HDV0)                       0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2566/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2451/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2997/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2612/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2378/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2943/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2572/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2458/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2926/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2583/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2430/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2917/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2592/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2403/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2908/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_22_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2496/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2349/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2877/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2529/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2367/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2838/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2521/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2341/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2832/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2491/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2442/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2819/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_26_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_34_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_26_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2534/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2336/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2782/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_34_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_34_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2531/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2330/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2771/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_31_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_31_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2569/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2443/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2749/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2595/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2391/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2748/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2506/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2351/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2745/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2602/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2356/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2999/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2615/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2381/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2996/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2543/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2429/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2994/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2553/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2405/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2947/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2545/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2436/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2945/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2550/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2417/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2941/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2554/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2401/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2937/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2556/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2392/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2936/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2562/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2446/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2932/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2564/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2462/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2931/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2567/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2464/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2930/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2576/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2402/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2923/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2577/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2404/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2922/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2581/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2422/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2918/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2586/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2433/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2916/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2588/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2420/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2912/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2590/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2411/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2911/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2596/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2389/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2903/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2598/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2460/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2902/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2492/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2456/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2899/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2493/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2452/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2895/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2494/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2441/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2892/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2498/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2337/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2875/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2499/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2331/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2873/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2503/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2368/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2853/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2508/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2357/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2851/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2600/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2352/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2848/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2510/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2365/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2847/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2512/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2382/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2846/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2516/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2338/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2845/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2520/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2346/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2842/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2523/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2332/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2841/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2526/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2362/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2840/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2578/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2407/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2837/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2546/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2439/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2836/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2528/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2354/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2834/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2525/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2379/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2833/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2513/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2329/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2829/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2511/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2373/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2828/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2505/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2359/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2826/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2530/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2374/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2822/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2497/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2345/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2821/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2599/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2457/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2818/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2593/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2399/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2814/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2591/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2406/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2813/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2589/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2414/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2812/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2584/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2438/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2810/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2580/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2416/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2808/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2573/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2386/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2805/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2565/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2447/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2802/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2561/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2440/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2800/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2555/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2397/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2799/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_25_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_33_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_25_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2560/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2454/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2786/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_33_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_33_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_33_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_15_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2541/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2421/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2785/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_33_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_33_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_34_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_16_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2539/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2410/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2781/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_34_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_34_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_32_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_14_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2540/ZN (NAND2HDV1)                          0.00      0.04       0.19 r
  U2415/ZN (OAI211HDV1)                         0.00      0.06       0.25 f
  U2770/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_32_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_32_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2728/Z (OR2HDV0)                             0.00      0.05       0.19 r
  U2501/ZN (NAND3HDV0)                          0.00      0.05       0.24 f
  U1868/ZN (NAND2HDV0)                          0.00      0.04       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_34_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U3485/ZN (NOR2HDV2)                           0.00      0.08       0.24 r
  U1985/ZN (OAI21HDV0)                          0.00      0.06       0.30 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_34_/D (DRNQHDV0)
                                                          0.00       0.30 f
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_34_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U3485/ZN (NOR2HDV2)                           0.00      0.08       0.24 r
  U1979/ZN (OAI21HDV0)                          0.00      0.06       0.30 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_30_/D (DRNQHDV0)
                                                          0.00       0.30 f
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_30_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U3485/ZN (NOR2HDV2)                           0.00      0.08       0.24 r
  U1982/ZN (OAI21HDV0)                          0.00      0.06       0.30 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_31_/D (DRNQHDV0)
                                                          0.00       0.30 f
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_31_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_32_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U3485/ZN (NOR2HDV2)                           0.00      0.08       0.24 r
  U1975/ZN (OAI21HDV0)                          0.00      0.06       0.30 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_32_/D (DRNQHDV0)
                                                          0.00       0.30 f
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_32_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_33_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 f
  U3485/ZN (NOR2HDV2)                           0.00      0.08       0.24 r
  U1980/ZN (OAI21HDV0)                          0.00      0.06       0.30 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_33_/D (DRNQHDV0)
                                                          0.00       0.30 f
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_33_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3465/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1920/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U2376/ZN (NAND3HDV0)                          0.00      0.05       0.24 f
  U2988/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3459/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1978/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U2273/ZN (NAND3HDV0)                          0.00      0.05       0.24 f
  U2893/ZN (NAND2HDV0)                          0.00      0.03       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_2_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2732/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1967/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1876/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_3_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2731/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1958/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1878/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2730/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1953/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1879/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2729/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1949/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1860/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_7_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2727/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1998/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1863/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2726/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1989/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1867/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2725/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U2009/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1861/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2724/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1923/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1864/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2723/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1914/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1903/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_29_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2734/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1909/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1900/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2733/Z (OR2HDV0)                             0.00      0.08       0.22 f
  U1948/ZN (NAND3HDV2)                          0.00      0.03       0.25 r
  U1904/ZN (NAND2HDV0)                          0.00      0.04       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2223/ZN (CLKNAND2HDV0)                       0.00      0.04       0.19 r
  U3424/ZN (NAND3HDV2)                          0.00      0.06       0.24 f
  U2824/ZN (CLKNAND2HDV0)                       0.00      0.04       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3468/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1947/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3469/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U3081/ZN (CLKNAND2HDV0)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3462/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1942/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3463/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2966/ZN (CLKNAND2HDV0)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3450/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1968/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3451/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2743/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3474/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1966/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3475/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2709/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3420/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1954/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3421/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2991/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3435/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1927/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3436/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2987/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3477/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1946/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3478/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2986/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3453/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1937/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3454/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2985/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3447/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1987/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3448/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2983/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3444/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1917/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3445/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2981/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3414/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1997/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3415/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2928/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3438/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1941/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3439/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2919/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3483/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1933/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3484/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2914/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3426/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1955/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3427/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2909/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3456/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1990/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3457/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2904/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3480/ZN (INHDV0)                             0.00      0.02       0.16 f
  U2000/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3481/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2896/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3417/ZN (INHDV0)                             0.00      0.02       0.16 f
  U2004/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3418/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2827/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3441/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1983/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3442/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2815/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3432/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1913/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3433/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2807/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3429/ZN (INHDV0)                             0.00      0.02       0.16 f
  U2006/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3430/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2803/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3471/ZN (INHDV0)                             0.00      0.02       0.16 f
  U1957/ZN (NAND2HDV0)                          0.00      0.03       0.19 r
  U3472/ZN (NAND3HDV2)                          0.00      0.05       0.24 f
  U2795/ZN (NAND2HDV0)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/Q (DRNQHDV0)
                                                0.01      0.17       0.17 r
  U2611/ZN (OAI21HDV0)                          0.00      0.05       0.22 f
  U2327/ZN (IOA21HDV0)                          0.00      0.03       0.25 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.25 r
  data arrival time                                                  0.25

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3221/Z (OR2HDV0)                             0.00      0.07       0.22 f
  U3222/Z (AND2HDV0)                            0.00      0.05       0.27 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.27 f
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.04       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/Q (DRNQHDV0)
                                                0.00      0.16       0.16 r
  U2078/ZN (NAND2HDV0)                          0.00      0.05       0.21 f
  U1919/ZN (OAI21HDV0)                          0.00      0.03       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_29_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3133/Z (AND2HDV0)                            0.00      0.06       0.20 f
  U1962/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_1_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3028/Z (AND2HDV0)                            0.00      0.06       0.20 f
  U1981/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3010/Z (AND2HDV0)                            0.00      0.06       0.20 f
  U2011/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3393/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1926/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3392/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1924/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3402/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U2010/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3410/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1976/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3397/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1994/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3001/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1956/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3396/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U2001/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3406/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1959/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3398/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1992/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3399/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1995/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3411/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1984/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3401/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U2002/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3412/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1986/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3404/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1988/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2952/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1960/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3403/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U2008/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3405/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1951/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3407/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1965/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3409/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1973/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3408/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1970/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3395/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U2003/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3400/Z (AND2HDV1)                            0.00      0.06       0.20 f
  U1999/ZN (IAO21HDV0)                          0.00      0.04       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2948/Z (CLKXOR2HDV2)                         0.00      0.10       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2940/Z (CLKXOR2HDV2)                         0.00      0.10       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2920/Z (CLKXOR2HDV2)                         0.00      0.10       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2850/Z (CLKXOR2HDV2)                         0.00      0.10       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2955/Z (CLKXOR2HDV2)                         0.00      0.10       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2953/Z (CLKXOR2HDV2)                         0.00      0.10       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2944/Z (CLKXOR2HDV2)                         0.00      0.10       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2925/Z (CLKXOR2HDV2)                         0.00      0.10       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2915/Z (CLKXOR2HDV2)                         0.00      0.10       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2910/Z (CLKXOR2HDV2)                         0.00      0.10       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2906/Z (CLKXOR2HDV2)                         0.00      0.10       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3460/Z (XOR2HDV0)                            0.00      0.09       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3175/Z (XOR2HDV0)                            0.00      0.09       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U3021/Z (XOR2HDV0)                            0.00      0.09       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2989/Z (XOR2HDV0)                            0.00      0.09       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2929/Z (XOR2HDV0)                            0.00      0.09       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2753/Z (XOR2HDV0)                            0.00      0.09       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: multb_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_0_/CK (DRNQHDV0)                              0.00       0.00 r
  multb_reg_0_/Q (DRNQHDV0)                     0.00      0.15       0.15 r
  U3610/Z (AND2HDV0)                            0.00      0.06       0.21 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.21 r
  data arrival time                                                  0.21

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3133/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_1_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3028/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3010/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U3374/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U3377/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U3376/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U3373/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U3380/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U3378/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U3386/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U3389/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U3383/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U3382/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U3385/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3400/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3410/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3397/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3001/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3396/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3406/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3398/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3399/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3393/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3411/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3401/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3412/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3404/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3392/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2952/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3403/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3405/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3402/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3407/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3409/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3408/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U3395/Z (AND2HDV1)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U3379/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U3375/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U3381/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U3384/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U3387/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 r
  U3388/Z (AND2HDV0)                            0.00      0.06       0.20 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.20 r
  data arrival time                                                  0.20

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: product_reg_35_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[35]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_35_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_35_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3371/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[35] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_34_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[34]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_34_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_34_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3338/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[34] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_33_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[33]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_33_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_33_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3339/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[33] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_32_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[32]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_32_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_32_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3340/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[32] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_31_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[31]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_31_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_31_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3341/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[31] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_30_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[30]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_30_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_30_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3342/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[30] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_29_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[29]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_29_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_29_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3343/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[29] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_28_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[28]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_28_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_28_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3344/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[28] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_27_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[27]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_27_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_27_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3345/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[27] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_26_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[26]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_26_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_26_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3346/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[26] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_25_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[25]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_25_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_25_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3347/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[25] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_24_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[24]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_24_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_24_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3348/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[24] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_23_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[23]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_23_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_23_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3349/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[23] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_22_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[22]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_22_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_22_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3350/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[22] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_21_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[21]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_21_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_21_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3351/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[21] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_20_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[20]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_20_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_20_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3352/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[20] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_19_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[19]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_19_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_19_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3353/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[19] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_18_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[18]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_18_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_18_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3354/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[18] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_17_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[17]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_17_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_17_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3355/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[17] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_16_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[16]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_16_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_16_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3356/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[16] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_15_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[15]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_15_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_15_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3357/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[15] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_14_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[14]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_14_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_14_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3358/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[14] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_13_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[13]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_13_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_13_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3359/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[13] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_12_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[12]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_12_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_12_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3360/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[12] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_11_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[11]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_11_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_11_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3361/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[11] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_10_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[10]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_10_/CK (DRNQHDV0)            0.00       0.00 r
  product_reg_10_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3362/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[10] (out)                      0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_9_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[9]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_9_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_9_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3363/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[9] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_8_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[8]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_8_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_8_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3364/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[8] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_7_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[7]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_7_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_7_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3365/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[7] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_6_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[6]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_6_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_6_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3366/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[6] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_5_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[5]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_5_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_5_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3367/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[5] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_4_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[4]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_4_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_4_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3368/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[4] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_3_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[3]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_3_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_3_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3337/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[3] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_2_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[2]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_2_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_2_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3370/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[2] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_1_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[1]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_1_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_1_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3369/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[1] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: product_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[0]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_0_/CK (DRNQHDV0)             0.00       0.00 r
  product_reg_0_/Q (DRNQHDV0)
                                 0.00      0.14       0.14 f
  U3372/Z (AND2HDV0)             0.00      0.04       0.18 f
  o_product[0] (out)                       0.00       0.18 f
  data arrival time                                   0.18

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  output external delay                   -0.01       0.66
  data required time                                  0.66
  -----------------------------------------------------------
  data required time                                  0.66
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_13_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_18_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_1_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_1_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_2_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_3_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_4_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_20_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_22_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_24_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_24_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_24_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_25_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_25_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_25_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_15_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_26_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_26_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_26_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_16_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_14_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_1_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_2_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_3_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_4_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_5_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_6_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_7_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_8_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_9_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_10_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_11_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_27_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_27_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_27_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_17_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_17_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_12_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.67       0.67
  clock network delay (ideal)                             0.00       0.67
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.67 r
  library setup time                                     -0.06       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: i_multa[17]
              (input port clocked by i_clk)
  Endpoint: multb_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[17] (in)               0.00      0.00       0.01 r
  multb_reg_17_/D (DRNHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_17_/CK (DRNHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[13]
              (input port clocked by i_clk)
  Endpoint: multb_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[13] (in)               0.00      0.00       0.01 r
  multb_reg_13_/D (DRNHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_13_/CK (DRNHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[15]
              (input port clocked by i_clk)
  Endpoint: multb_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[15] (in)               0.00      0.00       0.01 r
  multb_reg_15_/D (DRNQHDV1)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_15_/CK (DRNQHDV1)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[1] (input port clocked by i_clk)
  Endpoint: multa_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[1] (in)                0.00      0.00       0.01 r
  multa_reg_1_/D (DRNQHDV2)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_1_/CK (DRNQHDV2)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[4] (input port clocked by i_clk)
  Endpoint: multa_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[4] (in)                0.00      0.00       0.01 r
  multa_reg_4_/D (DRNQHDV2)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_4_/CK (DRNQHDV2)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[5] (input port clocked by i_clk)
  Endpoint: multa_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[5] (in)                0.00      0.00       0.01 r
  multa_reg_5_/D (DRNQHDV2)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_5_/CK (DRNQHDV2)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[16]
              (input port clocked by i_clk)
  Endpoint: multa_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[16] (in)               0.00      0.00       0.01 r
  multa_reg_16_/D (DRNQHDV2)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_16_/CK (DRNQHDV2)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[2] (input port clocked by i_clk)
  Endpoint: multa_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[2] (in)                0.00      0.00       0.01 r
  multa_reg_2_/D (DRNQHDV2)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_2_/CK (DRNQHDV2)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[0] (input port clocked by i_clk)
  Endpoint: multa_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[0] (in)                0.00      0.00       0.01 r
  multa_reg_0_/D (DRNQHDV2)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_0_/CK (DRNQHDV2)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[11]
              (input port clocked by i_clk)
  Endpoint: multa_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[11] (in)               0.00      0.00       0.01 r
  multa_reg_11_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_11_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[14]
              (input port clocked by i_clk)
  Endpoint: multa_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[14] (in)               0.00      0.00       0.01 r
  multa_reg_14_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_14_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[8] (input port clocked by i_clk)
  Endpoint: multa_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[8] (in)                0.00      0.00       0.01 r
  multa_reg_8_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_8_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[15]
              (input port clocked by i_clk)
  Endpoint: multa_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[15] (in)               0.00      0.00       0.01 r
  multa_reg_15_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_15_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[13]
              (input port clocked by i_clk)
  Endpoint: multa_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[13] (in)               0.00      0.00       0.01 r
  multa_reg_13_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_13_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[12]
              (input port clocked by i_clk)
  Endpoint: multa_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[12] (in)               0.00      0.00       0.01 r
  multa_reg_12_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_12_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[10]
              (input port clocked by i_clk)
  Endpoint: multa_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[10] (in)               0.00      0.00       0.01 r
  multa_reg_10_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_10_/CK (DRNQHDV4)              0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[9] (input port clocked by i_clk)
  Endpoint: multa_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[9] (in)                0.00      0.00       0.01 r
  multa_reg_9_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_9_/CK (DRNQHDV4)               0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[3] (input port clocked by i_clk)
  Endpoint: multa_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[3] (in)                0.00      0.00       0.01 r
  multa_reg_3_/D (DRNHDV2)                 0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_3_/CK (DRNHDV2)                0.00       0.67 r
  library setup time                      -0.05       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: i_multa[7] (input port clocked by i_clk)
  Endpoint: multa_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[7] (in)                0.00      0.00       0.01 r
  multa_reg_7_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_7_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[0] (input port clocked by i_clk)
  Endpoint: multb_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[0] (in)                0.00      0.00       0.01 r
  multb_reg_0_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_0_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[6] (input port clocked by i_clk)
  Endpoint: multa_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[6] (in)                0.00      0.00       0.01 r
  multa_reg_6_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_6_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[17]
              (input port clocked by i_clk)
  Endpoint: multa_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[17] (in)               0.00      0.00       0.01 r
  multa_reg_17_/D (DRNQHDV0)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multa_reg_17_/CK (DRNQHDV0)              0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[12]
              (input port clocked by i_clk)
  Endpoint: multb_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[12] (in)               0.00      0.00       0.01 r
  multb_reg_12_/D (DRNQHDV0)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_12_/CK (DRNQHDV0)              0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[11]
              (input port clocked by i_clk)
  Endpoint: multb_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[11] (in)               0.00      0.00       0.01 r
  multb_reg_11_/D (DRNQHDV0)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_11_/CK (DRNQHDV0)              0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[10]
              (input port clocked by i_clk)
  Endpoint: multb_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[10] (in)               0.00      0.00       0.01 r
  multb_reg_10_/D (DRNQHDV0)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_10_/CK (DRNQHDV0)              0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[9] (input port clocked by i_clk)
  Endpoint: multb_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[9] (in)                0.00      0.00       0.01 r
  multb_reg_9_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_9_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[8] (input port clocked by i_clk)
  Endpoint: multb_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[8] (in)                0.00      0.00       0.01 r
  multb_reg_8_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_8_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[7] (input port clocked by i_clk)
  Endpoint: multb_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[7] (in)                0.00      0.00       0.01 r
  multb_reg_7_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_7_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[6] (input port clocked by i_clk)
  Endpoint: multb_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[6] (in)                0.00      0.00       0.01 r
  multb_reg_6_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_6_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[5] (input port clocked by i_clk)
  Endpoint: multb_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[5] (in)                0.00      0.00       0.01 r
  multb_reg_5_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_5_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[4] (input port clocked by i_clk)
  Endpoint: multb_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[4] (in)                0.00      0.00       0.01 r
  multb_reg_4_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_4_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[3] (input port clocked by i_clk)
  Endpoint: multb_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[3] (in)                0.00      0.00       0.01 r
  multb_reg_3_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_3_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[2] (input port clocked by i_clk)
  Endpoint: multb_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[2] (in)                0.00      0.00       0.01 r
  multb_reg_2_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_2_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[1] (input port clocked by i_clk)
  Endpoint: multb_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[1] (in)                0.00      0.00       0.01 r
  multb_reg_1_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_1_/CK (DRNQHDV0)               0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[14]
              (input port clocked by i_clk)
  Endpoint: multb_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[14] (in)               0.00      0.00       0.01 r
  multb_reg_14_/D (DRNQHDV0)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_14_/CK (DRNQHDV0)              0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: i_multa[16]
              (input port clocked by i_clk)
  Endpoint: multb_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[16] (in)               0.00      0.00       0.01 r
  multb_reg_16_/D (DRNQHDV0)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.67       0.67
  clock network delay (ideal)              0.00       0.67
  multb_reg_16_/CK (DRNQHDV0)              0.00       0.67 r
  library setup time                      -0.05       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.61


1
