Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec  6 11:23:44 2023
| Host         : DippeePrime running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file topBrain_timing_summary_routed.rpt -pb topBrain_timing_summary_routed.pb -rpx topBrain_timing_summary_routed.rpx -warn_on_violation
| Design       : topBrain
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  493         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (493)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (902)
5. checking no_input_delay (0)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (493)
--------------------------
 There are 493 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (902)
--------------------------------------------------
 There are 902 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  890          inf        0.000                      0                  890           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           890 Endpoints
Min Delay           890 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matrixReloaded/data0_reg[-5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.088ns  (logic 12.089ns (23.663%)  route 38.999ns (76.337%))
  Logic Levels:           37  (CARRY4=5 DSP48E1=2 FDSE=1 LUT2=2 LUT3=2 LUT4=5 LUT5=5 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDSE                         0.000     0.000 r  matrixReloaded/data0_reg[-5]/C
    SLICE_X60Y66         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  matrixReloaded/data0_reg[-5]/Q
                         net (fo=27, routed)          4.378     4.896    matrixReloaded/fpuCalculations/fract0__0_3
    SLICE_X32Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.020 r  matrixReloaded/fpuCalculations/fract0_i_158/O
                         net (fo=1, routed)           1.540     6.559    matrixReloaded/fpuCalculations/fract0_i_158_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I4_O)        0.124     6.683 f  matrixReloaded/fpuCalculations/fract0_i_106/O
                         net (fo=7, routed)           1.059     7.743    matrixReloaded/fpuCalculations/fract0_i_106_n_0
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.124     7.867 r  matrixReloaded/fpuCalculations/fract0_i_50/O
                         net (fo=9, routed)           1.630     9.497    matrixReloaded/fpuCalculations/fract0_i_50_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.621 r  matrixReloaded/fpuCalculations/fract0_i_102/O
                         net (fo=32, routed)          1.577    11.198    matrixReloaded/fpuCalculations/fract0_i_102_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.322 r  matrixReloaded/fpuCalculations/fract0_i_96/O
                         net (fo=2, routed)           0.807    12.130    matrixReloaded/fpuCalculations/fract0_i_96_n_0
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.152    12.282 r  matrixReloaded/fpuCalculations/fract0_i_44/O
                         net (fo=2, routed)           0.664    12.946    matrixReloaded/fpuCalculations/fract0_i_44_n_0
    SLICE_X29Y69         LUT5 (Prop_lut5_I2_O)        0.332    13.278 r  matrixReloaded/fpuCalculations/fract0_i_1/O
                         net (fo=1, routed)           0.875    14.153    matrixReloaded/fpuCalculations/fractl[16]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    18.004 r  matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.006    matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    19.524 r  matrixReloaded/fpuCalculations/fract0__0/P[22]
                         net (fo=12, routed)          2.172    21.696    matrixReloaded/fpuCalculations/l88_in
    SLICE_X30Y78         LUT4 (Prop_lut4_I1_O)        0.150    21.846 f  matrixReloaded/fpuCalculations/output[7]_i_73/O
                         net (fo=6, routed)           0.899    22.745    matrixReloaded/fpuCalculations/output[7]_i_73_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.328    23.073 f  matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          1.171    24.244    matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X30Y79         LUT6 (Prop_lut6_I0_O)        0.124    24.368 r  matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          0.647    25.015    matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.124    25.139 r  matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           0.772    25.911    matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X37Y77         LUT3 (Prop_lut3_I0_O)        0.150    26.061 r  matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           0.870    26.931    matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I3_O)        0.326    27.257 r  matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           0.722    27.979    matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.103 r  matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    28.103    matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.653 r  matrixReloaded/fpuCalculations/output_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.653    matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.875 f  matrixReloaded/fpuCalculations/output_reg[7]_i_26/O[0]
                         net (fo=4, routed)           0.839    29.714    matrixReloaded/fpuCalculations/output_reg[7]_i_26_n_7
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.325    30.039 r  matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.452    30.491    matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.328    30.819 f  matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.800    31.619    matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I3_O)        0.124    31.743 r  matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          0.986    32.729    matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I2_O)        0.124    32.853 r  matrixReloaded/fpuCalculations/output[-1]_i_88/O
                         net (fo=93, routed)          2.974    35.826    matrixReloaded/fpuCalculations/output[-1]_i_113_n_0
    SLICE_X32Y88         LUT4 (Prop_lut4_I3_O)        0.124    35.950 r  matrixReloaded/fpuCalculations/output[7]_i_1789/O
                         net (fo=110, routed)         3.480    39.430    matrixReloaded/fpuCalculations/output[7]_i_1789_n_0
    SLICE_X28Y98         LUT6 (Prop_lut6_I2_O)        0.124    39.554 r  matrixReloaded/fpuCalculations/output[7]_i_3257/O
                         net (fo=1, routed)           0.569    40.123    matrixReloaded/fpuCalculations/output[7]_i_3257_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    40.630 r  matrixReloaded/fpuCalculations/output_reg[7]_i_2628/CO[3]
                         net (fo=1, routed)           0.000    40.630    matrixReloaded/fpuCalculations/output_reg[7]_i_2628_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.744 r  matrixReloaded/fpuCalculations/output_reg[7]_i_1818/CO[3]
                         net (fo=1, routed)           0.001    40.744    matrixReloaded/fpuCalculations/output_reg[7]_i_1818_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.858 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1047/CO[3]
                         net (fo=1, routed)           1.694    42.553    matrixReloaded/fpuCalculations/orx11_in
    SLICE_X30Y83         LUT4 (Prop_lut4_I0_O)        0.124    42.677 f  matrixReloaded/fpuCalculations/output[7]_i_524/O
                         net (fo=1, routed)           0.670    43.347    matrixReloaded/fpuCalculations/output[7]_i_524_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I4_O)        0.124    43.471 f  matrixReloaded/fpuCalculations/output[7]_i_306/O
                         net (fo=1, routed)           0.452    43.923    matrixReloaded/fpuCalculations/output[7]_i_306_n_0
    SLICE_X30Y83         LUT6 (Prop_lut6_I5_O)        0.124    44.047 f  matrixReloaded/fpuCalculations/output[7]_i_181/O
                         net (fo=1, routed)           0.815    44.861    matrixReloaded/fpuCalculations/output[7]_i_181_n_0
    SLICE_X30Y81         LUT4 (Prop_lut4_I2_O)        0.124    44.985 f  matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.162    45.147    matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X30Y81         LUT5 (Prop_lut5_I1_O)        0.124    45.271 f  matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           1.184    46.455    matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.124    46.579 r  matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.106    47.685    matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.124    47.809 r  matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          1.421    49.231    matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I3_O)        0.124    49.355 r  matrixReloaded/fpuCalculations/output[1]_i_2/O
                         net (fo=1, routed)           1.610    50.964    matrixReloaded/fpuCalculations/output[1]_i_2_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124    51.088 r  matrixReloaded/fpuCalculations/output[1]_i_1/O
                         net (fo=1, routed)           0.000    51.088    matrixReloaded/fpuCalculations/output[1]_i_1_n_0
    SLICE_X56Y68         FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/data0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[-17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.018ns  (logic 9.377ns (18.380%)  route 41.641ns (81.620%))
  Logic Levels:           46  (CARRY4=14 FDRE=1 LUT2=2 LUT3=3 LUT4=7 LUT5=7 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE                         0.000     0.000 r  matrixReloaded/data0_reg[1]/C
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  matrixReloaded/data0_reg[1]/Q
                         net (fo=21, routed)          0.998     1.417    matrixReloaded/fpuCalculations/output_reg[8]_1[15]
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.299     1.716 f  matrixReloaded/fpuCalculations/fract0__0_i_15/O
                         net (fo=1, routed)           0.665     2.381    matrixReloaded/fpuCalculations/fract0__0_i_15_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124     2.505 r  matrixReloaded/fpuCalculations/fract0__0_i_8/O
                         net (fo=50, routed)          1.476     3.982    matrixReloaded/fpuCalculations/fract0__0_i_8_n_0
    SLICE_X58Y75         LUT4 (Prop_lut4_I0_O)        0.124     4.106 r  matrixReloaded/fpuCalculations/output[8]_i_140/O
                         net (fo=1, routed)           0.000     4.106    matrixReloaded/fpuCalculations/output[8]_i_140_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.712 f  matrixReloaded/fpuCalculations/output_reg[8]_i_90/O[3]
                         net (fo=73, routed)          3.672     8.384    matrixReloaded/fpuCalculations/output_reg[8]_i_90_n_4
    SLICE_X60Y87         LUT4 (Prop_lut4_I3_O)        0.306     8.690 r  matrixReloaded/fpuCalculations/output[7]_i_576/O
                         net (fo=12, routed)          0.991     9.681    matrixReloaded/fpuCalculations/output[7]_i_576_n_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.805 r  matrixReloaded/fpuCalculations/output[7]_i_580/O
                         net (fo=2, routed)           0.899    10.704    matrixReloaded/fpuCalculations/output[7]_i_580_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.828 r  matrixReloaded/fpuCalculations/output[7]_i_1124/O
                         net (fo=1, routed)           0.644    11.472    matrixReloaded/fpuCalculations/output[7]_i_1124_n_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.596 r  matrixReloaded/fpuCalculations/output[7]_i_585/O
                         net (fo=1, routed)           1.029    12.625    matrixReloaded/fpuCalculations/output[7]_i_585_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.749 f  matrixReloaded/fpuCalculations/output[7]_i_337/O
                         net (fo=1, routed)           0.670    13.419    matrixReloaded/fpuCalculations/output[7]_i_337_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.543 r  matrixReloaded/fpuCalculations/output[7]_i_204/O
                         net (fo=1, routed)           1.412    14.956    matrixReloaded/fpuCalculations/output[7]_i_204_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.080 r  matrixReloaded/fpuCalculations/output[7]_i_117/O
                         net (fo=3, routed)           0.813    15.892    matrixReloaded/fpuCalculations/output[7]_i_117_n_0
    SLICE_X61Y75         LUT3 (Prop_lut3_I2_O)        0.124    16.016 r  matrixReloaded/fpuCalculations/output[4]_i_87/O
                         net (fo=1, routed)           0.520    16.536    matrixReloaded/fpuCalculations/output[4]_i_87_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.062 r  matrixReloaded/fpuCalculations/output_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.062    matrixReloaded/fpuCalculations/output_reg[4]_i_57_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  matrixReloaded/fpuCalculations/output_reg[4]_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.176    matrixReloaded/fpuCalculations/output_reg[4]_i_92_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.290 r  matrixReloaded/fpuCalculations/output_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.290    matrixReloaded/fpuCalculations/output_reg[4]_i_69_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  matrixReloaded/fpuCalculations/output_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    17.404    matrixReloaded/fpuCalculations/output_reg[4]_i_55_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  matrixReloaded/fpuCalculations/output_reg[4]_i_56/CO[3]
                         net (fo=1, routed)           0.000    17.518    matrixReloaded/fpuCalculations/output_reg[4]_i_56_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.632 r  matrixReloaded/fpuCalculations/output_reg[7]_i_200/CO[3]
                         net (fo=1, routed)           0.000    17.632    matrixReloaded/fpuCalculations/output_reg[7]_i_200_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.854 r  matrixReloaded/fpuCalculations/output_reg[7]_i_121/O[0]
                         net (fo=15, routed)          2.759    20.613    matrixReloaded/fpuCalculations/l152_in
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.325    20.938 r  matrixReloaded/fpuCalculations/output[7]_i_115/O
                         net (fo=2, routed)           0.823    21.761    matrixReloaded/fpuCalculations/output[7]_i_115_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I3_O)        0.326    22.087 f  matrixReloaded/fpuCalculations/output[7]_i_41/O
                         net (fo=19, routed)          1.550    23.637    matrixReloaded/fpuCalculations/output[7]_i_41_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    23.761 r  matrixReloaded/fpuCalculations/output[0]_i_17/O
                         net (fo=1, routed)           0.536    24.297    matrixReloaded/fpuCalculations/output[0]_i_17_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124    24.421 r  matrixReloaded/fpuCalculations/output[0]_i_13/O
                         net (fo=1, routed)           0.000    24.421    matrixReloaded/fpuCalculations/output[0]_i_13_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.953 r  matrixReloaded/fpuCalculations/output_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.953    matrixReloaded/fpuCalculations/output_reg[0]_i_5_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.287 f  matrixReloaded/fpuCalculations/output_reg[4]_i_12/O[1]
                         net (fo=6, routed)           0.954    26.241    matrixReloaded/fpuCalculations/output_reg[4]_i_12_n_6
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.303    26.544 r  matrixReloaded/fpuCalculations/output[7]_i_135/O
                         net (fo=1, routed)           0.796    27.340    matrixReloaded/fpuCalculations/output[7]_i_135_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124    27.464 f  matrixReloaded/fpuCalculations/output[7]_i_53/O
                         net (fo=2, routed)           0.797    28.261    matrixReloaded/fpuCalculations/output[7]_i_53_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124    28.385 r  matrixReloaded/fpuCalculations/output[4]_i_11/O
                         net (fo=40, routed)          1.998    30.384    matrixReloaded/fpuCalculations/output[4]_i_11_n_0
    SLICE_X47Y77         LUT5 (Prop_lut5_I4_O)        0.124    30.508 r  matrixReloaded/fpuCalculations/output[7]_i_126/O
                         net (fo=88, routed)          2.564    33.072    matrixReloaded/fpuCalculations/output[-1]_i_135_n_0
    SLICE_X52Y84         LUT2 (Prop_lut2_I1_O)        0.150    33.222 r  matrixReloaded/fpuCalculations/output[7]_i_230/O
                         net (fo=126, routed)         1.616    34.838    matrixReloaded/fpuCalculations/output[7]_i_230_n_0
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.383    35.221 r  matrixReloaded/fpuCalculations/output[7]_i_225/O
                         net (fo=29, routed)          4.198    39.419    matrixReloaded/fpuCalculations/output[7]_i_2841_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.332    39.751 r  matrixReloaded/fpuCalculations/output[7]_i_3642/O
                         net (fo=1, routed)           0.000    39.751    matrixReloaded/fpuCalculations/output[7]_i_3642_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.301 r  matrixReloaded/fpuCalculations/output_reg[7]_i_3427/CO[3]
                         net (fo=1, routed)           0.000    40.301    matrixReloaded/fpuCalculations/output_reg[7]_i_3427_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.415 r  matrixReloaded/fpuCalculations/output_reg[7]_i_2882/CO[3]
                         net (fo=1, routed)           0.000    40.415    matrixReloaded/fpuCalculations/output_reg[7]_i_2882_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.529 r  matrixReloaded/fpuCalculations/output_reg[7]_i_2096/CO[3]
                         net (fo=1, routed)           0.000    40.529    matrixReloaded/fpuCalculations/output_reg[7]_i_2096_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.643 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1293/CO[3]
                         net (fo=1, routed)           1.406    42.048    matrixReloaded/fpuCalculations/output_reg[7]_i_1293_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I2_O)        0.124    42.172 f  matrixReloaded/fpuCalculations/output[7]_i_658/O
                         net (fo=1, routed)           0.263    42.435    matrixReloaded/fpuCalculations/output[7]_i_658_n_0
    SLICE_X51Y84         LUT5 (Prop_lut5_I4_O)        0.124    42.559 f  matrixReloaded/fpuCalculations/output[7]_i_366/O
                         net (fo=1, routed)           1.177    43.736    matrixReloaded/fpuCalculations/output[7]_i_366_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I5_O)        0.124    43.860 f  matrixReloaded/fpuCalculations/output[7]_i_237/O
                         net (fo=1, routed)           0.797    44.657    matrixReloaded/fpuCalculations/output[7]_i_237_n_0
    SLICE_X57Y80         LUT4 (Prop_lut4_I2_O)        0.124    44.781 f  matrixReloaded/fpuCalculations/output[7]_i_133/O
                         net (fo=1, routed)           0.433    45.214    matrixReloaded/fpuCalculations/output[7]_i_133_n_0
    SLICE_X57Y80         LUT5 (Prop_lut5_I4_O)        0.124    45.338 r  matrixReloaded/fpuCalculations/output[7]_i_46/O
                         net (fo=1, routed)           1.203    46.541    matrixReloaded/fpuCalculations/output[7]_i_46_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    46.665 r  matrixReloaded/fpuCalculations/output[7]_i_13/O
                         net (fo=30, routed)          1.374    48.038    matrixReloaded/fpuCalculations/output[7]_i_13_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I0_O)        0.124    48.162 r  matrixReloaded/fpuCalculations/output[4]_i_13/O
                         net (fo=3, routed)           1.165    49.327    matrixReloaded/fpuCalculations/output[4]_i_13_n_0
    SLICE_X56Y70         LUT3 (Prop_lut3_I0_O)        0.124    49.451 r  matrixReloaded/fpuCalculations/output[-1]_i_2/O
                         net (fo=22, routed)          1.442    50.894    matrixReloaded/fpuCalculations/output[-1]_i_2_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I1_O)        0.124    51.018 r  matrixReloaded/fpuCalculations/output[-17]_i_1/O
                         net (fo=1, routed)           0.000    51.018    matrixReloaded/fpuCalculations/output[-17]_i_1_n_0
    SLICE_X54Y67         FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[-17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/data0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[-18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.008ns  (logic 9.377ns (18.384%)  route 41.631ns (81.617%))
  Logic Levels:           46  (CARRY4=14 FDRE=1 LUT2=2 LUT3=3 LUT4=7 LUT5=7 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE                         0.000     0.000 r  matrixReloaded/data0_reg[1]/C
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  matrixReloaded/data0_reg[1]/Q
                         net (fo=21, routed)          0.998     1.417    matrixReloaded/fpuCalculations/output_reg[8]_1[15]
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.299     1.716 f  matrixReloaded/fpuCalculations/fract0__0_i_15/O
                         net (fo=1, routed)           0.665     2.381    matrixReloaded/fpuCalculations/fract0__0_i_15_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124     2.505 r  matrixReloaded/fpuCalculations/fract0__0_i_8/O
                         net (fo=50, routed)          1.476     3.982    matrixReloaded/fpuCalculations/fract0__0_i_8_n_0
    SLICE_X58Y75         LUT4 (Prop_lut4_I0_O)        0.124     4.106 r  matrixReloaded/fpuCalculations/output[8]_i_140/O
                         net (fo=1, routed)           0.000     4.106    matrixReloaded/fpuCalculations/output[8]_i_140_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.712 f  matrixReloaded/fpuCalculations/output_reg[8]_i_90/O[3]
                         net (fo=73, routed)          3.672     8.384    matrixReloaded/fpuCalculations/output_reg[8]_i_90_n_4
    SLICE_X60Y87         LUT4 (Prop_lut4_I3_O)        0.306     8.690 r  matrixReloaded/fpuCalculations/output[7]_i_576/O
                         net (fo=12, routed)          0.991     9.681    matrixReloaded/fpuCalculations/output[7]_i_576_n_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.805 r  matrixReloaded/fpuCalculations/output[7]_i_580/O
                         net (fo=2, routed)           0.899    10.704    matrixReloaded/fpuCalculations/output[7]_i_580_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.828 r  matrixReloaded/fpuCalculations/output[7]_i_1124/O
                         net (fo=1, routed)           0.644    11.472    matrixReloaded/fpuCalculations/output[7]_i_1124_n_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.596 r  matrixReloaded/fpuCalculations/output[7]_i_585/O
                         net (fo=1, routed)           1.029    12.625    matrixReloaded/fpuCalculations/output[7]_i_585_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.749 f  matrixReloaded/fpuCalculations/output[7]_i_337/O
                         net (fo=1, routed)           0.670    13.419    matrixReloaded/fpuCalculations/output[7]_i_337_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.543 r  matrixReloaded/fpuCalculations/output[7]_i_204/O
                         net (fo=1, routed)           1.412    14.956    matrixReloaded/fpuCalculations/output[7]_i_204_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.080 r  matrixReloaded/fpuCalculations/output[7]_i_117/O
                         net (fo=3, routed)           0.813    15.892    matrixReloaded/fpuCalculations/output[7]_i_117_n_0
    SLICE_X61Y75         LUT3 (Prop_lut3_I2_O)        0.124    16.016 r  matrixReloaded/fpuCalculations/output[4]_i_87/O
                         net (fo=1, routed)           0.520    16.536    matrixReloaded/fpuCalculations/output[4]_i_87_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.062 r  matrixReloaded/fpuCalculations/output_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.062    matrixReloaded/fpuCalculations/output_reg[4]_i_57_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  matrixReloaded/fpuCalculations/output_reg[4]_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.176    matrixReloaded/fpuCalculations/output_reg[4]_i_92_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.290 r  matrixReloaded/fpuCalculations/output_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.290    matrixReloaded/fpuCalculations/output_reg[4]_i_69_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  matrixReloaded/fpuCalculations/output_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    17.404    matrixReloaded/fpuCalculations/output_reg[4]_i_55_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  matrixReloaded/fpuCalculations/output_reg[4]_i_56/CO[3]
                         net (fo=1, routed)           0.000    17.518    matrixReloaded/fpuCalculations/output_reg[4]_i_56_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.632 r  matrixReloaded/fpuCalculations/output_reg[7]_i_200/CO[3]
                         net (fo=1, routed)           0.000    17.632    matrixReloaded/fpuCalculations/output_reg[7]_i_200_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.854 r  matrixReloaded/fpuCalculations/output_reg[7]_i_121/O[0]
                         net (fo=15, routed)          2.759    20.613    matrixReloaded/fpuCalculations/l152_in
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.325    20.938 r  matrixReloaded/fpuCalculations/output[7]_i_115/O
                         net (fo=2, routed)           0.823    21.761    matrixReloaded/fpuCalculations/output[7]_i_115_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I3_O)        0.326    22.087 f  matrixReloaded/fpuCalculations/output[7]_i_41/O
                         net (fo=19, routed)          1.550    23.637    matrixReloaded/fpuCalculations/output[7]_i_41_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    23.761 r  matrixReloaded/fpuCalculations/output[0]_i_17/O
                         net (fo=1, routed)           0.536    24.297    matrixReloaded/fpuCalculations/output[0]_i_17_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124    24.421 r  matrixReloaded/fpuCalculations/output[0]_i_13/O
                         net (fo=1, routed)           0.000    24.421    matrixReloaded/fpuCalculations/output[0]_i_13_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.953 r  matrixReloaded/fpuCalculations/output_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.953    matrixReloaded/fpuCalculations/output_reg[0]_i_5_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.287 f  matrixReloaded/fpuCalculations/output_reg[4]_i_12/O[1]
                         net (fo=6, routed)           0.954    26.241    matrixReloaded/fpuCalculations/output_reg[4]_i_12_n_6
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.303    26.544 r  matrixReloaded/fpuCalculations/output[7]_i_135/O
                         net (fo=1, routed)           0.796    27.340    matrixReloaded/fpuCalculations/output[7]_i_135_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124    27.464 f  matrixReloaded/fpuCalculations/output[7]_i_53/O
                         net (fo=2, routed)           0.797    28.261    matrixReloaded/fpuCalculations/output[7]_i_53_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124    28.385 r  matrixReloaded/fpuCalculations/output[4]_i_11/O
                         net (fo=40, routed)          1.998    30.384    matrixReloaded/fpuCalculations/output[4]_i_11_n_0
    SLICE_X47Y77         LUT5 (Prop_lut5_I4_O)        0.124    30.508 r  matrixReloaded/fpuCalculations/output[7]_i_126/O
                         net (fo=88, routed)          2.564    33.072    matrixReloaded/fpuCalculations/output[-1]_i_135_n_0
    SLICE_X52Y84         LUT2 (Prop_lut2_I1_O)        0.150    33.222 r  matrixReloaded/fpuCalculations/output[7]_i_230/O
                         net (fo=126, routed)         1.616    34.838    matrixReloaded/fpuCalculations/output[7]_i_230_n_0
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.383    35.221 r  matrixReloaded/fpuCalculations/output[7]_i_225/O
                         net (fo=29, routed)          4.198    39.419    matrixReloaded/fpuCalculations/output[7]_i_2841_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.332    39.751 r  matrixReloaded/fpuCalculations/output[7]_i_3642/O
                         net (fo=1, routed)           0.000    39.751    matrixReloaded/fpuCalculations/output[7]_i_3642_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.301 r  matrixReloaded/fpuCalculations/output_reg[7]_i_3427/CO[3]
                         net (fo=1, routed)           0.000    40.301    matrixReloaded/fpuCalculations/output_reg[7]_i_3427_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.415 r  matrixReloaded/fpuCalculations/output_reg[7]_i_2882/CO[3]
                         net (fo=1, routed)           0.000    40.415    matrixReloaded/fpuCalculations/output_reg[7]_i_2882_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.529 r  matrixReloaded/fpuCalculations/output_reg[7]_i_2096/CO[3]
                         net (fo=1, routed)           0.000    40.529    matrixReloaded/fpuCalculations/output_reg[7]_i_2096_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.643 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1293/CO[3]
                         net (fo=1, routed)           1.406    42.048    matrixReloaded/fpuCalculations/output_reg[7]_i_1293_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I2_O)        0.124    42.172 f  matrixReloaded/fpuCalculations/output[7]_i_658/O
                         net (fo=1, routed)           0.263    42.435    matrixReloaded/fpuCalculations/output[7]_i_658_n_0
    SLICE_X51Y84         LUT5 (Prop_lut5_I4_O)        0.124    42.559 f  matrixReloaded/fpuCalculations/output[7]_i_366/O
                         net (fo=1, routed)           1.177    43.736    matrixReloaded/fpuCalculations/output[7]_i_366_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I5_O)        0.124    43.860 f  matrixReloaded/fpuCalculations/output[7]_i_237/O
                         net (fo=1, routed)           0.797    44.657    matrixReloaded/fpuCalculations/output[7]_i_237_n_0
    SLICE_X57Y80         LUT4 (Prop_lut4_I2_O)        0.124    44.781 f  matrixReloaded/fpuCalculations/output[7]_i_133/O
                         net (fo=1, routed)           0.433    45.214    matrixReloaded/fpuCalculations/output[7]_i_133_n_0
    SLICE_X57Y80         LUT5 (Prop_lut5_I4_O)        0.124    45.338 r  matrixReloaded/fpuCalculations/output[7]_i_46/O
                         net (fo=1, routed)           1.203    46.541    matrixReloaded/fpuCalculations/output[7]_i_46_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    46.665 r  matrixReloaded/fpuCalculations/output[7]_i_13/O
                         net (fo=30, routed)          1.374    48.038    matrixReloaded/fpuCalculations/output[7]_i_13_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I0_O)        0.124    48.162 r  matrixReloaded/fpuCalculations/output[4]_i_13/O
                         net (fo=3, routed)           1.165    49.327    matrixReloaded/fpuCalculations/output[4]_i_13_n_0
    SLICE_X56Y70         LUT3 (Prop_lut3_I0_O)        0.124    49.451 r  matrixReloaded/fpuCalculations/output[-1]_i_2/O
                         net (fo=22, routed)          1.432    50.884    matrixReloaded/fpuCalculations/output[-1]_i_2_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I1_O)        0.124    51.008 r  matrixReloaded/fpuCalculations/output[-18]_i_1/O
                         net (fo=1, routed)           0.000    51.008    matrixReloaded/fpuCalculations/output[-18]_i_1_n_0
    SLICE_X54Y67         FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/data0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[-15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.007ns  (logic 9.377ns (18.384%)  route 41.630ns (81.616%))
  Logic Levels:           46  (CARRY4=14 FDRE=1 LUT2=2 LUT3=3 LUT4=7 LUT5=7 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE                         0.000     0.000 r  matrixReloaded/data0_reg[1]/C
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  matrixReloaded/data0_reg[1]/Q
                         net (fo=21, routed)          0.998     1.417    matrixReloaded/fpuCalculations/output_reg[8]_1[15]
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.299     1.716 f  matrixReloaded/fpuCalculations/fract0__0_i_15/O
                         net (fo=1, routed)           0.665     2.381    matrixReloaded/fpuCalculations/fract0__0_i_15_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124     2.505 r  matrixReloaded/fpuCalculations/fract0__0_i_8/O
                         net (fo=50, routed)          1.476     3.982    matrixReloaded/fpuCalculations/fract0__0_i_8_n_0
    SLICE_X58Y75         LUT4 (Prop_lut4_I0_O)        0.124     4.106 r  matrixReloaded/fpuCalculations/output[8]_i_140/O
                         net (fo=1, routed)           0.000     4.106    matrixReloaded/fpuCalculations/output[8]_i_140_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.712 f  matrixReloaded/fpuCalculations/output_reg[8]_i_90/O[3]
                         net (fo=73, routed)          3.672     8.384    matrixReloaded/fpuCalculations/output_reg[8]_i_90_n_4
    SLICE_X60Y87         LUT4 (Prop_lut4_I3_O)        0.306     8.690 r  matrixReloaded/fpuCalculations/output[7]_i_576/O
                         net (fo=12, routed)          0.991     9.681    matrixReloaded/fpuCalculations/output[7]_i_576_n_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.805 r  matrixReloaded/fpuCalculations/output[7]_i_580/O
                         net (fo=2, routed)           0.899    10.704    matrixReloaded/fpuCalculations/output[7]_i_580_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.828 r  matrixReloaded/fpuCalculations/output[7]_i_1124/O
                         net (fo=1, routed)           0.644    11.472    matrixReloaded/fpuCalculations/output[7]_i_1124_n_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.596 r  matrixReloaded/fpuCalculations/output[7]_i_585/O
                         net (fo=1, routed)           1.029    12.625    matrixReloaded/fpuCalculations/output[7]_i_585_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.749 f  matrixReloaded/fpuCalculations/output[7]_i_337/O
                         net (fo=1, routed)           0.670    13.419    matrixReloaded/fpuCalculations/output[7]_i_337_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.543 r  matrixReloaded/fpuCalculations/output[7]_i_204/O
                         net (fo=1, routed)           1.412    14.956    matrixReloaded/fpuCalculations/output[7]_i_204_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.080 r  matrixReloaded/fpuCalculations/output[7]_i_117/O
                         net (fo=3, routed)           0.813    15.892    matrixReloaded/fpuCalculations/output[7]_i_117_n_0
    SLICE_X61Y75         LUT3 (Prop_lut3_I2_O)        0.124    16.016 r  matrixReloaded/fpuCalculations/output[4]_i_87/O
                         net (fo=1, routed)           0.520    16.536    matrixReloaded/fpuCalculations/output[4]_i_87_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.062 r  matrixReloaded/fpuCalculations/output_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.062    matrixReloaded/fpuCalculations/output_reg[4]_i_57_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  matrixReloaded/fpuCalculations/output_reg[4]_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.176    matrixReloaded/fpuCalculations/output_reg[4]_i_92_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.290 r  matrixReloaded/fpuCalculations/output_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.290    matrixReloaded/fpuCalculations/output_reg[4]_i_69_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  matrixReloaded/fpuCalculations/output_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    17.404    matrixReloaded/fpuCalculations/output_reg[4]_i_55_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  matrixReloaded/fpuCalculations/output_reg[4]_i_56/CO[3]
                         net (fo=1, routed)           0.000    17.518    matrixReloaded/fpuCalculations/output_reg[4]_i_56_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.632 r  matrixReloaded/fpuCalculations/output_reg[7]_i_200/CO[3]
                         net (fo=1, routed)           0.000    17.632    matrixReloaded/fpuCalculations/output_reg[7]_i_200_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.854 r  matrixReloaded/fpuCalculations/output_reg[7]_i_121/O[0]
                         net (fo=15, routed)          2.759    20.613    matrixReloaded/fpuCalculations/l152_in
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.325    20.938 r  matrixReloaded/fpuCalculations/output[7]_i_115/O
                         net (fo=2, routed)           0.823    21.761    matrixReloaded/fpuCalculations/output[7]_i_115_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I3_O)        0.326    22.087 f  matrixReloaded/fpuCalculations/output[7]_i_41/O
                         net (fo=19, routed)          1.550    23.637    matrixReloaded/fpuCalculations/output[7]_i_41_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    23.761 r  matrixReloaded/fpuCalculations/output[0]_i_17/O
                         net (fo=1, routed)           0.536    24.297    matrixReloaded/fpuCalculations/output[0]_i_17_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124    24.421 r  matrixReloaded/fpuCalculations/output[0]_i_13/O
                         net (fo=1, routed)           0.000    24.421    matrixReloaded/fpuCalculations/output[0]_i_13_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.953 r  matrixReloaded/fpuCalculations/output_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.953    matrixReloaded/fpuCalculations/output_reg[0]_i_5_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.287 f  matrixReloaded/fpuCalculations/output_reg[4]_i_12/O[1]
                         net (fo=6, routed)           0.954    26.241    matrixReloaded/fpuCalculations/output_reg[4]_i_12_n_6
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.303    26.544 r  matrixReloaded/fpuCalculations/output[7]_i_135/O
                         net (fo=1, routed)           0.796    27.340    matrixReloaded/fpuCalculations/output[7]_i_135_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124    27.464 f  matrixReloaded/fpuCalculations/output[7]_i_53/O
                         net (fo=2, routed)           0.797    28.261    matrixReloaded/fpuCalculations/output[7]_i_53_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124    28.385 r  matrixReloaded/fpuCalculations/output[4]_i_11/O
                         net (fo=40, routed)          1.998    30.384    matrixReloaded/fpuCalculations/output[4]_i_11_n_0
    SLICE_X47Y77         LUT5 (Prop_lut5_I4_O)        0.124    30.508 r  matrixReloaded/fpuCalculations/output[7]_i_126/O
                         net (fo=88, routed)          2.564    33.072    matrixReloaded/fpuCalculations/output[-1]_i_135_n_0
    SLICE_X52Y84         LUT2 (Prop_lut2_I1_O)        0.150    33.222 r  matrixReloaded/fpuCalculations/output[7]_i_230/O
                         net (fo=126, routed)         1.616    34.838    matrixReloaded/fpuCalculations/output[7]_i_230_n_0
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.383    35.221 r  matrixReloaded/fpuCalculations/output[7]_i_225/O
                         net (fo=29, routed)          4.198    39.419    matrixReloaded/fpuCalculations/output[7]_i_2841_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.332    39.751 r  matrixReloaded/fpuCalculations/output[7]_i_3642/O
                         net (fo=1, routed)           0.000    39.751    matrixReloaded/fpuCalculations/output[7]_i_3642_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.301 r  matrixReloaded/fpuCalculations/output_reg[7]_i_3427/CO[3]
                         net (fo=1, routed)           0.000    40.301    matrixReloaded/fpuCalculations/output_reg[7]_i_3427_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.415 r  matrixReloaded/fpuCalculations/output_reg[7]_i_2882/CO[3]
                         net (fo=1, routed)           0.000    40.415    matrixReloaded/fpuCalculations/output_reg[7]_i_2882_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.529 r  matrixReloaded/fpuCalculations/output_reg[7]_i_2096/CO[3]
                         net (fo=1, routed)           0.000    40.529    matrixReloaded/fpuCalculations/output_reg[7]_i_2096_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.643 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1293/CO[3]
                         net (fo=1, routed)           1.406    42.048    matrixReloaded/fpuCalculations/output_reg[7]_i_1293_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I2_O)        0.124    42.172 f  matrixReloaded/fpuCalculations/output[7]_i_658/O
                         net (fo=1, routed)           0.263    42.435    matrixReloaded/fpuCalculations/output[7]_i_658_n_0
    SLICE_X51Y84         LUT5 (Prop_lut5_I4_O)        0.124    42.559 f  matrixReloaded/fpuCalculations/output[7]_i_366/O
                         net (fo=1, routed)           1.177    43.736    matrixReloaded/fpuCalculations/output[7]_i_366_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I5_O)        0.124    43.860 f  matrixReloaded/fpuCalculations/output[7]_i_237/O
                         net (fo=1, routed)           0.797    44.657    matrixReloaded/fpuCalculations/output[7]_i_237_n_0
    SLICE_X57Y80         LUT4 (Prop_lut4_I2_O)        0.124    44.781 f  matrixReloaded/fpuCalculations/output[7]_i_133/O
                         net (fo=1, routed)           0.433    45.214    matrixReloaded/fpuCalculations/output[7]_i_133_n_0
    SLICE_X57Y80         LUT5 (Prop_lut5_I4_O)        0.124    45.338 r  matrixReloaded/fpuCalculations/output[7]_i_46/O
                         net (fo=1, routed)           1.203    46.541    matrixReloaded/fpuCalculations/output[7]_i_46_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    46.665 r  matrixReloaded/fpuCalculations/output[7]_i_13/O
                         net (fo=30, routed)          1.374    48.038    matrixReloaded/fpuCalculations/output[7]_i_13_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I0_O)        0.124    48.162 r  matrixReloaded/fpuCalculations/output[4]_i_13/O
                         net (fo=3, routed)           1.165    49.327    matrixReloaded/fpuCalculations/output[4]_i_13_n_0
    SLICE_X56Y70         LUT3 (Prop_lut3_I0_O)        0.124    49.451 r  matrixReloaded/fpuCalculations/output[-1]_i_2/O
                         net (fo=22, routed)          1.431    50.883    matrixReloaded/fpuCalculations/output[-1]_i_2_n_0
    SLICE_X52Y66         LUT5 (Prop_lut5_I1_O)        0.124    51.007 r  matrixReloaded/fpuCalculations/output[-15]_i_1/O
                         net (fo=1, routed)           0.000    51.007    matrixReloaded/fpuCalculations/output[-15]_i_1_n_0
    SLICE_X52Y66         FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[-15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/data0_reg[-5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[-19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.998ns  (logic 12.089ns (23.705%)  route 38.909ns (76.295%))
  Logic Levels:           37  (CARRY4=5 DSP48E1=2 FDSE=1 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDSE                         0.000     0.000 r  matrixReloaded/data0_reg[-5]/C
    SLICE_X60Y66         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  matrixReloaded/data0_reg[-5]/Q
                         net (fo=27, routed)          4.378     4.896    matrixReloaded/fpuCalculations/fract0__0_3
    SLICE_X32Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.020 r  matrixReloaded/fpuCalculations/fract0_i_158/O
                         net (fo=1, routed)           1.540     6.559    matrixReloaded/fpuCalculations/fract0_i_158_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I4_O)        0.124     6.683 f  matrixReloaded/fpuCalculations/fract0_i_106/O
                         net (fo=7, routed)           1.059     7.743    matrixReloaded/fpuCalculations/fract0_i_106_n_0
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.124     7.867 r  matrixReloaded/fpuCalculations/fract0_i_50/O
                         net (fo=9, routed)           1.630     9.497    matrixReloaded/fpuCalculations/fract0_i_50_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.621 r  matrixReloaded/fpuCalculations/fract0_i_102/O
                         net (fo=32, routed)          1.577    11.198    matrixReloaded/fpuCalculations/fract0_i_102_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.322 r  matrixReloaded/fpuCalculations/fract0_i_96/O
                         net (fo=2, routed)           0.807    12.130    matrixReloaded/fpuCalculations/fract0_i_96_n_0
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.152    12.282 r  matrixReloaded/fpuCalculations/fract0_i_44/O
                         net (fo=2, routed)           0.664    12.946    matrixReloaded/fpuCalculations/fract0_i_44_n_0
    SLICE_X29Y69         LUT5 (Prop_lut5_I2_O)        0.332    13.278 r  matrixReloaded/fpuCalculations/fract0_i_1/O
                         net (fo=1, routed)           0.875    14.153    matrixReloaded/fpuCalculations/fractl[16]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    18.004 r  matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.006    matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    19.524 r  matrixReloaded/fpuCalculations/fract0__0/P[22]
                         net (fo=12, routed)          2.172    21.696    matrixReloaded/fpuCalculations/l88_in
    SLICE_X30Y78         LUT4 (Prop_lut4_I1_O)        0.150    21.846 f  matrixReloaded/fpuCalculations/output[7]_i_73/O
                         net (fo=6, routed)           0.899    22.745    matrixReloaded/fpuCalculations/output[7]_i_73_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.328    23.073 f  matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          1.171    24.244    matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X30Y79         LUT6 (Prop_lut6_I0_O)        0.124    24.368 r  matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          0.647    25.015    matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.124    25.139 r  matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           0.772    25.911    matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X37Y77         LUT3 (Prop_lut3_I0_O)        0.150    26.061 r  matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           0.870    26.931    matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I3_O)        0.326    27.257 r  matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           0.722    27.979    matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.103 r  matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    28.103    matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.653 r  matrixReloaded/fpuCalculations/output_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.653    matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.875 f  matrixReloaded/fpuCalculations/output_reg[7]_i_26/O[0]
                         net (fo=4, routed)           0.839    29.714    matrixReloaded/fpuCalculations/output_reg[7]_i_26_n_7
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.325    30.039 r  matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.452    30.491    matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.328    30.819 f  matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.800    31.619    matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I3_O)        0.124    31.743 r  matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          0.986    32.729    matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I2_O)        0.124    32.853 r  matrixReloaded/fpuCalculations/output[-1]_i_88/O
                         net (fo=93, routed)          2.974    35.826    matrixReloaded/fpuCalculations/output[-1]_i_113_n_0
    SLICE_X32Y88         LUT4 (Prop_lut4_I3_O)        0.124    35.950 r  matrixReloaded/fpuCalculations/output[7]_i_1789/O
                         net (fo=110, routed)         3.480    39.430    matrixReloaded/fpuCalculations/output[7]_i_1789_n_0
    SLICE_X28Y98         LUT6 (Prop_lut6_I2_O)        0.124    39.554 r  matrixReloaded/fpuCalculations/output[7]_i_3257/O
                         net (fo=1, routed)           0.569    40.123    matrixReloaded/fpuCalculations/output[7]_i_3257_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    40.630 r  matrixReloaded/fpuCalculations/output_reg[7]_i_2628/CO[3]
                         net (fo=1, routed)           0.000    40.630    matrixReloaded/fpuCalculations/output_reg[7]_i_2628_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.744 r  matrixReloaded/fpuCalculations/output_reg[7]_i_1818/CO[3]
                         net (fo=1, routed)           0.001    40.744    matrixReloaded/fpuCalculations/output_reg[7]_i_1818_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.858 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1047/CO[3]
                         net (fo=1, routed)           1.694    42.553    matrixReloaded/fpuCalculations/orx11_in
    SLICE_X30Y83         LUT4 (Prop_lut4_I0_O)        0.124    42.677 f  matrixReloaded/fpuCalculations/output[7]_i_524/O
                         net (fo=1, routed)           0.670    43.347    matrixReloaded/fpuCalculations/output[7]_i_524_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I4_O)        0.124    43.471 f  matrixReloaded/fpuCalculations/output[7]_i_306/O
                         net (fo=1, routed)           0.452    43.923    matrixReloaded/fpuCalculations/output[7]_i_306_n_0
    SLICE_X30Y83         LUT6 (Prop_lut6_I5_O)        0.124    44.047 f  matrixReloaded/fpuCalculations/output[7]_i_181/O
                         net (fo=1, routed)           0.815    44.861    matrixReloaded/fpuCalculations/output[7]_i_181_n_0
    SLICE_X30Y81         LUT4 (Prop_lut4_I2_O)        0.124    44.985 f  matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.162    45.147    matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X30Y81         LUT5 (Prop_lut5_I1_O)        0.124    45.271 f  matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           1.184    46.455    matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.124    46.579 r  matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.106    47.685    matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.124    47.809 r  matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          1.509    49.318    matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I2_O)        0.124    49.442 r  matrixReloaded/fpuCalculations/output[-19]_i_2/O
                         net (fo=1, routed)           1.432    50.874    matrixReloaded/fpuCalculations/output[-19]_i_2_n_0
    SLICE_X52Y66         LUT5 (Prop_lut5_I0_O)        0.124    50.998 r  matrixReloaded/fpuCalculations/output[-19]_i_1/O
                         net (fo=1, routed)           0.000    50.998    matrixReloaded/fpuCalculations/output[-19]_i_1_n_0
    SLICE_X52Y66         FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[-19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/data0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[-4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.992ns  (logic 9.377ns (18.389%)  route 41.615ns (81.611%))
  Logic Levels:           46  (CARRY4=14 FDRE=1 LUT2=2 LUT3=3 LUT4=7 LUT5=7 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE                         0.000     0.000 r  matrixReloaded/data0_reg[1]/C
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  matrixReloaded/data0_reg[1]/Q
                         net (fo=21, routed)          0.998     1.417    matrixReloaded/fpuCalculations/output_reg[8]_1[15]
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.299     1.716 f  matrixReloaded/fpuCalculations/fract0__0_i_15/O
                         net (fo=1, routed)           0.665     2.381    matrixReloaded/fpuCalculations/fract0__0_i_15_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124     2.505 r  matrixReloaded/fpuCalculations/fract0__0_i_8/O
                         net (fo=50, routed)          1.476     3.982    matrixReloaded/fpuCalculations/fract0__0_i_8_n_0
    SLICE_X58Y75         LUT4 (Prop_lut4_I0_O)        0.124     4.106 r  matrixReloaded/fpuCalculations/output[8]_i_140/O
                         net (fo=1, routed)           0.000     4.106    matrixReloaded/fpuCalculations/output[8]_i_140_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.712 f  matrixReloaded/fpuCalculations/output_reg[8]_i_90/O[3]
                         net (fo=73, routed)          3.672     8.384    matrixReloaded/fpuCalculations/output_reg[8]_i_90_n_4
    SLICE_X60Y87         LUT4 (Prop_lut4_I3_O)        0.306     8.690 r  matrixReloaded/fpuCalculations/output[7]_i_576/O
                         net (fo=12, routed)          0.991     9.681    matrixReloaded/fpuCalculations/output[7]_i_576_n_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.805 r  matrixReloaded/fpuCalculations/output[7]_i_580/O
                         net (fo=2, routed)           0.899    10.704    matrixReloaded/fpuCalculations/output[7]_i_580_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.828 r  matrixReloaded/fpuCalculations/output[7]_i_1124/O
                         net (fo=1, routed)           0.644    11.472    matrixReloaded/fpuCalculations/output[7]_i_1124_n_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.596 r  matrixReloaded/fpuCalculations/output[7]_i_585/O
                         net (fo=1, routed)           1.029    12.625    matrixReloaded/fpuCalculations/output[7]_i_585_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.749 f  matrixReloaded/fpuCalculations/output[7]_i_337/O
                         net (fo=1, routed)           0.670    13.419    matrixReloaded/fpuCalculations/output[7]_i_337_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.543 r  matrixReloaded/fpuCalculations/output[7]_i_204/O
                         net (fo=1, routed)           1.412    14.956    matrixReloaded/fpuCalculations/output[7]_i_204_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.080 r  matrixReloaded/fpuCalculations/output[7]_i_117/O
                         net (fo=3, routed)           0.813    15.892    matrixReloaded/fpuCalculations/output[7]_i_117_n_0
    SLICE_X61Y75         LUT3 (Prop_lut3_I2_O)        0.124    16.016 r  matrixReloaded/fpuCalculations/output[4]_i_87/O
                         net (fo=1, routed)           0.520    16.536    matrixReloaded/fpuCalculations/output[4]_i_87_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.062 r  matrixReloaded/fpuCalculations/output_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.062    matrixReloaded/fpuCalculations/output_reg[4]_i_57_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  matrixReloaded/fpuCalculations/output_reg[4]_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.176    matrixReloaded/fpuCalculations/output_reg[4]_i_92_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.290 r  matrixReloaded/fpuCalculations/output_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.290    matrixReloaded/fpuCalculations/output_reg[4]_i_69_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  matrixReloaded/fpuCalculations/output_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    17.404    matrixReloaded/fpuCalculations/output_reg[4]_i_55_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  matrixReloaded/fpuCalculations/output_reg[4]_i_56/CO[3]
                         net (fo=1, routed)           0.000    17.518    matrixReloaded/fpuCalculations/output_reg[4]_i_56_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.632 r  matrixReloaded/fpuCalculations/output_reg[7]_i_200/CO[3]
                         net (fo=1, routed)           0.000    17.632    matrixReloaded/fpuCalculations/output_reg[7]_i_200_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.854 r  matrixReloaded/fpuCalculations/output_reg[7]_i_121/O[0]
                         net (fo=15, routed)          2.759    20.613    matrixReloaded/fpuCalculations/l152_in
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.325    20.938 r  matrixReloaded/fpuCalculations/output[7]_i_115/O
                         net (fo=2, routed)           0.823    21.761    matrixReloaded/fpuCalculations/output[7]_i_115_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I3_O)        0.326    22.087 f  matrixReloaded/fpuCalculations/output[7]_i_41/O
                         net (fo=19, routed)          1.550    23.637    matrixReloaded/fpuCalculations/output[7]_i_41_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    23.761 r  matrixReloaded/fpuCalculations/output[0]_i_17/O
                         net (fo=1, routed)           0.536    24.297    matrixReloaded/fpuCalculations/output[0]_i_17_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124    24.421 r  matrixReloaded/fpuCalculations/output[0]_i_13/O
                         net (fo=1, routed)           0.000    24.421    matrixReloaded/fpuCalculations/output[0]_i_13_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.953 r  matrixReloaded/fpuCalculations/output_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.953    matrixReloaded/fpuCalculations/output_reg[0]_i_5_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.287 f  matrixReloaded/fpuCalculations/output_reg[4]_i_12/O[1]
                         net (fo=6, routed)           0.954    26.241    matrixReloaded/fpuCalculations/output_reg[4]_i_12_n_6
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.303    26.544 r  matrixReloaded/fpuCalculations/output[7]_i_135/O
                         net (fo=1, routed)           0.796    27.340    matrixReloaded/fpuCalculations/output[7]_i_135_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124    27.464 f  matrixReloaded/fpuCalculations/output[7]_i_53/O
                         net (fo=2, routed)           0.797    28.261    matrixReloaded/fpuCalculations/output[7]_i_53_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124    28.385 r  matrixReloaded/fpuCalculations/output[4]_i_11/O
                         net (fo=40, routed)          1.998    30.384    matrixReloaded/fpuCalculations/output[4]_i_11_n_0
    SLICE_X47Y77         LUT5 (Prop_lut5_I4_O)        0.124    30.508 r  matrixReloaded/fpuCalculations/output[7]_i_126/O
                         net (fo=88, routed)          2.564    33.072    matrixReloaded/fpuCalculations/output[-1]_i_135_n_0
    SLICE_X52Y84         LUT2 (Prop_lut2_I1_O)        0.150    33.222 r  matrixReloaded/fpuCalculations/output[7]_i_230/O
                         net (fo=126, routed)         1.616    34.838    matrixReloaded/fpuCalculations/output[7]_i_230_n_0
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.383    35.221 r  matrixReloaded/fpuCalculations/output[7]_i_225/O
                         net (fo=29, routed)          4.198    39.419    matrixReloaded/fpuCalculations/output[7]_i_2841_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.332    39.751 r  matrixReloaded/fpuCalculations/output[7]_i_3642/O
                         net (fo=1, routed)           0.000    39.751    matrixReloaded/fpuCalculations/output[7]_i_3642_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.301 r  matrixReloaded/fpuCalculations/output_reg[7]_i_3427/CO[3]
                         net (fo=1, routed)           0.000    40.301    matrixReloaded/fpuCalculations/output_reg[7]_i_3427_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.415 r  matrixReloaded/fpuCalculations/output_reg[7]_i_2882/CO[3]
                         net (fo=1, routed)           0.000    40.415    matrixReloaded/fpuCalculations/output_reg[7]_i_2882_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.529 r  matrixReloaded/fpuCalculations/output_reg[7]_i_2096/CO[3]
                         net (fo=1, routed)           0.000    40.529    matrixReloaded/fpuCalculations/output_reg[7]_i_2096_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.643 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1293/CO[3]
                         net (fo=1, routed)           1.406    42.048    matrixReloaded/fpuCalculations/output_reg[7]_i_1293_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I2_O)        0.124    42.172 f  matrixReloaded/fpuCalculations/output[7]_i_658/O
                         net (fo=1, routed)           0.263    42.435    matrixReloaded/fpuCalculations/output[7]_i_658_n_0
    SLICE_X51Y84         LUT5 (Prop_lut5_I4_O)        0.124    42.559 f  matrixReloaded/fpuCalculations/output[7]_i_366/O
                         net (fo=1, routed)           1.177    43.736    matrixReloaded/fpuCalculations/output[7]_i_366_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I5_O)        0.124    43.860 f  matrixReloaded/fpuCalculations/output[7]_i_237/O
                         net (fo=1, routed)           0.797    44.657    matrixReloaded/fpuCalculations/output[7]_i_237_n_0
    SLICE_X57Y80         LUT4 (Prop_lut4_I2_O)        0.124    44.781 f  matrixReloaded/fpuCalculations/output[7]_i_133/O
                         net (fo=1, routed)           0.433    45.214    matrixReloaded/fpuCalculations/output[7]_i_133_n_0
    SLICE_X57Y80         LUT5 (Prop_lut5_I4_O)        0.124    45.338 r  matrixReloaded/fpuCalculations/output[7]_i_46/O
                         net (fo=1, routed)           1.203    46.541    matrixReloaded/fpuCalculations/output[7]_i_46_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    46.665 r  matrixReloaded/fpuCalculations/output[7]_i_13/O
                         net (fo=30, routed)          1.374    48.038    matrixReloaded/fpuCalculations/output[7]_i_13_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I0_O)        0.124    48.162 r  matrixReloaded/fpuCalculations/output[4]_i_13/O
                         net (fo=3, routed)           1.165    49.327    matrixReloaded/fpuCalculations/output[4]_i_13_n_0
    SLICE_X56Y70         LUT3 (Prop_lut3_I0_O)        0.124    49.451 r  matrixReloaded/fpuCalculations/output[-1]_i_2/O
                         net (fo=22, routed)          1.416    50.868    matrixReloaded/fpuCalculations/output[-1]_i_2_n_0
    SLICE_X53Y66         LUT5 (Prop_lut5_I1_O)        0.124    50.992 r  matrixReloaded/fpuCalculations/output[-4]_i_1/O
                         net (fo=1, routed)           0.000    50.992    matrixReloaded/fpuCalculations/output[-4]_i_1_n_0
    SLICE_X53Y66         FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[-4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/data0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[-12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.954ns  (logic 9.377ns (18.403%)  route 41.577ns (81.597%))
  Logic Levels:           46  (CARRY4=14 FDRE=1 LUT2=2 LUT3=3 LUT4=7 LUT5=7 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE                         0.000     0.000 r  matrixReloaded/data0_reg[1]/C
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  matrixReloaded/data0_reg[1]/Q
                         net (fo=21, routed)          0.998     1.417    matrixReloaded/fpuCalculations/output_reg[8]_1[15]
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.299     1.716 f  matrixReloaded/fpuCalculations/fract0__0_i_15/O
                         net (fo=1, routed)           0.665     2.381    matrixReloaded/fpuCalculations/fract0__0_i_15_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124     2.505 r  matrixReloaded/fpuCalculations/fract0__0_i_8/O
                         net (fo=50, routed)          1.476     3.982    matrixReloaded/fpuCalculations/fract0__0_i_8_n_0
    SLICE_X58Y75         LUT4 (Prop_lut4_I0_O)        0.124     4.106 r  matrixReloaded/fpuCalculations/output[8]_i_140/O
                         net (fo=1, routed)           0.000     4.106    matrixReloaded/fpuCalculations/output[8]_i_140_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.712 f  matrixReloaded/fpuCalculations/output_reg[8]_i_90/O[3]
                         net (fo=73, routed)          3.672     8.384    matrixReloaded/fpuCalculations/output_reg[8]_i_90_n_4
    SLICE_X60Y87         LUT4 (Prop_lut4_I3_O)        0.306     8.690 r  matrixReloaded/fpuCalculations/output[7]_i_576/O
                         net (fo=12, routed)          0.991     9.681    matrixReloaded/fpuCalculations/output[7]_i_576_n_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.805 r  matrixReloaded/fpuCalculations/output[7]_i_580/O
                         net (fo=2, routed)           0.899    10.704    matrixReloaded/fpuCalculations/output[7]_i_580_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.828 r  matrixReloaded/fpuCalculations/output[7]_i_1124/O
                         net (fo=1, routed)           0.644    11.472    matrixReloaded/fpuCalculations/output[7]_i_1124_n_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.596 r  matrixReloaded/fpuCalculations/output[7]_i_585/O
                         net (fo=1, routed)           1.029    12.625    matrixReloaded/fpuCalculations/output[7]_i_585_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.749 f  matrixReloaded/fpuCalculations/output[7]_i_337/O
                         net (fo=1, routed)           0.670    13.419    matrixReloaded/fpuCalculations/output[7]_i_337_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.543 r  matrixReloaded/fpuCalculations/output[7]_i_204/O
                         net (fo=1, routed)           1.412    14.956    matrixReloaded/fpuCalculations/output[7]_i_204_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.080 r  matrixReloaded/fpuCalculations/output[7]_i_117/O
                         net (fo=3, routed)           0.813    15.892    matrixReloaded/fpuCalculations/output[7]_i_117_n_0
    SLICE_X61Y75         LUT3 (Prop_lut3_I2_O)        0.124    16.016 r  matrixReloaded/fpuCalculations/output[4]_i_87/O
                         net (fo=1, routed)           0.520    16.536    matrixReloaded/fpuCalculations/output[4]_i_87_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.062 r  matrixReloaded/fpuCalculations/output_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.062    matrixReloaded/fpuCalculations/output_reg[4]_i_57_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  matrixReloaded/fpuCalculations/output_reg[4]_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.176    matrixReloaded/fpuCalculations/output_reg[4]_i_92_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.290 r  matrixReloaded/fpuCalculations/output_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.290    matrixReloaded/fpuCalculations/output_reg[4]_i_69_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  matrixReloaded/fpuCalculations/output_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    17.404    matrixReloaded/fpuCalculations/output_reg[4]_i_55_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  matrixReloaded/fpuCalculations/output_reg[4]_i_56/CO[3]
                         net (fo=1, routed)           0.000    17.518    matrixReloaded/fpuCalculations/output_reg[4]_i_56_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.632 r  matrixReloaded/fpuCalculations/output_reg[7]_i_200/CO[3]
                         net (fo=1, routed)           0.000    17.632    matrixReloaded/fpuCalculations/output_reg[7]_i_200_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.854 r  matrixReloaded/fpuCalculations/output_reg[7]_i_121/O[0]
                         net (fo=15, routed)          2.759    20.613    matrixReloaded/fpuCalculations/l152_in
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.325    20.938 r  matrixReloaded/fpuCalculations/output[7]_i_115/O
                         net (fo=2, routed)           0.823    21.761    matrixReloaded/fpuCalculations/output[7]_i_115_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I3_O)        0.326    22.087 f  matrixReloaded/fpuCalculations/output[7]_i_41/O
                         net (fo=19, routed)          1.550    23.637    matrixReloaded/fpuCalculations/output[7]_i_41_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    23.761 r  matrixReloaded/fpuCalculations/output[0]_i_17/O
                         net (fo=1, routed)           0.536    24.297    matrixReloaded/fpuCalculations/output[0]_i_17_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124    24.421 r  matrixReloaded/fpuCalculations/output[0]_i_13/O
                         net (fo=1, routed)           0.000    24.421    matrixReloaded/fpuCalculations/output[0]_i_13_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.953 r  matrixReloaded/fpuCalculations/output_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.953    matrixReloaded/fpuCalculations/output_reg[0]_i_5_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.287 f  matrixReloaded/fpuCalculations/output_reg[4]_i_12/O[1]
                         net (fo=6, routed)           0.954    26.241    matrixReloaded/fpuCalculations/output_reg[4]_i_12_n_6
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.303    26.544 r  matrixReloaded/fpuCalculations/output[7]_i_135/O
                         net (fo=1, routed)           0.796    27.340    matrixReloaded/fpuCalculations/output[7]_i_135_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124    27.464 f  matrixReloaded/fpuCalculations/output[7]_i_53/O
                         net (fo=2, routed)           0.797    28.261    matrixReloaded/fpuCalculations/output[7]_i_53_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124    28.385 r  matrixReloaded/fpuCalculations/output[4]_i_11/O
                         net (fo=40, routed)          1.998    30.384    matrixReloaded/fpuCalculations/output[4]_i_11_n_0
    SLICE_X47Y77         LUT5 (Prop_lut5_I4_O)        0.124    30.508 r  matrixReloaded/fpuCalculations/output[7]_i_126/O
                         net (fo=88, routed)          2.564    33.072    matrixReloaded/fpuCalculations/output[-1]_i_135_n_0
    SLICE_X52Y84         LUT2 (Prop_lut2_I1_O)        0.150    33.222 r  matrixReloaded/fpuCalculations/output[7]_i_230/O
                         net (fo=126, routed)         1.616    34.838    matrixReloaded/fpuCalculations/output[7]_i_230_n_0
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.383    35.221 r  matrixReloaded/fpuCalculations/output[7]_i_225/O
                         net (fo=29, routed)          4.198    39.419    matrixReloaded/fpuCalculations/output[7]_i_2841_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.332    39.751 r  matrixReloaded/fpuCalculations/output[7]_i_3642/O
                         net (fo=1, routed)           0.000    39.751    matrixReloaded/fpuCalculations/output[7]_i_3642_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.301 r  matrixReloaded/fpuCalculations/output_reg[7]_i_3427/CO[3]
                         net (fo=1, routed)           0.000    40.301    matrixReloaded/fpuCalculations/output_reg[7]_i_3427_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.415 r  matrixReloaded/fpuCalculations/output_reg[7]_i_2882/CO[3]
                         net (fo=1, routed)           0.000    40.415    matrixReloaded/fpuCalculations/output_reg[7]_i_2882_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.529 r  matrixReloaded/fpuCalculations/output_reg[7]_i_2096/CO[3]
                         net (fo=1, routed)           0.000    40.529    matrixReloaded/fpuCalculations/output_reg[7]_i_2096_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.643 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1293/CO[3]
                         net (fo=1, routed)           1.406    42.048    matrixReloaded/fpuCalculations/output_reg[7]_i_1293_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I2_O)        0.124    42.172 f  matrixReloaded/fpuCalculations/output[7]_i_658/O
                         net (fo=1, routed)           0.263    42.435    matrixReloaded/fpuCalculations/output[7]_i_658_n_0
    SLICE_X51Y84         LUT5 (Prop_lut5_I4_O)        0.124    42.559 f  matrixReloaded/fpuCalculations/output[7]_i_366/O
                         net (fo=1, routed)           1.177    43.736    matrixReloaded/fpuCalculations/output[7]_i_366_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I5_O)        0.124    43.860 f  matrixReloaded/fpuCalculations/output[7]_i_237/O
                         net (fo=1, routed)           0.797    44.657    matrixReloaded/fpuCalculations/output[7]_i_237_n_0
    SLICE_X57Y80         LUT4 (Prop_lut4_I2_O)        0.124    44.781 f  matrixReloaded/fpuCalculations/output[7]_i_133/O
                         net (fo=1, routed)           0.433    45.214    matrixReloaded/fpuCalculations/output[7]_i_133_n_0
    SLICE_X57Y80         LUT5 (Prop_lut5_I4_O)        0.124    45.338 r  matrixReloaded/fpuCalculations/output[7]_i_46/O
                         net (fo=1, routed)           1.203    46.541    matrixReloaded/fpuCalculations/output[7]_i_46_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    46.665 r  matrixReloaded/fpuCalculations/output[7]_i_13/O
                         net (fo=30, routed)          1.374    48.038    matrixReloaded/fpuCalculations/output[7]_i_13_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I0_O)        0.124    48.162 r  matrixReloaded/fpuCalculations/output[4]_i_13/O
                         net (fo=3, routed)           1.165    49.327    matrixReloaded/fpuCalculations/output[4]_i_13_n_0
    SLICE_X56Y70         LUT3 (Prop_lut3_I0_O)        0.124    49.451 r  matrixReloaded/fpuCalculations/output[-1]_i_2/O
                         net (fo=22, routed)          1.378    50.830    matrixReloaded/fpuCalculations/output[-1]_i_2_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I1_O)        0.124    50.954 r  matrixReloaded/fpuCalculations/output[-12]_i_1/O
                         net (fo=1, routed)           0.000    50.954    matrixReloaded/fpuCalculations/output[-12]_i_1_n_0
    SLICE_X52Y67         FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[-12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/data0_reg[-5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[-16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.953ns  (logic 12.089ns (23.726%)  route 38.864ns (76.274%))
  Logic Levels:           37  (CARRY4=5 DSP48E1=2 FDSE=1 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDSE                         0.000     0.000 r  matrixReloaded/data0_reg[-5]/C
    SLICE_X60Y66         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  matrixReloaded/data0_reg[-5]/Q
                         net (fo=27, routed)          4.378     4.896    matrixReloaded/fpuCalculations/fract0__0_3
    SLICE_X32Y71         LUT6 (Prop_lut6_I1_O)        0.124     5.020 r  matrixReloaded/fpuCalculations/fract0_i_158/O
                         net (fo=1, routed)           1.540     6.559    matrixReloaded/fpuCalculations/fract0_i_158_n_0
    SLICE_X48Y72         LUT6 (Prop_lut6_I4_O)        0.124     6.683 f  matrixReloaded/fpuCalculations/fract0_i_106/O
                         net (fo=7, routed)           1.059     7.743    matrixReloaded/fpuCalculations/fract0_i_106_n_0
    SLICE_X54Y68         LUT2 (Prop_lut2_I1_O)        0.124     7.867 r  matrixReloaded/fpuCalculations/fract0_i_50/O
                         net (fo=9, routed)           1.630     9.497    matrixReloaded/fpuCalculations/fract0_i_50_n_0
    SLICE_X34Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.621 r  matrixReloaded/fpuCalculations/fract0_i_102/O
                         net (fo=32, routed)          1.577    11.198    matrixReloaded/fpuCalculations/fract0_i_102_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.322 r  matrixReloaded/fpuCalculations/fract0_i_96/O
                         net (fo=2, routed)           0.807    12.130    matrixReloaded/fpuCalculations/fract0_i_96_n_0
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.152    12.282 r  matrixReloaded/fpuCalculations/fract0_i_44/O
                         net (fo=2, routed)           0.664    12.946    matrixReloaded/fpuCalculations/fract0_i_44_n_0
    SLICE_X29Y69         LUT5 (Prop_lut5_I2_O)        0.332    13.278 r  matrixReloaded/fpuCalculations/fract0_i_1/O
                         net (fo=1, routed)           0.875    14.153    matrixReloaded/fpuCalculations/fractl[16]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    18.004 r  matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.006    matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    19.524 r  matrixReloaded/fpuCalculations/fract0__0/P[22]
                         net (fo=12, routed)          2.172    21.696    matrixReloaded/fpuCalculations/l88_in
    SLICE_X30Y78         LUT4 (Prop_lut4_I1_O)        0.150    21.846 f  matrixReloaded/fpuCalculations/output[7]_i_73/O
                         net (fo=6, routed)           0.899    22.745    matrixReloaded/fpuCalculations/output[7]_i_73_n_0
    SLICE_X31Y78         LUT6 (Prop_lut6_I5_O)        0.328    23.073 f  matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          1.171    24.244    matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X30Y79         LUT6 (Prop_lut6_I0_O)        0.124    24.368 r  matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          0.647    25.015    matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.124    25.139 r  matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           0.772    25.911    matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X37Y77         LUT3 (Prop_lut3_I0_O)        0.150    26.061 r  matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           0.870    26.931    matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X37Y77         LUT5 (Prop_lut5_I3_O)        0.326    27.257 r  matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           0.722    27.979    matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.124    28.103 r  matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    28.103    matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.653 r  matrixReloaded/fpuCalculations/output_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.653    matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.875 f  matrixReloaded/fpuCalculations/output_reg[7]_i_26/O[0]
                         net (fo=4, routed)           0.839    29.714    matrixReloaded/fpuCalculations/output_reg[7]_i_26_n_7
    SLICE_X38Y78         LUT2 (Prop_lut2_I1_O)        0.325    30.039 r  matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.452    30.491    matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.328    30.819 f  matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.800    31.619    matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X37Y78         LUT5 (Prop_lut5_I3_O)        0.124    31.743 r  matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          0.986    32.729    matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I2_O)        0.124    32.853 r  matrixReloaded/fpuCalculations/output[-1]_i_88/O
                         net (fo=93, routed)          2.974    35.826    matrixReloaded/fpuCalculations/output[-1]_i_113_n_0
    SLICE_X32Y88         LUT4 (Prop_lut4_I3_O)        0.124    35.950 r  matrixReloaded/fpuCalculations/output[7]_i_1789/O
                         net (fo=110, routed)         3.480    39.430    matrixReloaded/fpuCalculations/output[7]_i_1789_n_0
    SLICE_X28Y98         LUT6 (Prop_lut6_I2_O)        0.124    39.554 r  matrixReloaded/fpuCalculations/output[7]_i_3257/O
                         net (fo=1, routed)           0.569    40.123    matrixReloaded/fpuCalculations/output[7]_i_3257_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    40.630 r  matrixReloaded/fpuCalculations/output_reg[7]_i_2628/CO[3]
                         net (fo=1, routed)           0.000    40.630    matrixReloaded/fpuCalculations/output_reg[7]_i_2628_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.744 r  matrixReloaded/fpuCalculations/output_reg[7]_i_1818/CO[3]
                         net (fo=1, routed)           0.001    40.744    matrixReloaded/fpuCalculations/output_reg[7]_i_1818_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.858 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1047/CO[3]
                         net (fo=1, routed)           1.694    42.553    matrixReloaded/fpuCalculations/orx11_in
    SLICE_X30Y83         LUT4 (Prop_lut4_I0_O)        0.124    42.677 f  matrixReloaded/fpuCalculations/output[7]_i_524/O
                         net (fo=1, routed)           0.670    43.347    matrixReloaded/fpuCalculations/output[7]_i_524_n_0
    SLICE_X30Y83         LUT5 (Prop_lut5_I4_O)        0.124    43.471 f  matrixReloaded/fpuCalculations/output[7]_i_306/O
                         net (fo=1, routed)           0.452    43.923    matrixReloaded/fpuCalculations/output[7]_i_306_n_0
    SLICE_X30Y83         LUT6 (Prop_lut6_I5_O)        0.124    44.047 f  matrixReloaded/fpuCalculations/output[7]_i_181/O
                         net (fo=1, routed)           0.815    44.861    matrixReloaded/fpuCalculations/output[7]_i_181_n_0
    SLICE_X30Y81         LUT4 (Prop_lut4_I2_O)        0.124    44.985 f  matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.162    45.147    matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X30Y81         LUT5 (Prop_lut5_I1_O)        0.124    45.271 f  matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           1.184    46.455    matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.124    46.579 r  matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.106    47.685    matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.124    47.809 r  matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          1.517    49.326    matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I2_O)        0.124    49.450 r  matrixReloaded/fpuCalculations/output[-16]_i_2/O
                         net (fo=1, routed)           1.379    50.829    matrixReloaded/fpuCalculations/output[-16]_i_2_n_0
    SLICE_X51Y67         LUT5 (Prop_lut5_I0_O)        0.124    50.953 r  matrixReloaded/fpuCalculations/output[-16]_i_1/O
                         net (fo=1, routed)           0.000    50.953    matrixReloaded/fpuCalculations/output[-16]_i_1_n_0
    SLICE_X51Y67         FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[-16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/data0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[-21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.855ns  (logic 9.377ns (18.439%)  route 41.478ns (81.561%))
  Logic Levels:           46  (CARRY4=14 FDRE=1 LUT2=2 LUT3=3 LUT4=7 LUT5=7 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE                         0.000     0.000 r  matrixReloaded/data0_reg[1]/C
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  matrixReloaded/data0_reg[1]/Q
                         net (fo=21, routed)          0.998     1.417    matrixReloaded/fpuCalculations/output_reg[8]_1[15]
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.299     1.716 f  matrixReloaded/fpuCalculations/fract0__0_i_15/O
                         net (fo=1, routed)           0.665     2.381    matrixReloaded/fpuCalculations/fract0__0_i_15_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124     2.505 r  matrixReloaded/fpuCalculations/fract0__0_i_8/O
                         net (fo=50, routed)          1.476     3.982    matrixReloaded/fpuCalculations/fract0__0_i_8_n_0
    SLICE_X58Y75         LUT4 (Prop_lut4_I0_O)        0.124     4.106 r  matrixReloaded/fpuCalculations/output[8]_i_140/O
                         net (fo=1, routed)           0.000     4.106    matrixReloaded/fpuCalculations/output[8]_i_140_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.712 f  matrixReloaded/fpuCalculations/output_reg[8]_i_90/O[3]
                         net (fo=73, routed)          3.672     8.384    matrixReloaded/fpuCalculations/output_reg[8]_i_90_n_4
    SLICE_X60Y87         LUT4 (Prop_lut4_I3_O)        0.306     8.690 r  matrixReloaded/fpuCalculations/output[7]_i_576/O
                         net (fo=12, routed)          0.991     9.681    matrixReloaded/fpuCalculations/output[7]_i_576_n_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.805 r  matrixReloaded/fpuCalculations/output[7]_i_580/O
                         net (fo=2, routed)           0.899    10.704    matrixReloaded/fpuCalculations/output[7]_i_580_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.828 r  matrixReloaded/fpuCalculations/output[7]_i_1124/O
                         net (fo=1, routed)           0.644    11.472    matrixReloaded/fpuCalculations/output[7]_i_1124_n_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.596 r  matrixReloaded/fpuCalculations/output[7]_i_585/O
                         net (fo=1, routed)           1.029    12.625    matrixReloaded/fpuCalculations/output[7]_i_585_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.749 f  matrixReloaded/fpuCalculations/output[7]_i_337/O
                         net (fo=1, routed)           0.670    13.419    matrixReloaded/fpuCalculations/output[7]_i_337_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.543 r  matrixReloaded/fpuCalculations/output[7]_i_204/O
                         net (fo=1, routed)           1.412    14.956    matrixReloaded/fpuCalculations/output[7]_i_204_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.080 r  matrixReloaded/fpuCalculations/output[7]_i_117/O
                         net (fo=3, routed)           0.813    15.892    matrixReloaded/fpuCalculations/output[7]_i_117_n_0
    SLICE_X61Y75         LUT3 (Prop_lut3_I2_O)        0.124    16.016 r  matrixReloaded/fpuCalculations/output[4]_i_87/O
                         net (fo=1, routed)           0.520    16.536    matrixReloaded/fpuCalculations/output[4]_i_87_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.062 r  matrixReloaded/fpuCalculations/output_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.062    matrixReloaded/fpuCalculations/output_reg[4]_i_57_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  matrixReloaded/fpuCalculations/output_reg[4]_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.176    matrixReloaded/fpuCalculations/output_reg[4]_i_92_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.290 r  matrixReloaded/fpuCalculations/output_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.290    matrixReloaded/fpuCalculations/output_reg[4]_i_69_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  matrixReloaded/fpuCalculations/output_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    17.404    matrixReloaded/fpuCalculations/output_reg[4]_i_55_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  matrixReloaded/fpuCalculations/output_reg[4]_i_56/CO[3]
                         net (fo=1, routed)           0.000    17.518    matrixReloaded/fpuCalculations/output_reg[4]_i_56_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.632 r  matrixReloaded/fpuCalculations/output_reg[7]_i_200/CO[3]
                         net (fo=1, routed)           0.000    17.632    matrixReloaded/fpuCalculations/output_reg[7]_i_200_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.854 r  matrixReloaded/fpuCalculations/output_reg[7]_i_121/O[0]
                         net (fo=15, routed)          2.759    20.613    matrixReloaded/fpuCalculations/l152_in
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.325    20.938 r  matrixReloaded/fpuCalculations/output[7]_i_115/O
                         net (fo=2, routed)           0.823    21.761    matrixReloaded/fpuCalculations/output[7]_i_115_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I3_O)        0.326    22.087 f  matrixReloaded/fpuCalculations/output[7]_i_41/O
                         net (fo=19, routed)          1.550    23.637    matrixReloaded/fpuCalculations/output[7]_i_41_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    23.761 r  matrixReloaded/fpuCalculations/output[0]_i_17/O
                         net (fo=1, routed)           0.536    24.297    matrixReloaded/fpuCalculations/output[0]_i_17_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124    24.421 r  matrixReloaded/fpuCalculations/output[0]_i_13/O
                         net (fo=1, routed)           0.000    24.421    matrixReloaded/fpuCalculations/output[0]_i_13_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.953 r  matrixReloaded/fpuCalculations/output_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.953    matrixReloaded/fpuCalculations/output_reg[0]_i_5_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.287 f  matrixReloaded/fpuCalculations/output_reg[4]_i_12/O[1]
                         net (fo=6, routed)           0.954    26.241    matrixReloaded/fpuCalculations/output_reg[4]_i_12_n_6
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.303    26.544 r  matrixReloaded/fpuCalculations/output[7]_i_135/O
                         net (fo=1, routed)           0.796    27.340    matrixReloaded/fpuCalculations/output[7]_i_135_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124    27.464 f  matrixReloaded/fpuCalculations/output[7]_i_53/O
                         net (fo=2, routed)           0.797    28.261    matrixReloaded/fpuCalculations/output[7]_i_53_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124    28.385 r  matrixReloaded/fpuCalculations/output[4]_i_11/O
                         net (fo=40, routed)          1.998    30.384    matrixReloaded/fpuCalculations/output[4]_i_11_n_0
    SLICE_X47Y77         LUT5 (Prop_lut5_I4_O)        0.124    30.508 r  matrixReloaded/fpuCalculations/output[7]_i_126/O
                         net (fo=88, routed)          2.564    33.072    matrixReloaded/fpuCalculations/output[-1]_i_135_n_0
    SLICE_X52Y84         LUT2 (Prop_lut2_I1_O)        0.150    33.222 r  matrixReloaded/fpuCalculations/output[7]_i_230/O
                         net (fo=126, routed)         1.616    34.838    matrixReloaded/fpuCalculations/output[7]_i_230_n_0
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.383    35.221 r  matrixReloaded/fpuCalculations/output[7]_i_225/O
                         net (fo=29, routed)          4.198    39.419    matrixReloaded/fpuCalculations/output[7]_i_2841_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.332    39.751 r  matrixReloaded/fpuCalculations/output[7]_i_3642/O
                         net (fo=1, routed)           0.000    39.751    matrixReloaded/fpuCalculations/output[7]_i_3642_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.301 r  matrixReloaded/fpuCalculations/output_reg[7]_i_3427/CO[3]
                         net (fo=1, routed)           0.000    40.301    matrixReloaded/fpuCalculations/output_reg[7]_i_3427_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.415 r  matrixReloaded/fpuCalculations/output_reg[7]_i_2882/CO[3]
                         net (fo=1, routed)           0.000    40.415    matrixReloaded/fpuCalculations/output_reg[7]_i_2882_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.529 r  matrixReloaded/fpuCalculations/output_reg[7]_i_2096/CO[3]
                         net (fo=1, routed)           0.000    40.529    matrixReloaded/fpuCalculations/output_reg[7]_i_2096_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.643 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1293/CO[3]
                         net (fo=1, routed)           1.406    42.048    matrixReloaded/fpuCalculations/output_reg[7]_i_1293_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I2_O)        0.124    42.172 f  matrixReloaded/fpuCalculations/output[7]_i_658/O
                         net (fo=1, routed)           0.263    42.435    matrixReloaded/fpuCalculations/output[7]_i_658_n_0
    SLICE_X51Y84         LUT5 (Prop_lut5_I4_O)        0.124    42.559 f  matrixReloaded/fpuCalculations/output[7]_i_366/O
                         net (fo=1, routed)           1.177    43.736    matrixReloaded/fpuCalculations/output[7]_i_366_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I5_O)        0.124    43.860 f  matrixReloaded/fpuCalculations/output[7]_i_237/O
                         net (fo=1, routed)           0.797    44.657    matrixReloaded/fpuCalculations/output[7]_i_237_n_0
    SLICE_X57Y80         LUT4 (Prop_lut4_I2_O)        0.124    44.781 f  matrixReloaded/fpuCalculations/output[7]_i_133/O
                         net (fo=1, routed)           0.433    45.214    matrixReloaded/fpuCalculations/output[7]_i_133_n_0
    SLICE_X57Y80         LUT5 (Prop_lut5_I4_O)        0.124    45.338 r  matrixReloaded/fpuCalculations/output[7]_i_46/O
                         net (fo=1, routed)           1.203    46.541    matrixReloaded/fpuCalculations/output[7]_i_46_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    46.665 r  matrixReloaded/fpuCalculations/output[7]_i_13/O
                         net (fo=30, routed)          1.374    48.038    matrixReloaded/fpuCalculations/output[7]_i_13_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I0_O)        0.124    48.162 r  matrixReloaded/fpuCalculations/output[4]_i_13/O
                         net (fo=3, routed)           1.165    49.327    matrixReloaded/fpuCalculations/output[4]_i_13_n_0
    SLICE_X56Y70         LUT3 (Prop_lut3_I0_O)        0.124    49.451 r  matrixReloaded/fpuCalculations/output[-1]_i_2/O
                         net (fo=22, routed)          1.279    50.731    matrixReloaded/fpuCalculations/output[-1]_i_2_n_0
    SLICE_X54Y67         LUT5 (Prop_lut5_I1_O)        0.124    50.855 r  matrixReloaded/fpuCalculations/output[-21]_i_1/O
                         net (fo=1, routed)           0.000    50.855    matrixReloaded/fpuCalculations/output[-21]_i_1_n_0
    SLICE_X54Y67         FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[-21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/data0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[-20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.844ns  (logic 9.377ns (18.443%)  route 41.467ns (81.557%))
  Logic Levels:           46  (CARRY4=14 FDRE=1 LUT2=2 LUT3=3 LUT4=7 LUT5=7 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE                         0.000     0.000 r  matrixReloaded/data0_reg[1]/C
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  matrixReloaded/data0_reg[1]/Q
                         net (fo=21, routed)          0.998     1.417    matrixReloaded/fpuCalculations/output_reg[8]_1[15]
    SLICE_X59Y67         LUT4 (Prop_lut4_I3_O)        0.299     1.716 f  matrixReloaded/fpuCalculations/fract0__0_i_15/O
                         net (fo=1, routed)           0.665     2.381    matrixReloaded/fpuCalculations/fract0__0_i_15_n_0
    SLICE_X59Y67         LUT5 (Prop_lut5_I4_O)        0.124     2.505 r  matrixReloaded/fpuCalculations/fract0__0_i_8/O
                         net (fo=50, routed)          1.476     3.982    matrixReloaded/fpuCalculations/fract0__0_i_8_n_0
    SLICE_X58Y75         LUT4 (Prop_lut4_I0_O)        0.124     4.106 r  matrixReloaded/fpuCalculations/output[8]_i_140/O
                         net (fo=1, routed)           0.000     4.106    matrixReloaded/fpuCalculations/output[8]_i_140_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.712 f  matrixReloaded/fpuCalculations/output_reg[8]_i_90/O[3]
                         net (fo=73, routed)          3.672     8.384    matrixReloaded/fpuCalculations/output_reg[8]_i_90_n_4
    SLICE_X60Y87         LUT4 (Prop_lut4_I3_O)        0.306     8.690 r  matrixReloaded/fpuCalculations/output[7]_i_576/O
                         net (fo=12, routed)          0.991     9.681    matrixReloaded/fpuCalculations/output[7]_i_576_n_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.805 r  matrixReloaded/fpuCalculations/output[7]_i_580/O
                         net (fo=2, routed)           0.899    10.704    matrixReloaded/fpuCalculations/output[7]_i_580_n_0
    SLICE_X56Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.828 r  matrixReloaded/fpuCalculations/output[7]_i_1124/O
                         net (fo=1, routed)           0.644    11.472    matrixReloaded/fpuCalculations/output[7]_i_1124_n_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.596 r  matrixReloaded/fpuCalculations/output[7]_i_585/O
                         net (fo=1, routed)           1.029    12.625    matrixReloaded/fpuCalculations/output[7]_i_585_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    12.749 f  matrixReloaded/fpuCalculations/output[7]_i_337/O
                         net (fo=1, routed)           0.670    13.419    matrixReloaded/fpuCalculations/output[7]_i_337_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.543 r  matrixReloaded/fpuCalculations/output[7]_i_204/O
                         net (fo=1, routed)           1.412    14.956    matrixReloaded/fpuCalculations/output[7]_i_204_n_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.080 r  matrixReloaded/fpuCalculations/output[7]_i_117/O
                         net (fo=3, routed)           0.813    15.892    matrixReloaded/fpuCalculations/output[7]_i_117_n_0
    SLICE_X61Y75         LUT3 (Prop_lut3_I2_O)        0.124    16.016 r  matrixReloaded/fpuCalculations/output[4]_i_87/O
                         net (fo=1, routed)           0.520    16.536    matrixReloaded/fpuCalculations/output[4]_i_87_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.062 r  matrixReloaded/fpuCalculations/output_reg[4]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.062    matrixReloaded/fpuCalculations/output_reg[4]_i_57_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.176 r  matrixReloaded/fpuCalculations/output_reg[4]_i_92/CO[3]
                         net (fo=1, routed)           0.000    17.176    matrixReloaded/fpuCalculations/output_reg[4]_i_92_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.290 r  matrixReloaded/fpuCalculations/output_reg[4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.290    matrixReloaded/fpuCalculations/output_reg[4]_i_69_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.404 r  matrixReloaded/fpuCalculations/output_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    17.404    matrixReloaded/fpuCalculations/output_reg[4]_i_55_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.518 r  matrixReloaded/fpuCalculations/output_reg[4]_i_56/CO[3]
                         net (fo=1, routed)           0.000    17.518    matrixReloaded/fpuCalculations/output_reg[4]_i_56_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.632 r  matrixReloaded/fpuCalculations/output_reg[7]_i_200/CO[3]
                         net (fo=1, routed)           0.000    17.632    matrixReloaded/fpuCalculations/output_reg[7]_i_200_n_0
    SLICE_X61Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.854 r  matrixReloaded/fpuCalculations/output_reg[7]_i_121/O[0]
                         net (fo=15, routed)          2.759    20.613    matrixReloaded/fpuCalculations/l152_in
    SLICE_X61Y72         LUT4 (Prop_lut4_I2_O)        0.325    20.938 r  matrixReloaded/fpuCalculations/output[7]_i_115/O
                         net (fo=2, routed)           0.823    21.761    matrixReloaded/fpuCalculations/output[7]_i_115_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I3_O)        0.326    22.087 f  matrixReloaded/fpuCalculations/output[7]_i_41/O
                         net (fo=19, routed)          1.550    23.637    matrixReloaded/fpuCalculations/output[7]_i_41_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    23.761 r  matrixReloaded/fpuCalculations/output[0]_i_17/O
                         net (fo=1, routed)           0.536    24.297    matrixReloaded/fpuCalculations/output[0]_i_17_n_0
    SLICE_X58Y70         LUT6 (Prop_lut6_I5_O)        0.124    24.421 r  matrixReloaded/fpuCalculations/output[0]_i_13/O
                         net (fo=1, routed)           0.000    24.421    matrixReloaded/fpuCalculations/output[0]_i_13_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.953 r  matrixReloaded/fpuCalculations/output_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.953    matrixReloaded/fpuCalculations/output_reg[0]_i_5_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.287 f  matrixReloaded/fpuCalculations/output_reg[4]_i_12/O[1]
                         net (fo=6, routed)           0.954    26.241    matrixReloaded/fpuCalculations/output_reg[4]_i_12_n_6
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.303    26.544 r  matrixReloaded/fpuCalculations/output[7]_i_135/O
                         net (fo=1, routed)           0.796    27.340    matrixReloaded/fpuCalculations/output[7]_i_135_n_0
    SLICE_X60Y71         LUT6 (Prop_lut6_I4_O)        0.124    27.464 f  matrixReloaded/fpuCalculations/output[7]_i_53/O
                         net (fo=2, routed)           0.797    28.261    matrixReloaded/fpuCalculations/output[7]_i_53_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124    28.385 r  matrixReloaded/fpuCalculations/output[4]_i_11/O
                         net (fo=40, routed)          1.998    30.384    matrixReloaded/fpuCalculations/output[4]_i_11_n_0
    SLICE_X47Y77         LUT5 (Prop_lut5_I4_O)        0.124    30.508 r  matrixReloaded/fpuCalculations/output[7]_i_126/O
                         net (fo=88, routed)          2.564    33.072    matrixReloaded/fpuCalculations/output[-1]_i_135_n_0
    SLICE_X52Y84         LUT2 (Prop_lut2_I1_O)        0.150    33.222 r  matrixReloaded/fpuCalculations/output[7]_i_230/O
                         net (fo=126, routed)         1.616    34.838    matrixReloaded/fpuCalculations/output[7]_i_230_n_0
    SLICE_X58Y73         LUT3 (Prop_lut3_I2_O)        0.383    35.221 r  matrixReloaded/fpuCalculations/output[7]_i_225/O
                         net (fo=29, routed)          4.198    39.419    matrixReloaded/fpuCalculations/output[7]_i_2841_n_0
    SLICE_X47Y85         LUT2 (Prop_lut2_I0_O)        0.332    39.751 r  matrixReloaded/fpuCalculations/output[7]_i_3642/O
                         net (fo=1, routed)           0.000    39.751    matrixReloaded/fpuCalculations/output[7]_i_3642_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.301 r  matrixReloaded/fpuCalculations/output_reg[7]_i_3427/CO[3]
                         net (fo=1, routed)           0.000    40.301    matrixReloaded/fpuCalculations/output_reg[7]_i_3427_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.415 r  matrixReloaded/fpuCalculations/output_reg[7]_i_2882/CO[3]
                         net (fo=1, routed)           0.000    40.415    matrixReloaded/fpuCalculations/output_reg[7]_i_2882_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.529 r  matrixReloaded/fpuCalculations/output_reg[7]_i_2096/CO[3]
                         net (fo=1, routed)           0.000    40.529    matrixReloaded/fpuCalculations/output_reg[7]_i_2096_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.643 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1293/CO[3]
                         net (fo=1, routed)           1.406    42.048    matrixReloaded/fpuCalculations/output_reg[7]_i_1293_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I2_O)        0.124    42.172 f  matrixReloaded/fpuCalculations/output[7]_i_658/O
                         net (fo=1, routed)           0.263    42.435    matrixReloaded/fpuCalculations/output[7]_i_658_n_0
    SLICE_X51Y84         LUT5 (Prop_lut5_I4_O)        0.124    42.559 f  matrixReloaded/fpuCalculations/output[7]_i_366/O
                         net (fo=1, routed)           1.177    43.736    matrixReloaded/fpuCalculations/output[7]_i_366_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I5_O)        0.124    43.860 f  matrixReloaded/fpuCalculations/output[7]_i_237/O
                         net (fo=1, routed)           0.797    44.657    matrixReloaded/fpuCalculations/output[7]_i_237_n_0
    SLICE_X57Y80         LUT4 (Prop_lut4_I2_O)        0.124    44.781 f  matrixReloaded/fpuCalculations/output[7]_i_133/O
                         net (fo=1, routed)           0.433    45.214    matrixReloaded/fpuCalculations/output[7]_i_133_n_0
    SLICE_X57Y80         LUT5 (Prop_lut5_I4_O)        0.124    45.338 r  matrixReloaded/fpuCalculations/output[7]_i_46/O
                         net (fo=1, routed)           1.203    46.541    matrixReloaded/fpuCalculations/output[7]_i_46_n_0
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    46.665 r  matrixReloaded/fpuCalculations/output[7]_i_13/O
                         net (fo=30, routed)          1.374    48.038    matrixReloaded/fpuCalculations/output[7]_i_13_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I0_O)        0.124    48.162 r  matrixReloaded/fpuCalculations/output[4]_i_13/O
                         net (fo=3, routed)           1.165    49.327    matrixReloaded/fpuCalculations/output[4]_i_13_n_0
    SLICE_X56Y70         LUT3 (Prop_lut3_I0_O)        0.124    49.451 r  matrixReloaded/fpuCalculations/output[-1]_i_2/O
                         net (fo=22, routed)          1.268    50.720    matrixReloaded/fpuCalculations/output[-1]_i_2_n_0
    SLICE_X52Y66         LUT5 (Prop_lut5_I1_O)        0.124    50.844 r  matrixReloaded/fpuCalculations/output[-20]_i_1/O
                         net (fo=1, routed)           0.000    50.844    matrixReloaded/fpuCalculations/output[-20]_i_1_n_0
    SLICE_X52Y66         FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[-20]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matrixReloaded/temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/tempRes_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.886%)  route 0.124ns (49.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE                         0.000     0.000 r  matrixReloaded/temp_reg[2]/C
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  matrixReloaded/temp_reg[2]/Q
                         net (fo=2, routed)           0.124     0.252    matrixReloaded/temp_reg_n_0_[2]
    SLICE_X58Y62         FDRE                                         r  matrixReloaded/tempRes_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/temp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/tempRes_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.687%)  route 0.112ns (44.313%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE                         0.000     0.000 r  matrixReloaded/temp_reg[5]/C
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/temp_reg[5]/Q
                         net (fo=2, routed)           0.112     0.253    matrixReloaded/temp_reg_n_0_[5]
    SLICE_X59Y65         FDRE                                         r  matrixReloaded/tempRes_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/temp_reg[-15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/tempRes_reg[-15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE                         0.000     0.000 r  matrixReloaded/temp_reg[-15]/C
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/temp_reg[-15]/Q
                         net (fo=2, routed)           0.118     0.259    matrixReloaded/temp_reg[-_n_0_15]
    SLICE_X55Y63         FDRE                                         r  matrixReloaded/tempRes_reg[-15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/temp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/tempRes_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.128ns (47.667%)  route 0.141ns (52.333%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE                         0.000     0.000 r  matrixReloaded/temp_reg[4]/C
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  matrixReloaded/temp_reg[4]/Q
                         net (fo=2, routed)           0.141     0.269    matrixReloaded/temp_reg_n_0_[4]
    SLICE_X58Y62         FDRE                                         r  matrixReloaded/tempRes_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/temp_reg[-16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/tempRes_reg[-16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.111%)  route 0.130ns (47.889%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE                         0.000     0.000 r  matrixReloaded/temp_reg[-16]/C
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/temp_reg[-16]/Q
                         net (fo=2, routed)           0.130     0.271    matrixReloaded/temp_reg[-_n_0_16]
    SLICE_X58Y62         FDRE                                         r  matrixReloaded/tempRes_reg[-16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/temp_reg[-20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/tempRes_reg[-20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.802%)  route 0.131ns (48.198%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE                         0.000     0.000 r  matrixReloaded/temp_reg[-20]/C
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/temp_reg[-20]/Q
                         net (fo=2, routed)           0.131     0.272    matrixReloaded/temp_reg[-_n_0_20]
    SLICE_X59Y61         FDRE                                         r  matrixReloaded/tempRes_reg[-20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/tempRes_reg[-13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/data0_reg[-13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE                         0.000     0.000 r  matrixReloaded/tempRes_reg[-13]/C
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/tempRes_reg[-13]/Q
                         net (fo=1, routed)           0.087     0.228    matrixReloaded/tempRes_reg[-_n_0_13]
    SLICE_X54Y63         LUT6 (Prop_lut6_I4_O)        0.045     0.273 r  matrixReloaded/data0[-13]_i_1/O
                         net (fo=1, routed)           0.000     0.273    matrixReloaded/data0[-13]_i_1_n_0
    SLICE_X54Y63         FDRE                                         r  matrixReloaded/data0_reg[-13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/temp_reg[-1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/tempRes_reg[-1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.388%)  route 0.133ns (48.612%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE                         0.000     0.000 r  matrixReloaded/temp_reg[-1]/C
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/temp_reg[-1]/Q
                         net (fo=2, routed)           0.133     0.274    matrixReloaded/temp_reg[-_n_0_1]
    SLICE_X59Y61         FDRE                                         r  matrixReloaded/tempRes_reg[-1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/c0_reg[-18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/data0_reg[-18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE                         0.000     0.000 r  matrixReloaded/c0_reg[-18]/C
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/c0_reg[-18]/Q
                         net (fo=2, routed)           0.099     0.240    matrixReloaded/c0_reg[-_n_0_18]
    SLICE_X56Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.285 r  matrixReloaded/data0[-18]_i_1/O
                         net (fo=1, routed)           0.000     0.285    matrixReloaded/data0[-18]_i_1_n_0
    SLICE_X56Y67         FDRE                                         r  matrixReloaded/data0_reg[-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/temp_reg[-22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/tempRes_reg[-22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE                         0.000     0.000 r  matrixReloaded/temp_reg[-22]/C
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  matrixReloaded/temp_reg[-22]/Q
                         net (fo=2, routed)           0.128     0.292    matrixReloaded/temp_reg[-_n_0_22]
    SLICE_X57Y61         FDRE                                         r  matrixReloaded/tempRes_reg[-22]/D
  -------------------------------------------------------------------    -------------------





