/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_DSS_PRM_H
#define CSLR_DSS_PRM_H

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for __ALL__
**************************************************************************/
typedef struct {
    volatile Uint32 PM_DSS_PWRSTCTRL_REG;
    volatile Uint32 PM_DSS_PWRSTST_REG;
    volatile Uint8  RSVD0[24];
    volatile Uint32 PM_DSS_DSS_WKDEP_REG;
    volatile Uint32 RM_DSS_DSS_CONTEXT_REG;
    volatile Uint32 PM_DSS_DSS2_WKDEP_REG;
    volatile Uint8  RSVD1[8];
    volatile Uint32 RM_DSS_BB2D_CONTEXT_REG;
    volatile Uint8  RSVD2[4];
    volatile Uint32 RM_DSS_SDVENC_CONTEXT_REG;
} CSL_dss_prmRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

/* This register controls the DSS power state to reach upon a domain sleep 
 * transition */
#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG                        (0x0U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL          (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG)


/* This register provides a status on the current DSS power domain state. 
 * [warm reset insensitive] */
#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG                          (0x4U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST            (CSL_DSS_PRM_PM_DSS_PWRSTST_REG)


/* This register controls wakeup dependency based on DSS service requests. */
#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG                        (0x20U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP          (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG)


/* This register contains dedicated DSS context statuses. [warm reset 
 * insensitive] */
#define CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG                      (0x24U)
/* Below define for backward compatibility */
#define RM_DSS_DSS_CONTEXT        (CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG)


/* This register controls wakeup dependency based on DSS service requests. */
#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG                       (0x28U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP         (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG)


/* This register contains dedicated BB2B context statuses. [warm reset 
 * insensitive] */
#define CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG                     (0x34U)
/* Below define for backward compatibility */
#define RM_DSS_BB2D_CONTEXT       (CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG)


/* This register contains dedicated SDVENC context statuses. [warm reset 
 * insensitive] */
#define CSL_DSS_PRM_RM_DSS_SDVENC_CONTEXT_REG                   (0x3CU)
/* Below define for backward compatibility */
#define RM_DSS_SDVENC_CONTEXT     (CSL_DSS_PRM_RM_DSS_SDVENC_CONTEXT_REG)



/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* PM_DSS_PWRSTCTRL_REG */

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_DSS_MEM_RETSTATE_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_DSS_MEM_RETSTATE_MASK        (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_DSS_MEM_RETSTATE_MASK)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_DSS_MEM_RETSTATE_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_DSS_MEM_RETSTATE_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_DSS_MEM_RETSTATE_SHIFT       (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_DSS_MEM_RETSTATE_SHIFT)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_DSS_MEM_RETSTATE_MEM_OFF  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_DSS_MEM_RETSTATE_MEM_OFF     (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_DSS_MEM_RETSTATE_MEM_OFF)


#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_DSS_MEM_ONSTATE_MASK   (0x00030000U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_DSS_MEM_ONSTATE_MASK         (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_DSS_MEM_ONSTATE_MASK)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_DSS_MEM_ONSTATE_RESETVAL  (0x00000003U)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_DSS_MEM_ONSTATE_SHIFT  (16U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_DSS_MEM_ONSTATE_SHIFT        (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_DSS_MEM_ONSTATE_SHIFT)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_DSS_MEM_ONSTATE_MEM_ON  (0x00000003U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_DSS_MEM_ONSTATE_MEM_ON       (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_DSS_MEM_ONSTATE_MEM_ON)


#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_POWERSTATE_MASK        (0x00000003U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_POWERSTATE_MASK              (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_POWERSTATE_MASK)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_POWERSTATE_RESETVAL    (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_POWERSTATE_SHIFT       (0U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_POWERSTATE_SHIFT             (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_POWERSTATE_SHIFT)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_POWERSTATE_OFF         (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_POWERSTATE_OFF               (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_POWERSTATE_OFF)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_POWERSTATE_INACT       (0x00000002U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_POWERSTATE_INACT             (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_POWERSTATE_INACT)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_POWERSTATE_RET         (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_POWERSTATE_RET               (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_POWERSTATE_RET)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_POWERSTATE_ON          (0x00000003U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_POWERSTATE_ON                (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_POWERSTATE_ON)


#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_LOWPOWERSTATECHANGE_MASK     (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_MASK)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_LOWPOWERSTATECHANGE_SHIFT    (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_SHIFT)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_EN  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_LOWPOWERSTATECHANGE_EN       (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_EN)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_LOWPOWERSTATECHANGE_DIS      (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_LOWPOWERSTATECHANGE_DIS)


#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_LOGICRETSTATE_MASK     (0x00000004U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_LOGICRETSTATE_MASK           (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_LOGICRETSTATE_MASK)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_LOGICRETSTATE_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_LOGICRETSTATE_SHIFT    (2U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_LOGICRETSTATE_SHIFT          (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_LOGICRETSTATE_SHIFT)

#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_LOGICRETSTATE_LOGIC_OFF  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTCTRL_LOGICRETSTATE_LOGIC_OFF      (CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_LOGICRETSTATE_LOGIC_OFF)


#define CSL_DSS_PRM_PM_DSS_PWRSTCTRL_REG_RESETVAL               (0x00030000U)

/* PM_DSS_PWRSTST_REG */

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_POWERSTATEST_MASK        (0x00000003U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_POWERSTATEST_MASK              (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_POWERSTATEST_MASK)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_POWERSTATEST_RESETVAL    (0x00000003U)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_POWERSTATEST_SHIFT       (0U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_POWERSTATEST_SHIFT             (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_POWERSTATEST_SHIFT)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_POWERSTATEST_ON          (0x00000003U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_POWERSTATEST_ON                (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_POWERSTATEST_ON)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_POWERSTATEST_OFF         (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_POWERSTATEST_OFF               (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_POWERSTATEST_OFF)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_POWERSTATEST_RET         (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_POWERSTATEST_RET               (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_POWERSTATEST_RET)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_POWERSTATEST_INACTIVE    (0x00000002U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_POWERSTATEST_INACTIVE          (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_POWERSTATEST_INACTIVE)


#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_INTRANSITION_MASK        (0x00100000U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_INTRANSITION_MASK              (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_INTRANSITION_MASK)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_INTRANSITION_RESETVAL    (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_INTRANSITION_SHIFT       (20U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_INTRANSITION_SHIFT             (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_INTRANSITION_SHIFT)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_INTRANSITION_NO          (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_INTRANSITION_NO                (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_INTRANSITION_NO)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_INTRANSITION_ONGOING     (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_INTRANSITION_ONGOING           (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_INTRANSITION_ONGOING)


#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LOGICSTATEST_MASK        (0x00000004U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_LOGICSTATEST_MASK              (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LOGICSTATEST_MASK)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LOGICSTATEST_RESETVAL    (0x00000001U)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LOGICSTATEST_SHIFT       (2U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_LOGICSTATEST_SHIFT             (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LOGICSTATEST_SHIFT)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LOGICSTATEST_ON          (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_LOGICSTATEST_ON                (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LOGICSTATEST_ON)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LOGICSTATEST_OFF         (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_LOGICSTATEST_OFF               (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LOGICSTATEST_OFF)


#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_DSS_MEM_STATEST_MASK     (0x00000030U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_DSS_MEM_STATEST_MASK           (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_DSS_MEM_STATEST_MASK)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_DSS_MEM_STATEST_RESETVAL  (0x00000003U)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_DSS_MEM_STATEST_SHIFT    (4U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_DSS_MEM_STATEST_SHIFT          (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_DSS_MEM_STATEST_SHIFT)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_DSS_MEM_STATEST_MEM_ON   (0x00000003U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_DSS_MEM_STATEST_MEM_ON         (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_DSS_MEM_STATEST_MEM_ON)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_DSS_MEM_STATEST_RESERVED1  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_DSS_MEM_STATEST_RESERVED1      (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_DSS_MEM_STATEST_RESERVED1)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_DSS_MEM_STATEST_MEM_OFF  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_DSS_MEM_STATEST_MEM_OFF        (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_DSS_MEM_STATEST_MEM_OFF)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_DSS_MEM_STATEST_RESERVED  (0x00000002U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_DSS_MEM_STATEST_RESERVED       (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_DSS_MEM_STATEST_RESERVED)


#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LASTPOWERSTATEENTERED_MASK  (0x03000000U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_LASTPOWERSTATEENTERED_MASK     (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LASTPOWERSTATEENTERED_MASK)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LASTPOWERSTATEENTERED_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LASTPOWERSTATEENTERED_SHIFT  (24U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_LASTPOWERSTATEENTERED_SHIFT    (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LASTPOWERSTATEENTERED_SHIFT)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LASTPOWERSTATEENTERED_ON  (0x00000003U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_LASTPOWERSTATEENTERED_ON       (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LASTPOWERSTATEENTERED_ON)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LASTPOWERSTATEENTERED_OFF  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_LASTPOWERSTATEENTERED_OFF      (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LASTPOWERSTATEENTERED_OFF)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LASTPOWERSTATEENTERED_RET  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_LASTPOWERSTATEENTERED_RET      (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LASTPOWERSTATEENTERED_RET)

#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LASTPOWERSTATEENTERED_INACTIVE  (0x00000002U)
/* Below define for backward compatibility */
#define PM_DSS_PWRSTST_LASTPOWERSTATEENTERED_INACTIVE  (CSL_DSS_PRM_PM_DSS_PWRSTST_REG_LASTPOWERSTATEENTERED_INACTIVE)


#define CSL_DSS_PRM_PM_DSS_PWRSTST_REG_RESETVAL                 (0x00000037U)

/* PM_DSS_DSS_WKDEP_REG */

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_MPU_MASK       (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_MPU_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_MPU_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_MPU_SHIFT      (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_MPU_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_MPU_ENABLED    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_MPU_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_MPU_DISABLED   (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_MPU_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_IPU2_MASK      (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_IPU2_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_IPU2_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_IPU2_SHIFT     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_IPU2_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_IPU2_ENABLED   (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_IPU2_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_IPU2_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_IPU2_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_DSP1_MASK      (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_DSP1_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_DSP1_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_DSP1_SHIFT     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_DSP1_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_DSP1_ENABLED   (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_DSP1_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_DSP1_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_DSP1_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_SDMA_MASK  (0x00000008U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_SDMA_MASK      (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_SDMA_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_SDMA_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_SDMA_SHIFT  (3U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_SDMA_SHIFT     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_SDMA_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_SDMA_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_SDMA_ENABLED   (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_SDMA_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_SDMA_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_SDMA_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_SDMA_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_IPU1_MASK      (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_IPU1_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_IPU1_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_IPU1_SHIFT     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_IPU1_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_IPU1_ENABLED   (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_IPU1_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_IPU1_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_IPU1_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_DSP2_MASK      (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_DSP2_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_DSP2_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_DSP2_SHIFT     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_DSP2_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_DSP2_ENABLED   (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_DSP2_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_DSP2_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_DSP2_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_EVE1_MASK      (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE1_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE1_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_EVE1_SHIFT     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE1_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_EVE1_ENABLED   (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE1_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_EVE1_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE1_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_EVE2_MASK      (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE2_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE2_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_EVE2_SHIFT     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE2_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_EVE2_ENABLED   (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE2_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_EVE2_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE2_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_EVE3_MASK      (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE3_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE3_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_EVE3_SHIFT     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE3_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_EVE3_ENABLED   (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE3_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_EVE3_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE3_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_EVE4_MASK      (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE4_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE4_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_EVE4_SHIFT     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE4_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_EVE4_ENABLED   (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE4_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DISPC_EVE4_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DISPC_EVE4_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_MPU_MASK  (0x00000400U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_MPU_MASK      (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_MPU_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_MPU_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_MPU_SHIFT  (10U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_MPU_SHIFT     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_MPU_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_MPU_ENABLED   (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_MPU_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_MPU_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_MPU_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_IPU2_MASK  (0x00000800U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_IPU2_MASK     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_IPU2_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_IPU2_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_IPU2_SHIFT  (11U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_IPU2_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_IPU2_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_IPU2_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_IPU2_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_IPU2_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_IPU2_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_DSP1_MASK  (0x00001000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_DSP1_MASK     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_DSP1_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_DSP1_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_DSP1_SHIFT  (12U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_DSP1_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_DSP1_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_DSP1_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_DSP1_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_DSP1_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_DSP1_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_SDMA_MASK  (0x00002000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_SDMA_MASK     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_SDMA_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_SDMA_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_SDMA_SHIFT  (13U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_SDMA_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_SDMA_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_SDMA_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_SDMA_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_SDMA_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_SDMA_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_SDMA_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_SDMA_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_IPU1_MASK  (0x00004000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_IPU1_MASK     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_IPU1_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_IPU1_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_IPU1_SHIFT  (14U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_IPU1_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_IPU1_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_IPU1_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_IPU1_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_IPU1_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_IPU1_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_DSP2_MASK  (0x00008000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_DSP2_MASK     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_DSP2_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_DSP2_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_DSP2_SHIFT  (15U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_DSP2_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_DSP2_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_DSP2_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_DSP2_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_DSP2_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_DSP2_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE1_MASK  (0x00010000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_EVE1_MASK     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE1_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE1_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE1_SHIFT  (16U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_EVE1_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE1_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_EVE1_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE1_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_EVE1_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE1_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE2_MASK  (0x00020000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_EVE2_MASK     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE2_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE2_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE2_SHIFT  (17U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_EVE2_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE2_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_EVE2_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE2_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_EVE2_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE2_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE3_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_EVE3_MASK     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE3_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE3_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE3_SHIFT  (18U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_EVE3_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE3_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_EVE3_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE3_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_EVE3_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE3_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE4_MASK  (0x00080000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_EVE4_MASK     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE4_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE4_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE4_SHIFT  (19U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_EVE4_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE4_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_EVE4_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE4_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_A_EVE4_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_A_EVE4_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_MPU_MASK  (0x00100000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_MPU_MASK      (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_MPU_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_MPU_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_MPU_SHIFT  (20U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_MPU_SHIFT     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_MPU_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_MPU_ENABLED   (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_MPU_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_MPU_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_MPU_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_IPU2_MASK  (0x00200000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_IPU2_MASK     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_IPU2_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_IPU2_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_IPU2_SHIFT  (21U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_IPU2_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_IPU2_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_IPU2_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_IPU2_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_IPU2_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_IPU2_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_DSP1_MASK  (0x00400000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_DSP1_MASK     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_DSP1_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_DSP1_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_DSP1_SHIFT  (22U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_DSP1_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_DSP1_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_DSP1_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_DSP1_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_DSP1_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_DSP1_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_SDMA_MASK  (0x00800000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_SDMA_MASK     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_SDMA_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_SDMA_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_SDMA_SHIFT  (23U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_SDMA_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_SDMA_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_SDMA_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_SDMA_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_SDMA_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_SDMA_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_SDMA_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_SDMA_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_IPU1_MASK  (0x01000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_IPU1_MASK     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_IPU1_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_IPU1_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_IPU1_SHIFT  (24U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_IPU1_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_IPU1_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_IPU1_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_IPU1_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_IPU1_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_IPU1_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_DSP2_MASK  (0x02000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_DSP2_MASK     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_DSP2_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_DSP2_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_DSP2_SHIFT  (25U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_DSP2_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_DSP2_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_DSP2_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_DSP2_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_DSP2_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_DSP2_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE1_MASK  (0x04000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_EVE1_MASK     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE1_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE1_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE1_SHIFT  (26U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_EVE1_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE1_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_EVE1_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE1_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_EVE1_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE1_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE2_MASK  (0x08000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_EVE2_MASK     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE2_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE2_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE2_SHIFT  (27U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_EVE2_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE2_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_EVE2_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE2_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_EVE2_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE2_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE3_MASK  (0x10000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_EVE3_MASK     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE3_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE3_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE3_SHIFT  (28U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_EVE3_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE3_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_EVE3_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE3_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_EVE3_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE3_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE4_MASK  (0x20000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_EVE4_MASK     (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE4_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE4_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE4_SHIFT  (29U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_EVE4_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE4_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_EVE4_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE4_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS_WKDEP_WKUPDEP_DSI1_B_EVE4_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_WKUPDEP_DSI1_B_EVE4_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS_WKDEP_REG_RESETVAL               (0x00000000U)

/* RM_DSS_DSS_CONTEXT_REG */

#define CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_DSS_DSS_CONTEXT_LOSTCONTEXT_DFF_MASK       (CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_DSS_DSS_CONTEXT_LOSTCONTEXT_DFF_SHIFT      (CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_DSS_DSS_CONTEXT_LOSTCONTEXT_DFF_LOST       (CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_DSS_DSS_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTCONTEXT_RFF_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define RM_DSS_DSS_CONTEXT_LOSTCONTEXT_RFF_MASK       (CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTCONTEXT_RFF_MASK)

#define CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTCONTEXT_RFF_RESETVAL  (0x00000001U)

#define CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTCONTEXT_RFF_SHIFT  (1U)
/* Below define for backward compatibility */
#define RM_DSS_DSS_CONTEXT_LOSTCONTEXT_RFF_SHIFT      (CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTCONTEXT_RFF_SHIFT)

#define CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTCONTEXT_RFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_DSS_DSS_CONTEXT_LOSTCONTEXT_RFF_LOST       (CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTCONTEXT_RFF_LOST)

#define CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTCONTEXT_RFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_DSS_DSS_CONTEXT_LOSTCONTEXT_RFF_MAINTAINED  (CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTCONTEXT_RFF_MAINTAINED)


#define CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTMEM_DSS_MEM_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define RM_DSS_DSS_CONTEXT_LOSTMEM_DSS_MEM_MASK       (CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTMEM_DSS_MEM_MASK)

#define CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTMEM_DSS_MEM_RESETVAL  (0x00000001U)

#define CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTMEM_DSS_MEM_SHIFT  (8U)
/* Below define for backward compatibility */
#define RM_DSS_DSS_CONTEXT_LOSTMEM_DSS_MEM_SHIFT      (CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTMEM_DSS_MEM_SHIFT)

#define CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTMEM_DSS_MEM_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_DSS_DSS_CONTEXT_LOSTMEM_DSS_MEM_LOST       (CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTMEM_DSS_MEM_LOST)

#define CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTMEM_DSS_MEM_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_DSS_DSS_CONTEXT_LOSTMEM_DSS_MEM_MAINTAINED  (CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_LOSTMEM_DSS_MEM_MAINTAINED)


#define CSL_DSS_PRM_RM_DSS_DSS_CONTEXT_REG_RESETVAL             (0x00000103U)

/* PM_DSS_DSS2_WKDEP_REG */

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_MPU_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_MPU_MASK    (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_MPU_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_MPU_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_MPU_SHIFT  (0U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_MPU_SHIFT   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_MPU_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_MPU_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_MPU_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_MPU_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_MPU_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_IPU2_MASK  (0x00000002U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_IPU2_MASK   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_IPU2_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_IPU2_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_IPU2_SHIFT  (1U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_IPU2_SHIFT  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_IPU2_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_IPU2_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_IPU2_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_IPU2_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_IPU2_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_DSP1_MASK  (0x00000004U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_DSP1_MASK   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_DSP1_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_DSP1_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_DSP1_SHIFT  (2U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_DSP1_SHIFT  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_DSP1_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_DSP1_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_DSP1_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_DSP1_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_DSP1_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_IPU1_MASK  (0x00000010U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_IPU1_MASK   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_IPU1_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_IPU1_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_IPU1_SHIFT  (4U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_IPU1_SHIFT  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_IPU1_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_IPU1_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_IPU1_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_IPU1_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_IPU1_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_DSP2_MASK  (0x00000020U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_DSP2_MASK   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_DSP2_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_DSP2_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_DSP2_SHIFT  (5U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_DSP2_SHIFT  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_DSP2_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_DSP2_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_DSP2_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_DSP2_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_DSP2_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE1_MASK  (0x00000040U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_EVE1_MASK   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE1_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE1_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE1_SHIFT  (6U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_EVE1_SHIFT  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE1_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_EVE1_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE1_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_EVE1_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE1_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE2_MASK  (0x00000080U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_EVE2_MASK   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE2_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE2_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE2_SHIFT  (7U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_EVE2_SHIFT  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE2_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_EVE2_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE2_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_EVE2_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE2_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE3_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_EVE3_MASK   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE3_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE3_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE3_SHIFT  (8U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_EVE3_SHIFT  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE3_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_EVE3_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE3_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_EVE3_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE3_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE4_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_EVE4_MASK   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE4_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE4_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE4_SHIFT  (9U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_EVE4_SHIFT  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE4_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_EVE4_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE4_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIIRQ_EVE4_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIIRQ_EVE4_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_MPU_MASK  (0x00000400U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_MPU_MASK     (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_MPU_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_MPU_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_MPU_SHIFT  (10U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_MPU_SHIFT    (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_MPU_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_MPU_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_MPU_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_MPU_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_MPU_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_MPU_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_MPU_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_IPU2_MASK  (0x00000800U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_IPU2_MASK    (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_IPU2_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_IPU2_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_IPU2_SHIFT  (11U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_IPU2_SHIFT   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_IPU2_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_IPU2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_IPU2_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_IPU2_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_IPU2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_IPU2_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_IPU2_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_DSP1_MASK  (0x00001000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_DSP1_MASK    (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_DSP1_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_DSP1_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_DSP1_SHIFT  (12U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_DSP1_SHIFT   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_DSP1_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_DSP1_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_DSP1_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_DSP1_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_DSP1_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_SDMA_MASK  (0x00002000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_SDMA_MASK    (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_SDMA_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_SDMA_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_SDMA_SHIFT  (13U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_SDMA_SHIFT   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_SDMA_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_SDMA_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_SDMA_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_SDMA_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_SDMA_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_SDMA_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_SDMA_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_IPU1_MASK  (0x00004000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_IPU1_MASK    (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_IPU1_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_IPU1_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_IPU1_SHIFT  (14U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_IPU1_SHIFT   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_IPU1_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_IPU1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_IPU1_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_IPU1_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_IPU1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_IPU1_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_IPU1_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_DSP2_MASK  (0x00008000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_DSP2_MASK    (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_DSP2_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_DSP2_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_DSP2_SHIFT  (15U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_DSP2_SHIFT   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_DSP2_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_DSP2_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_DSP2_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_DSP2_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_DSP2_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE1_MASK  (0x00010000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_EVE1_MASK    (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE1_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE1_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE1_SHIFT  (16U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_EVE1_SHIFT   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE1_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_EVE1_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE1_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_EVE1_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE1_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE2_MASK  (0x00020000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_EVE2_MASK    (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE2_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE2_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE2_SHIFT  (17U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_EVE2_SHIFT   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE2_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_EVE2_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE2_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_EVE2_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE2_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE3_MASK  (0x00040000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_EVE3_MASK    (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE3_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE3_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE3_SHIFT  (18U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_EVE3_SHIFT   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE3_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE3_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_EVE3_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE3_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE3_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_EVE3_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE3_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE4_MASK  (0x00080000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_EVE4_MASK    (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE4_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE4_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE4_SHIFT  (19U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_EVE4_SHIFT   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE4_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE4_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_EVE4_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE4_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE4_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_DSI1_C_EVE4_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_DSI1_C_EVE4_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_DSP1_MASK  (0x00400000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIDMA_DSP1_MASK   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_DSP1_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_DSP1_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_DSP1_SHIFT  (22U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIDMA_DSP1_SHIFT  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_DSP1_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_DSP1_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIDMA_DSP1_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_DSP1_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_DSP1_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIDMA_DSP1_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_DSP1_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_SDMA_MASK  (0x00800000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIDMA_SDMA_MASK   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_SDMA_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_SDMA_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_SDMA_SHIFT  (23U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIDMA_SDMA_SHIFT  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_SDMA_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_SDMA_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIDMA_SDMA_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_SDMA_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_SDMA_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIDMA_SDMA_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_SDMA_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_DSP2_MASK  (0x02000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIDMA_DSP2_MASK   (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_DSP2_MASK)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_DSP2_RESETVAL  (0x00000000U)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_DSP2_SHIFT  (25U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIDMA_DSP2_SHIFT  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_DSP2_SHIFT)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_DSP2_ENABLED  (0x00000001U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIDMA_DSP2_ENABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_DSP2_ENABLED)

#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_DSP2_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define PM_DSS_DSS2_WKDEP_WKUPDEP_HDMIDMA_DSP2_DISABLED  (CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_WKUPDEP_HDMIDMA_DSP2_DISABLED)


#define CSL_DSS_PRM_PM_DSS_DSS2_WKDEP_REG_RESETVAL              (0x00000000U)

/* RM_DSS_BB2D_CONTEXT_REG */

#define CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_DSS_BB2D_CONTEXT_LOSTCONTEXT_DFF_MASK      (CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_DSS_BB2D_CONTEXT_LOSTCONTEXT_DFF_SHIFT     (CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_DSS_BB2D_CONTEXT_LOSTCONTEXT_DFF_LOST      (CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_DSS_BB2D_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_LOSTMEM_DSS_MEM_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define RM_DSS_BB2D_CONTEXT_LOSTMEM_DSS_MEM_MASK      (CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_LOSTMEM_DSS_MEM_MASK)

#define CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_LOSTMEM_DSS_MEM_RESETVAL  (0x00000001U)

#define CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_LOSTMEM_DSS_MEM_SHIFT  (8U)
/* Below define for backward compatibility */
#define RM_DSS_BB2D_CONTEXT_LOSTMEM_DSS_MEM_SHIFT     (CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_LOSTMEM_DSS_MEM_SHIFT)

#define CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_LOSTMEM_DSS_MEM_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_DSS_BB2D_CONTEXT_LOSTMEM_DSS_MEM_LOST      (CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_LOSTMEM_DSS_MEM_LOST)

#define CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_LOSTMEM_DSS_MEM_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_DSS_BB2D_CONTEXT_LOSTMEM_DSS_MEM_MAINTAINED  (CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_LOSTMEM_DSS_MEM_MAINTAINED)


#define CSL_DSS_PRM_RM_DSS_BB2D_CONTEXT_REG_RESETVAL            (0x00000101U)

/* RM_DSS_SDVENC_CONTEXT_REG */

#define CSL_DSS_PRM_RM_DSS_SDVENC_CONTEXT_REG_LOSTCONTEXT_DFF_MASK  (0x00000001U)
/* Below define for backward compatibility */
#define RM_DSS_SDVENC_CONTEXT_LOSTCONTEXT_DFF_MASK    (CSL_DSS_PRM_RM_DSS_SDVENC_CONTEXT_REG_LOSTCONTEXT_DFF_MASK)

#define CSL_DSS_PRM_RM_DSS_SDVENC_CONTEXT_REG_LOSTCONTEXT_DFF_RESETVAL  (0x00000001U)

#define CSL_DSS_PRM_RM_DSS_SDVENC_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT  (0U)
/* Below define for backward compatibility */
#define RM_DSS_SDVENC_CONTEXT_LOSTCONTEXT_DFF_SHIFT   (CSL_DSS_PRM_RM_DSS_SDVENC_CONTEXT_REG_LOSTCONTEXT_DFF_SHIFT)

#define CSL_DSS_PRM_RM_DSS_SDVENC_CONTEXT_REG_LOSTCONTEXT_DFF_LOST  (0x00000001U)
/* Below define for backward compatibility */
#define RM_DSS_SDVENC_CONTEXT_LOSTCONTEXT_DFF_LOST    (CSL_DSS_PRM_RM_DSS_SDVENC_CONTEXT_REG_LOSTCONTEXT_DFF_LOST)

#define CSL_DSS_PRM_RM_DSS_SDVENC_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED  (0x00000000U)
/* Below define for backward compatibility */
#define RM_DSS_SDVENC_CONTEXT_LOSTCONTEXT_DFF_MAINTAINED  (CSL_DSS_PRM_RM_DSS_SDVENC_CONTEXT_REG_LOSTCONTEXT_DFF_MAINTAINED)


#define CSL_DSS_PRM_RM_DSS_SDVENC_CONTEXT_REG_RESETVAL          (0x00000001U)

#ifdef __cplusplus
}
#endif
#endif
