INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab04/lab04.srcs/sources_1/new/uat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uat
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab04/lab04.srcs/sources_1/new/sumator4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sumator4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab04/lab04.srcs/sources_1/new/intrare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intrare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab04/lab04.srcs/sources_1/new/iesire.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iesire
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab04/lab04.ip_user_files/bd/design_1/ip/design_1_sumator4b_0_0/sim/design_1_sumator4b_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sumator4b_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab04/lab04.ip_user_files/bd/design_1/ip/design_1_sumator4b_1_0/sim/design_1_sumator4b_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sumator4b_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab04/lab04.ip_user_files/bd/design_1/ip/design_1_sumator4b_2_0/sim/design_1_sumator4b_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sumator4b_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab04/lab04.ip_user_files/bd/design_1/ip/design_1_sumator4b_3_0/sim/design_1_sumator4b_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sumator4b_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab04/lab04.ip_user_files/bd/design_1/ip/design_1_uat_0_0/sim/design_1_uat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_uat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab04/lab04.ip_user_files/bd/design_1/ip/design_1_intrare_0_0/sim/design_1_intrare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_intrare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab04/lab04.ip_user_files/bd/design_1/ip/design_1_iesire_0_0/sim/design_1_iesire_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_iesire_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab04/lab04.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab04/lab04.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phony/Desktop/Poli/SOC/lab04/lab04.srcs/sim_1/new/simulare1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
